// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "09/27/2025 17:32:35"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module t1c_riscv_cpu (
	clk,
	reset,
	Ext_MemWrite,
	Ext_WriteData,
	Ext_DataAdr,
	MemWrite,
	WriteData,
	DataAdr,
	ReadData,
	PC,
	Result);
input 	clk;
input 	reset;
input 	Ext_MemWrite;
input 	[31:0] Ext_WriteData;
input 	[31:0] Ext_DataAdr;
output 	MemWrite;
output 	[31:0] WriteData;
output 	[31:0] DataAdr;
output 	[31:0] ReadData;
output 	[31:0] PC;
output 	[31:0] Result;

// Design Ports Information
// MemWrite	// WriteData[0]	// WriteData[1]	// WriteData[2]	// WriteData[3]	// WriteData[4]	// WriteData[5]	// WriteData[6]	// WriteData[7]	// WriteData[8]	// WriteData[9]	// WriteData[10]	// WriteData[11]	// WriteData[12]	// WriteData[13]	// WriteData[14]	// WriteData[15]	// WriteData[16]	// WriteData[17]	// WriteData[18]	// WriteData[19]	// WriteData[20]	// WriteData[21]	// WriteData[22]	// WriteData[23]	// WriteData[24]	// WriteData[25]	// WriteData[26]	// WriteData[27]	// WriteData[28]	// WriteData[29]	// WriteData[30]	// WriteData[31]	// DataAdr[0]	// DataAdr[1]	// DataAdr[2]	// DataAdr[3]	// DataAdr[4]	// DataAdr[5]	// DataAdr[6]	// DataAdr[7]	// DataAdr[8]	// DataAdr[9]	// DataAdr[10]	// DataAdr[11]	// DataAdr[12]	// DataAdr[13]	// DataAdr[14]	// DataAdr[15]	// DataAdr[16]	// DataAdr[17]	// DataAdr[18]	// DataAdr[19]	// DataAdr[20]	// DataAdr[21]	// DataAdr[22]	// DataAdr[23]	// DataAdr[24]	// DataAdr[25]	// DataAdr[26]	// DataAdr[27]	// DataAdr[28]	// DataAdr[29]	// DataAdr[30]	// DataAdr[31]	// ReadData[0]	// ReadData[1]	// ReadData[2]	// ReadData[3]	// ReadData[4]	// ReadData[5]	// ReadData[6]	// ReadData[7]	// ReadData[8]	// ReadData[9]	// ReadData[10]	// ReadData[11]	// ReadData[12]	// ReadData[13]	// ReadData[14]	// ReadData[15]	// ReadData[16]	// ReadData[17]	// ReadData[18]	// ReadData[19]	// ReadData[20]	// ReadData[21]	// ReadData[22]	// ReadData[23]	// ReadData[24]	// ReadData[25]	// ReadData[26]	// ReadData[27]	// ReadData[28]	// ReadData[29]	// ReadData[30]	// ReadData[31]	// PC[0]	// PC[1]	// PC[2]	// PC[3]	// PC[4]	// PC[5]	// PC[6]	// PC[7]	// PC[8]	// PC[9]	// PC[10]	// PC[11]	// PC[12]	// PC[13]	// PC[14]	// PC[15]	// PC[16]	// PC[17]	// PC[18]	// PC[19]	// PC[20]	// PC[21]	// PC[22]	// PC[23]	// PC[24]	// PC[25]	// PC[26]	// PC[27]	// PC[28]	// PC[29]	// PC[30]	// PC[31]	// Result[0]	// Result[1]	// Result[2]	// Result[3]	// Result[4]	// Result[5]	// Result[6]	// Result[7]	// Result[8]	// Result[9]	// Result[10]	// Result[11]	// Result[12]	// Result[13]	// Result[14]	// Result[15]	// Result[16]	// Result[17]	// Result[18]	// Result[19]	// Result[20]	// Result[21]	// Result[22]	// Result[23]	// Result[24]	// Result[25]	// Result[26]	// Result[27]	// Result[28]	// Result[29]	// Result[30]	// Result[31]	// reset	// Ext_MemWrite	// Ext_WriteData[0]	// Ext_WriteData[1]	// Ext_WriteData[2]	// Ext_WriteData[3]	// Ext_WriteData[4]	// Ext_WriteData[5]	// Ext_WriteData[6]	// Ext_WriteData[7]	// Ext_WriteData[8]	// Ext_WriteData[9]	// Ext_WriteData[10]	// Ext_WriteData[11]	// Ext_WriteData[12]	// Ext_WriteData[13]	// Ext_WriteData[14]	// Ext_WriteData[15]	// Ext_WriteData[16]	// Ext_WriteData[17]	// Ext_WriteData[18]	// Ext_WriteData[19]	// Ext_WriteData[20]	// Ext_WriteData[21]	// Ext_WriteData[22]	// Ext_WriteData[23]	// Ext_WriteData[24]	// Ext_WriteData[25]	// Ext_WriteData[26]	// Ext_WriteData[27]	// Ext_WriteData[28]	// Ext_WriteData[29]	// Ext_WriteData[30]	// Ext_WriteData[31]	// Ext_DataAdr[0]	// Ext_DataAdr[1]	// Ext_DataAdr[2]	// Ext_DataAdr[3]	// Ext_DataAdr[4]	// Ext_DataAdr[5]	// Ext_DataAdr[6]	// Ext_DataAdr[7]	// Ext_DataAdr[8]	// Ext_DataAdr[9]	// Ext_DataAdr[10]	// Ext_DataAdr[11]	// Ext_DataAdr[12]	// Ext_DataAdr[13]	// Ext_DataAdr[14]	// Ext_DataAdr[15]	// Ext_DataAdr[16]	// Ext_DataAdr[17]	// Ext_DataAdr[18]	// Ext_DataAdr[19]	// Ext_DataAdr[20]	// Ext_DataAdr[21]	// Ext_DataAdr[22]	// Ext_DataAdr[23]	// Ext_DataAdr[24]	// Ext_DataAdr[25]	// Ext_DataAdr[26]	// Ext_DataAdr[27]	// Ext_DataAdr[28]	// Ext_DataAdr[29]	// Ext_DataAdr[30]	// Ext_DataAdr[31]	// clk	

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \reset~input_o ;
wire \Ext_MemWrite~input_o ;
wire \clk~input_o ;
wire \instrmem|instr_ram~38_combout ;
wire \instrmem|instr_ram~39_combout ;
wire \instrmem|instr_ram~27_combout ;
wire \instrmem|instr_ram~43_combout ;
wire \instrmem|instr_ram~44_combout ;
wire \instrmem|instr_ram~17_combout ;
wire \instrmem|instr_ram~18_combout ;
wire \instrmem|instr_ram~45_combout ;
wire \instrmem|instr_ram~6_combout ;
wire \instrmem|instr_ram~7_combout ;
wire \instrmem|instr_ram~8_combout ;
wire \instrmem|instr_ram~9_combout ;
wire \instrmem|instr_ram~10_combout ;
wire \instrmem|instr_ram~3_combout ;
wire \instrmem|instr_ram~4_combout ;
wire \instrmem|instr_ram~5_combout ;
wire \rvcpu|dp|ext|immext~6_combout ;
wire \rvcpu|dp|ext|immext[1]~11_combout ;
wire \rvcpu|c|md|WideOr3~2_combout ;
wire \instrmem|instr_ram~46_combout ;
wire \instrmem|instr_ram~47_combout ;
wire \instrmem|instr_ram~20_combout ;
wire \instrmem|instr_ram~48_combout ;
wire \instrmem|instr_ram~11_combout ;
wire \instrmem|instr_ram~12_combout ;
wire \rvcpu|c|md|WideOr1~0_combout ;
wire \rvcpu|dp|ext|Mux1~0_combout ;
wire \rvcpu|dp|ext|Mux1~1_combout ;
wire \rvcpu|dp|pcaddbranch|sum[0]~0_combout ;
wire \rvcpu|c|md|WideOr5~8_combout ;
wire \instrmem|instr_ram~22_combout ;
wire \instrmem|instr_ram~23_combout ;
wire \rvcpu|dp|pcaddbranch|sum[5]~11 ;
wire \rvcpu|dp|pcaddbranch|sum[6]~13 ;
wire \rvcpu|dp|pcaddbranch|sum[7]~14_combout ;
wire \rvcpu|dp|pcadd4|sum[2]~1 ;
wire \rvcpu|dp|pcadd4|sum[3]~3 ;
wire \rvcpu|dp|pcadd4|sum[4]~5 ;
wire \rvcpu|dp|pcadd4|sum[5]~7 ;
wire \rvcpu|dp|pcadd4|sum[6]~9 ;
wire \rvcpu|dp|pcadd4|sum[7]~10_combout ;
wire \rvcpu|dp|pcmux|y[7]~3_combout ;
wire \rvcpu|c|md|WideOr5~5_combout ;
wire \rvcpu|dp|pcaddbranch|sum[7]~15 ;
wire \rvcpu|dp|pcaddbranch|sum[8]~16_combout ;
wire \rvcpu|dp|pcadd4|sum[7]~11 ;
wire \rvcpu|dp|pcadd4|sum[8]~12_combout ;
wire \rvcpu|dp|pcmux|y[8]~2_combout ;
wire \rvcpu|dp|pcaddbranch|sum[8]~17 ;
wire \rvcpu|dp|pcaddbranch|sum[9]~18_combout ;
wire \rvcpu|dp|pcadd4|sum[8]~13 ;
wire \rvcpu|dp|pcadd4|sum[9]~14_combout ;
wire \rvcpu|dp|pcmux|y[9]~1_combout ;
wire \rvcpu|c|md|WideOr5~21_combout ;
wire \rvcpu|c|ad|Selector0~6_combout ;
wire \rvcpu|c|ad|Selector0~7_combout ;
wire \rvcpu|c|ad|Selector0~3_combout ;
wire \rvcpu|c|ad|Selector0~14_combout ;
wire \instrmem|instr_ram~30_combout ;
wire \instrmem|instr_ram~24_combout ;
wire \instrmem|instr_ram~31_combout ;
wire \instrmem|instr_ram~32_combout ;
wire \instrmem|instr_ram~33_combout ;
wire \instrmem|instr_ram~34_combout ;
wire \instrmem|instr_ram~35_combout ;
wire \rvcpu|dp|rf|Equal0~0_combout ;
wire \instrmem|instr_ram~36_combout ;
wire \Ext_WriteData[31]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~1844_combout ;
wire \instrmem|instr_ram~51_combout ;
wire \instrmem|instr_ram~52_combout ;
wire \instrmem|instr_ram~42_combout ;
wire \instrmem|instr_ram~53_combout ;
wire \instrmem|instr_ram~41_combout ;
wire \instrmem|instr_ram~54_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1806_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1807_combout ;
wire \rvcpu|dp|rf|reg_file_arr~703_q ;
wire \instrmem|instr_ram~15_combout ;
wire \instrmem|instr_ram~16_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1804_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1805_combout ;
wire \rvcpu|dp|rf|reg_file_arr~831_q ;
wire \instrmem|instr_ram~14_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1808_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1809_combout ;
wire \rvcpu|dp|rf|reg_file_arr~575_q ;
wire \rvcpu|dp|rf|reg_file_arr~1648_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1810_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1811_combout ;
wire \rvcpu|dp|rf|reg_file_arr~959_q ;
wire \rvcpu|dp|rf|reg_file_arr~1649_combout ;
wire \instrmem|instr_ram~21_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1802_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1803_combout ;
wire \rvcpu|dp|rf|reg_file_arr~863_q ;
wire \rvcpu|dp|rf|reg_file_arr~1796_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1797_combout ;
wire \rvcpu|dp|rf|reg_file_arr~735_q ;
wire \rvcpu|dp|rf|reg_file_arr~1798_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1799_combout ;
wire \rvcpu|dp|rf|reg_file_arr~607_q ;
wire \rvcpu|dp|rf|reg_file_arr~1650_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1800_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1801_combout ;
wire \rvcpu|dp|rf|reg_file_arr~991_q ;
wire \rvcpu|dp|rf|reg_file_arr~1651_combout ;
wire \instrmem|instr_ram~19_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1818_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1819_combout ;
wire \rvcpu|dp|rf|reg_file_arr~799_q ;
wire \rvcpu|dp|rf|reg_file_arr~1812_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1813_combout ;
wire \rvcpu|dp|rf|reg_file_arr~671_q ;
wire \rvcpu|dp|rf|reg_file_arr~1814_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1815_combout ;
wire \rvcpu|dp|rf|reg_file_arr~543_q ;
wire \rvcpu|dp|rf|reg_file_arr~1652_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1816_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1817_combout ;
wire \rvcpu|dp|rf|reg_file_arr~927_q ;
wire \rvcpu|dp|rf|reg_file_arr~1653_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1654_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1822_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1823_combout ;
wire \rvcpu|dp|rf|reg_file_arr~767_q ;
wire \rvcpu|dp|rf|reg_file_arr~1820_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1821_combout ;
wire \rvcpu|dp|rf|reg_file_arr~895_q ;
wire \rvcpu|dp|rf|reg_file_arr~1824_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1825_combout ;
wire \rvcpu|dp|rf|reg_file_arr~639_q ;
wire \rvcpu|dp|rf|reg_file_arr~1655_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1826_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1827_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1023_q ;
wire \rvcpu|dp|rf|reg_file_arr~1656_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1657_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1845_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1833_combout ;
wire \rvcpu|dp|rf|reg_file_arr~223_q ;
wire \rvcpu|dp|rf|reg_file_arr~1832_combout ;
wire \rvcpu|dp|rf|reg_file_arr~191_q ;
wire \rvcpu|dp|rf|reg_file_arr~1834_combout ;
wire \rvcpu|dp|rf|reg_file_arr~159_q ;
wire \rvcpu|dp|rf|reg_file_arr~1658_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1835_combout ;
wire \rvcpu|dp|rf|reg_file_arr~255_q ;
wire \rvcpu|dp|rf|reg_file_arr~1659_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1829_combout ;
wire \rvcpu|dp|rf|reg_file_arr~319_q ;
wire \rvcpu|dp|rf|reg_file_arr~1828_combout ;
wire \rvcpu|dp|rf|reg_file_arr~351_q ;
wire \rvcpu|dp|rf|reg_file_arr~1830_combout ;
wire \rvcpu|dp|rf|reg_file_arr~287_q ;
wire \rvcpu|dp|rf|reg_file_arr~1660_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1831_combout ;
wire \rvcpu|dp|rf|reg_file_arr~383_q ;
wire \rvcpu|dp|rf|reg_file_arr~1661_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1837_combout ;
wire \rvcpu|dp|rf|reg_file_arr~63_q ;
wire \rvcpu|dp|rf|reg_file_arr~1838_combout ;
wire \rvcpu|dp|rf|reg_file_arr~31_q ;
wire \rvcpu|dp|rf|reg_file_arr~1662_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1839_combout ;
wire \rvcpu|dp|rf|reg_file_arr~127_q ;
wire \rvcpu|dp|rf|reg_file_arr~1663_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1664_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1843_combout ;
wire \rvcpu|dp|rf|reg_file_arr~479_q ;
wire \rvcpu|dp|rf|reg_file_arr~1840_combout ;
wire \rvcpu|dp|rf|reg_file_arr~447_q ;
wire \rvcpu|dp|rf|reg_file_arr~1841_combout ;
wire \rvcpu|dp|rf|reg_file_arr~415_q ;
wire \rvcpu|dp|rf|reg_file_arr~1665_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1842_combout ;
wire \rvcpu|dp|rf|reg_file_arr~511_q ;
wire \rvcpu|dp|rf|reg_file_arr~1666_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1667_combout ;
wire \rvcpu|dp|rf|Equal1~3_combout ;
wire \rvcpu|dp|rf|Equal1~2_combout ;
wire \rvcpu|dp|rf|rd_data2[31]~31_combout ;
wire \WriteData~31_combout ;
wire \Ext_DataAdr[6]~input_o ;
wire \Ext_WriteData[6]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~710_q ;
wire \rvcpu|dp|rf|reg_file_arr~838_q ;
wire \rvcpu|dp|rf|reg_file_arr~582_q ;
wire \rvcpu|dp|rf|reg_file_arr~1148_combout ;
wire \rvcpu|dp|rf|reg_file_arr~966_q ;
wire \rvcpu|dp|rf|reg_file_arr~1149_combout ;
wire \rvcpu|dp|rf|reg_file_arr~806_q ;
wire \rvcpu|dp|rf|reg_file_arr~678_q ;
wire \rvcpu|dp|rf|reg_file_arr~550_q ;
wire \rvcpu|dp|rf|reg_file_arr~1150_combout ;
wire \rvcpu|dp|rf|reg_file_arr~934_q ;
wire \rvcpu|dp|rf|reg_file_arr~1151_combout ;
wire \rvcpu|dp|rf|reg_file_arr~646_q ;
wire \rvcpu|dp|rf|reg_file_arr~518_q ;
wire \rvcpu|dp|rf|reg_file_arr~902_q ;
wire \rvcpu|dp|rf|reg_file_arr~774_q ;
wire \rvcpu|dp|rf|reg_file_arr~1152_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1153_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1154_combout ;
wire \rvcpu|dp|rf|reg_file_arr~870_q ;
wire \rvcpu|dp|rf|reg_file_arr~742_q ;
wire \rvcpu|dp|rf|reg_file_arr~614_q ;
wire \rvcpu|dp|rf|reg_file_arr~1155_combout ;
wire \rvcpu|dp|rf|reg_file_arr~998_q ;
wire \rvcpu|dp|rf|reg_file_arr~1156_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1157_combout ;
wire \rvcpu|dp|rf|reg_file_arr~326_q ;
wire \rvcpu|dp|rf|reg_file_arr~294_q ;
wire \rvcpu|dp|rf|reg_file_arr~262_q ;
wire \rvcpu|dp|rf|reg_file_arr~1158_combout ;
wire \rvcpu|dp|rf|reg_file_arr~358_q ;
wire \rvcpu|dp|rf|reg_file_arr~1159_combout ;
wire \rvcpu|dp|rf|reg_file_arr~198_q ;
wire \rvcpu|dp|rf|reg_file_arr~134_q ;
wire \rvcpu|dp|rf|reg_file_arr~1160_combout ;
wire \rvcpu|dp|rf|reg_file_arr~230_q ;
wire \rvcpu|dp|rf|reg_file_arr~1161_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1836_combout ;
wire \rvcpu|dp|rf|reg_file_arr~70_q ;
wire \rvcpu|dp|rf|reg_file_arr~38_q ;
wire \rvcpu|dp|rf|reg_file_arr~6_q ;
wire \rvcpu|dp|rf|reg_file_arr~1162_combout ;
wire \rvcpu|dp|rf|reg_file_arr~102_q ;
wire \rvcpu|dp|rf|reg_file_arr~1163_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1164_combout ;
wire \rvcpu|dp|rf|reg_file_arr~422_q ;
wire \rvcpu|dp|rf|reg_file_arr~454_q ;
wire \rvcpu|dp|rf|reg_file_arr~390_q ;
wire \rvcpu|dp|rf|reg_file_arr~1165_combout ;
wire \rvcpu|dp|rf|reg_file_arr~486_q ;
wire \rvcpu|dp|rf|reg_file_arr~1166_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1167_combout ;
wire \rvcpu|dp|rf|rd_data2[6]~6_combout ;
wire \WriteData~6_combout ;
wire \Ext_DataAdr[7]~input_o ;
wire \Ext_WriteData[7]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~679_q ;
wire \rvcpu|dp|rf|reg_file_arr~807_q ;
wire \rvcpu|dp|rf|reg_file_arr~551_q ;
wire \rvcpu|dp|rf|reg_file_arr~1168_combout ;
wire \rvcpu|dp|rf|reg_file_arr~935_q ;
wire \rvcpu|dp|rf|reg_file_arr~1169_combout ;
wire \rvcpu|dp|rf|reg_file_arr~839_q ;
wire \rvcpu|dp|rf|reg_file_arr~711_q ;
wire \rvcpu|dp|rf|reg_file_arr~583_q ;
wire \rvcpu|dp|rf|reg_file_arr~1170_combout ;
wire \rvcpu|dp|rf|reg_file_arr~967_q ;
wire \rvcpu|dp|rf|reg_file_arr~1171_combout ;
wire \rvcpu|dp|rf|reg_file_arr~775_q ;
wire \rvcpu|dp|rf|reg_file_arr~647_q ;
wire \rvcpu|dp|rf|reg_file_arr~519_q ;
wire \rvcpu|dp|rf|reg_file_arr~1172_combout ;
wire \rvcpu|dp|rf|reg_file_arr~903_q ;
wire \rvcpu|dp|rf|reg_file_arr~1173_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1174_combout ;
wire \rvcpu|dp|rf|reg_file_arr~743_q ;
wire \rvcpu|dp|rf|reg_file_arr~871_q ;
wire \rvcpu|dp|rf|reg_file_arr~615_q ;
wire \rvcpu|dp|rf|reg_file_arr~1175_combout ;
wire \rvcpu|dp|rf|reg_file_arr~999_q ;
wire \rvcpu|dp|rf|reg_file_arr~1176_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1177_combout ;
wire \rvcpu|dp|rf|reg_file_arr~199_q ;
wire \rvcpu|dp|rf|reg_file_arr~135_q ;
wire \rvcpu|dp|rf|reg_file_arr~1178_combout ;
wire \rvcpu|dp|rf|reg_file_arr~231_q ;
wire \rvcpu|dp|rf|reg_file_arr~1179_combout ;
wire \rvcpu|dp|rf|reg_file_arr~295_q ;
wire \rvcpu|dp|rf|reg_file_arr~327_q ;
wire \rvcpu|dp|rf|reg_file_arr~263_q ;
wire \rvcpu|dp|rf|reg_file_arr~1180_combout ;
wire \rvcpu|dp|rf|reg_file_arr~359_q ;
wire \rvcpu|dp|rf|reg_file_arr~1181_combout ;
wire \rvcpu|dp|rf|reg_file_arr~39_q ;
wire \rvcpu|dp|rf|reg_file_arr~71_q ;
wire \rvcpu|dp|rf|reg_file_arr~7_q ;
wire \rvcpu|dp|rf|reg_file_arr~1182_combout ;
wire \rvcpu|dp|rf|reg_file_arr~103_q ;
wire \rvcpu|dp|rf|reg_file_arr~1183_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1184_combout ;
wire \rvcpu|dp|rf|reg_file_arr~455_q ;
wire \rvcpu|dp|rf|reg_file_arr~423_q ;
wire \rvcpu|dp|rf|reg_file_arr~391_q ;
wire \rvcpu|dp|rf|reg_file_arr~1185_combout ;
wire \rvcpu|dp|rf|reg_file_arr~487_q ;
wire \rvcpu|dp|rf|reg_file_arr~1186_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1187_combout ;
wire \rvcpu|dp|rf|rd_data2[7]~7_combout ;
wire \WriteData~7_combout ;
wire \datamem|data_ram~679_q ;
wire \Ext_DataAdr[4]~input_o ;
wire \Ext_WriteData[4]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~708_q ;
wire \rvcpu|dp|rf|reg_file_arr~580_q ;
wire \rvcpu|dp|rf|reg_file_arr~964_q ;
wire \rvcpu|dp|rf|reg_file_arr~836_q ;
wire \rvcpu|dp|rf|reg_file_arr~1108_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1109_combout ;
wire \rvcpu|dp|rf|reg_file_arr~804_q ;
wire \rvcpu|dp|rf|reg_file_arr~676_q ;
wire \rvcpu|dp|rf|reg_file_arr~548_q ;
wire \rvcpu|dp|rf|reg_file_arr~1110_combout ;
wire \rvcpu|dp|rf|reg_file_arr~932_q ;
wire \rvcpu|dp|rf|reg_file_arr~1111_combout ;
wire \rvcpu|dp|rf|reg_file_arr~644_q ;
wire \rvcpu|dp|rf|reg_file_arr~516_q ;
wire \rvcpu|dp|rf|reg_file_arr~900_q ;
wire \rvcpu|dp|rf|reg_file_arr~772_q ;
wire \rvcpu|dp|rf|reg_file_arr~1112_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1113_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1114_combout ;
wire \rvcpu|dp|rf|reg_file_arr~868_q ;
wire \rvcpu|dp|rf|reg_file_arr~740_q ;
wire \rvcpu|dp|rf|reg_file_arr~612_q ;
wire \rvcpu|dp|rf|reg_file_arr~1115_combout ;
wire \rvcpu|dp|rf|reg_file_arr~996_q ;
wire \rvcpu|dp|rf|reg_file_arr~1116_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1117_combout ;
wire \rvcpu|dp|rf|reg_file_arr~324_q ;
wire \rvcpu|dp|rf|reg_file_arr~292_q ;
wire \rvcpu|dp|rf|reg_file_arr~260_q ;
wire \rvcpu|dp|rf|reg_file_arr~1118_combout ;
wire \rvcpu|dp|rf|reg_file_arr~356_q ;
wire \rvcpu|dp|rf|reg_file_arr~1119_combout ;
wire \rvcpu|dp|rf|reg_file_arr~196_q ;
wire \rvcpu|dp|rf|reg_file_arr~132_q ;
wire \rvcpu|dp|rf|reg_file_arr~1120_combout ;
wire \rvcpu|dp|rf|reg_file_arr~228_q ;
wire \rvcpu|dp|rf|reg_file_arr~1121_combout ;
wire \rvcpu|dp|rf|reg_file_arr~68_q ;
wire \rvcpu|dp|rf|reg_file_arr~36_q ;
wire \rvcpu|dp|rf|reg_file_arr~4_q ;
wire \rvcpu|dp|rf|reg_file_arr~1122_combout ;
wire \rvcpu|dp|rf|reg_file_arr~100_q ;
wire \rvcpu|dp|rf|reg_file_arr~1123_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1124_combout ;
wire \rvcpu|dp|rf|reg_file_arr~420_q ;
wire \rvcpu|dp|rf|reg_file_arr~452_q ;
wire \rvcpu|dp|rf|reg_file_arr~388_q ;
wire \rvcpu|dp|rf|reg_file_arr~1125_combout ;
wire \rvcpu|dp|rf|reg_file_arr~484_q ;
wire \rvcpu|dp|rf|reg_file_arr~1126_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1127_combout ;
wire \rvcpu|dp|rf|rd_data2[4]~4_combout ;
wire \WriteData~4_combout ;
wire \datamem|data_ram~1348_q ;
wire \Ext_DataAdr[3]~input_o ;
wire \Ext_WriteData[3]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~675_q ;
wire \rvcpu|dp|rf|reg_file_arr~547_q ;
wire \rvcpu|dp|rf|reg_file_arr~931_q ;
wire \rvcpu|dp|rf|reg_file_arr~803_q ;
wire \rvcpu|dp|rf|reg_file_arr~1088_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1089_combout ;
wire \rvcpu|dp|rf|reg_file_arr~835_q ;
wire \rvcpu|dp|rf|reg_file_arr~707_q ;
wire \rvcpu|dp|rf|reg_file_arr~579_q ;
wire \rvcpu|dp|rf|reg_file_arr~1090_combout ;
wire \rvcpu|dp|rf|reg_file_arr~963_q ;
wire \rvcpu|dp|rf|reg_file_arr~1091_combout ;
wire \rvcpu|dp|rf|reg_file_arr~771_q ;
wire \rvcpu|dp|rf|reg_file_arr~643_q ;
wire \rvcpu|dp|rf|reg_file_arr~515_q ;
wire \rvcpu|dp|rf|reg_file_arr~1092_combout ;
wire \rvcpu|dp|rf|reg_file_arr~899_q ;
wire \rvcpu|dp|rf|reg_file_arr~1093_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1094_combout ;
wire \rvcpu|dp|rf|reg_file_arr~739_q ;
wire \rvcpu|dp|rf|reg_file_arr~867_q ;
wire \rvcpu|dp|rf|reg_file_arr~611_q ;
wire \rvcpu|dp|rf|reg_file_arr~1095_combout ;
wire \rvcpu|dp|rf|reg_file_arr~995_q ;
wire \rvcpu|dp|rf|reg_file_arr~1096_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1097_combout ;
wire \rvcpu|dp|rf|reg_file_arr~195_q ;
wire \rvcpu|dp|rf|reg_file_arr~131_q ;
wire \rvcpu|dp|rf|reg_file_arr~1098_combout ;
wire \rvcpu|dp|rf|reg_file_arr~227_q ;
wire \rvcpu|dp|rf|reg_file_arr~1099_combout ;
wire \rvcpu|dp|rf|reg_file_arr~291_q ;
wire \rvcpu|dp|rf|reg_file_arr~259_q ;
wire \rvcpu|dp|rf|reg_file_arr~355_q ;
wire \rvcpu|dp|rf|reg_file_arr~323_q ;
wire \rvcpu|dp|rf|reg_file_arr~1100_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1101_combout ;
wire \rvcpu|dp|rf|reg_file_arr~35_q ;
wire \rvcpu|dp|rf|reg_file_arr~67_q ;
wire \rvcpu|dp|rf|reg_file_arr~3_q ;
wire \rvcpu|dp|rf|reg_file_arr~1102_combout ;
wire \rvcpu|dp|rf|reg_file_arr~99_q ;
wire \rvcpu|dp|rf|reg_file_arr~1103_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1104_combout ;
wire \rvcpu|dp|rf|reg_file_arr~451_q ;
wire \rvcpu|dp|rf|reg_file_arr~419_q ;
wire \rvcpu|dp|rf|reg_file_arr~387_q ;
wire \rvcpu|dp|rf|reg_file_arr~1105_combout ;
wire \rvcpu|dp|rf|reg_file_arr~483_q ;
wire \rvcpu|dp|rf|reg_file_arr~1106_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1107_combout ;
wire \rvcpu|dp|rf|rd_data2[3]~3_combout ;
wire \WriteData~3_combout ;
wire \datamem|data_ram~675_q ;
wire \Ext_DataAdr[2]~input_o ;
wire \Ext_WriteData[2]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~706_q ;
wire \rvcpu|dp|rf|reg_file_arr~578_q ;
wire \rvcpu|dp|rf|reg_file_arr~962_q ;
wire \rvcpu|dp|rf|reg_file_arr~834_q ;
wire \rvcpu|dp|rf|reg_file_arr~1068_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1069_combout ;
wire \rvcpu|dp|rf|reg_file_arr~802_q ;
wire \rvcpu|dp|rf|reg_file_arr~674_q ;
wire \rvcpu|dp|rf|reg_file_arr~546_q ;
wire \rvcpu|dp|rf|reg_file_arr~1070_combout ;
wire \rvcpu|dp|rf|reg_file_arr~930_q ;
wire \rvcpu|dp|rf|reg_file_arr~1071_combout ;
wire \rvcpu|dp|rf|reg_file_arr~642_q ;
wire \rvcpu|dp|rf|reg_file_arr~770_q ;
wire \rvcpu|dp|rf|reg_file_arr~514_q ;
wire \rvcpu|dp|rf|reg_file_arr~1072_combout ;
wire \rvcpu|dp|rf|reg_file_arr~898_q ;
wire \rvcpu|dp|rf|reg_file_arr~1073_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1074_combout ;
wire \rvcpu|dp|rf|reg_file_arr~866_q ;
wire \rvcpu|dp|rf|reg_file_arr~738_q ;
wire \rvcpu|dp|rf|reg_file_arr~610_q ;
wire \rvcpu|dp|rf|reg_file_arr~1075_combout ;
wire \rvcpu|dp|rf|reg_file_arr~994_q ;
wire \rvcpu|dp|rf|reg_file_arr~1076_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1077_combout ;
wire \rvcpu|dp|rf|reg_file_arr~322_q ;
wire \rvcpu|dp|rf|reg_file_arr~290_q ;
wire \rvcpu|dp|rf|reg_file_arr~258_q ;
wire \rvcpu|dp|rf|reg_file_arr~1078_combout ;
wire \rvcpu|dp|rf|reg_file_arr~354_q ;
wire \rvcpu|dp|rf|reg_file_arr~1079_combout ;
wire \rvcpu|dp|rf|reg_file_arr~194_q ;
wire \rvcpu|dp|rf|reg_file_arr~130_q ;
wire \rvcpu|dp|rf|reg_file_arr~1080_combout ;
wire \rvcpu|dp|rf|reg_file_arr~226_q ;
wire \rvcpu|dp|rf|reg_file_arr~1081_combout ;
wire \rvcpu|dp|rf|reg_file_arr~66_q ;
wire \rvcpu|dp|rf|reg_file_arr~2_q ;
wire \rvcpu|dp|rf|reg_file_arr~98_q ;
wire \rvcpu|dp|rf|reg_file_arr~34_q ;
wire \rvcpu|dp|rf|reg_file_arr~1082_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1083_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1084_combout ;
wire \rvcpu|dp|rf|reg_file_arr~418_q ;
wire \rvcpu|dp|rf|reg_file_arr~450_q ;
wire \rvcpu|dp|rf|reg_file_arr~386_q ;
wire \rvcpu|dp|rf|reg_file_arr~1085_combout ;
wire \rvcpu|dp|rf|reg_file_arr~482_q ;
wire \rvcpu|dp|rf|reg_file_arr~1086_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1087_combout ;
wire \rvcpu|dp|rf|rd_data2[2]~2_combout ;
wire \WriteData~2_combout ;
wire \datamem|data_ram~1346_q ;
wire \datamem|data_ram~3395_combout ;
wire \datamem|data_ram~1314_q ;
wire \Ext_DataAdr[5]~input_o ;
wire \Ext_WriteData[5]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~677_q ;
wire \rvcpu|dp|rf|reg_file_arr~805_q ;
wire \rvcpu|dp|rf|reg_file_arr~549_q ;
wire \rvcpu|dp|rf|reg_file_arr~1128_combout ;
wire \rvcpu|dp|rf|reg_file_arr~933_q ;
wire \rvcpu|dp|rf|reg_file_arr~1129_combout ;
wire \rvcpu|dp|rf|reg_file_arr~837_q ;
wire \rvcpu|dp|rf|reg_file_arr~709_q ;
wire \rvcpu|dp|rf|reg_file_arr~581_q ;
wire \rvcpu|dp|rf|reg_file_arr~1130_combout ;
wire \rvcpu|dp|rf|reg_file_arr~965_q ;
wire \rvcpu|dp|rf|reg_file_arr~1131_combout ;
wire \rvcpu|dp|rf|reg_file_arr~773_q ;
wire \rvcpu|dp|rf|reg_file_arr~645_q ;
wire \rvcpu|dp|rf|reg_file_arr~517_q ;
wire \rvcpu|dp|rf|reg_file_arr~1132_combout ;
wire \rvcpu|dp|rf|reg_file_arr~901_q ;
wire \rvcpu|dp|rf|reg_file_arr~1133_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1134_combout ;
wire \rvcpu|dp|rf|reg_file_arr~741_q ;
wire \rvcpu|dp|rf|reg_file_arr~869_q ;
wire \rvcpu|dp|rf|reg_file_arr~613_q ;
wire \rvcpu|dp|rf|reg_file_arr~1135_combout ;
wire \rvcpu|dp|rf|reg_file_arr~997_q ;
wire \rvcpu|dp|rf|reg_file_arr~1136_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1137_combout ;
wire \rvcpu|dp|rf|reg_file_arr~197_q ;
wire \rvcpu|dp|rf|reg_file_arr~133_q ;
wire \rvcpu|dp|rf|reg_file_arr~1138_combout ;
wire \rvcpu|dp|rf|reg_file_arr~229_q ;
wire \rvcpu|dp|rf|reg_file_arr~1139_combout ;
wire \rvcpu|dp|rf|reg_file_arr~293_q ;
wire \rvcpu|dp|rf|reg_file_arr~325_q ;
wire \rvcpu|dp|rf|reg_file_arr~261_q ;
wire \rvcpu|dp|rf|reg_file_arr~1140_combout ;
wire \rvcpu|dp|rf|reg_file_arr~357_q ;
wire \rvcpu|dp|rf|reg_file_arr~1141_combout ;
wire \rvcpu|dp|rf|reg_file_arr~37_q ;
wire \rvcpu|dp|rf|reg_file_arr~5_q ;
wire \rvcpu|dp|rf|reg_file_arr~101_q ;
wire \rvcpu|dp|rf|reg_file_arr~69_q ;
wire \rvcpu|dp|rf|reg_file_arr~1142_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1143_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1144_combout ;
wire \rvcpu|dp|rf|reg_file_arr~453_q ;
wire \rvcpu|dp|rf|reg_file_arr~421_q ;
wire \rvcpu|dp|rf|reg_file_arr~389_q ;
wire \rvcpu|dp|rf|reg_file_arr~1145_combout ;
wire \rvcpu|dp|rf|reg_file_arr~485_q ;
wire \rvcpu|dp|rf|reg_file_arr~1146_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1147_combout ;
wire \rvcpu|dp|rf|rd_data2[5]~5_combout ;
wire \WriteData~5_combout ;
wire \datamem|data_ram~677_q ;
wire \datamem|data_ram~805_q ;
wire \datamem|data_ram~3410_combout ;
wire \datamem|data_ram~3426_combout ;
wire \datamem|data_ram~549_q ;
wire \datamem|data_ram~2258_combout ;
wire \datamem|data_ram~3416_combout ;
wire \datamem|data_ram~3427_combout ;
wire \datamem|data_ram~933_q ;
wire \datamem|data_ram~2259_combout ;
wire \datamem|data_ram~3392_combout ;
wire \datamem|data_ram~3428_combout ;
wire \datamem|data_ram~837_q ;
wire \datamem|data_ram~3402_combout ;
wire \datamem|data_ram~3429_combout ;
wire \datamem|data_ram~709_q ;
wire \datamem|data_ram~3408_combout ;
wire \datamem|data_ram~3430_combout ;
wire \datamem|data_ram~581_q ;
wire \datamem|data_ram~2260_combout ;
wire \datamem|data_ram~3418_combout ;
wire \datamem|data_ram~3431_combout ;
wire \datamem|data_ram~965_q ;
wire \datamem|data_ram~2261_combout ;
wire \datamem|data_ram~3432_combout ;
wire \datamem|data_ram~773_q ;
wire \datamem|data_ram~3404_combout ;
wire \datamem|data_ram~3433_combout ;
wire \datamem|data_ram~645_q ;
wire \datamem|data_ram~3412_combout ;
wire \datamem|data_ram~3434_combout ;
wire \datamem|data_ram~517_q ;
wire \datamem|data_ram~2262_combout ;
wire \datamem|data_ram~3420_combout ;
wire \datamem|data_ram~3435_combout ;
wire \datamem|data_ram~901_q ;
wire \datamem|data_ram~2263_combout ;
wire \datamem|data_ram~2264_combout ;
wire \datamem|data_ram~3406_combout ;
wire \datamem|data_ram~3436_combout ;
wire \datamem|data_ram~741_q ;
wire \datamem|data_ram~3398_combout ;
wire \datamem|data_ram~3437_combout ;
wire \datamem|data_ram~869_q ;
wire \datamem|data_ram~3414_combout ;
wire \datamem|data_ram~3438_combout ;
wire \datamem|data_ram~613_q ;
wire \datamem|data_ram~2265_combout ;
wire \datamem|data_ram~3422_combout ;
wire \datamem|data_ram~3439_combout ;
wire \datamem|data_ram~997_q ;
wire \datamem|data_ram~2266_combout ;
wire \datamem|data_ram~2267_combout ;
wire \datamem|data_ram~1349_q ;
wire \datamem|data_ram~1317_q ;
wire \datamem|data_ram~1285_q ;
wire \datamem|data_ram~2268_combout ;
wire \datamem|data_ram~3399_combout ;
wire \datamem|data_ram~1381_q ;
wire \datamem|data_ram~2269_combout ;
wire \datamem|data_ram~3400_combout ;
wire \datamem|data_ram~3401_combout ;
wire \datamem|data_ram~1189_q ;
wire \datamem|data_ram~3403_combout ;
wire \datamem|data_ram~1221_q ;
wire \datamem|data_ram~3405_combout ;
wire \datamem|data_ram~1157_q ;
wire \datamem|data_ram~2270_combout ;
wire \datamem|data_ram~3407_combout ;
wire \datamem|data_ram~1253_q ;
wire \datamem|data_ram~2271_combout ;
wire \datamem|data_ram~3409_combout ;
wire \datamem|data_ram~1093_q ;
wire \datamem|data_ram~3411_combout ;
wire \datamem|data_ram~1061_q ;
wire \datamem|data_ram~3413_combout ;
wire \datamem|data_ram~1029_q ;
wire \datamem|data_ram~2272_combout ;
wire \datamem|data_ram~3415_combout ;
wire \datamem|data_ram~1125_q ;
wire \datamem|data_ram~2273_combout ;
wire \datamem|data_ram~2274_combout ;
wire \datamem|data_ram~3417_combout ;
wire \datamem|data_ram~1445_q ;
wire \datamem|data_ram~3419_combout ;
wire \datamem|data_ram~1477_q ;
wire \datamem|data_ram~3421_combout ;
wire \datamem|data_ram~1413_q ;
wire \datamem|data_ram~2275_combout ;
wire \datamem|data_ram~3423_combout ;
wire \datamem|data_ram~1509_q ;
wire \datamem|data_ram~2276_combout ;
wire \datamem|data_ram~2277_combout ;
wire \datamem|data_ram~3440_combout ;
wire \datamem|data_ram~197_q ;
wire \datamem|data_ram~3441_combout ;
wire \datamem|data_ram~165_q ;
wire \datamem|data_ram~3442_combout ;
wire \datamem|data_ram~133_q ;
wire \datamem|data_ram~2278_combout ;
wire \datamem|data_ram~3443_combout ;
wire \datamem|data_ram~229_q ;
wire \datamem|data_ram~2279_combout ;
wire \datamem|data_ram~3444_combout ;
wire \datamem|data_ram~293_q ;
wire \datamem|data_ram~3445_combout ;
wire \datamem|data_ram~325_q ;
wire \datamem|data_ram~3446_combout ;
wire \datamem|data_ram~261_q ;
wire \datamem|data_ram~2280_combout ;
wire \datamem|data_ram~3447_combout ;
wire \datamem|data_ram~357_q ;
wire \datamem|data_ram~2281_combout ;
wire \datamem|data_ram~3448_combout ;
wire \datamem|data_ram~37_q ;
wire \datamem|data_ram~3449_combout ;
wire \datamem|data_ram~69_q ;
wire \datamem|data_ram~3450_combout ;
wire \datamem|data_ram~5_q ;
wire \datamem|data_ram~2282_combout ;
wire \datamem|data_ram~3451_combout ;
wire \datamem|data_ram~101_q ;
wire \datamem|data_ram~2283_combout ;
wire \datamem|data_ram~2284_combout ;
wire \datamem|data_ram~3452_combout ;
wire \datamem|data_ram~453_q ;
wire \datamem|data_ram~3453_combout ;
wire \datamem|data_ram~421_q ;
wire \datamem|data_ram~3454_combout ;
wire \datamem|data_ram~389_q ;
wire \datamem|data_ram~2285_combout ;
wire \datamem|data_ram~3455_combout ;
wire \datamem|data_ram~485_q ;
wire \datamem|data_ram~2286_combout ;
wire \datamem|data_ram~2287_combout ;
wire \datamem|data_ram~2288_combout ;
wire \datamem|data_ram~3456_combout ;
wire \datamem|data_ram~1733_q ;
wire \datamem|data_ram~3457_combout ;
wire \datamem|data_ram~1861_q ;
wire \datamem|data_ram~3458_combout ;
wire \datamem|data_ram~1605_q ;
wire \datamem|data_ram~2289_combout ;
wire \datamem|data_ram~3459_combout ;
wire \datamem|data_ram~1989_q ;
wire \datamem|data_ram~2290_combout ;
wire \datamem|data_ram~3460_combout ;
wire \datamem|data_ram~1829_q ;
wire \datamem|data_ram~3461_combout ;
wire \datamem|data_ram~1701_q ;
wire \datamem|data_ram~3462_combout ;
wire \datamem|data_ram~1573_q ;
wire \datamem|data_ram~2291_combout ;
wire \datamem|data_ram~3463_combout ;
wire \datamem|data_ram~1957_q ;
wire \datamem|data_ram~2292_combout ;
wire \datamem|data_ram~3464_combout ;
wire \datamem|data_ram~1669_q ;
wire \datamem|data_ram~3465_combout ;
wire \datamem|data_ram~1797_q ;
wire \datamem|data_ram~3466_combout ;
wire \datamem|data_ram~1541_q ;
wire \datamem|data_ram~2293_combout ;
wire \datamem|data_ram~3467_combout ;
wire \datamem|data_ram~1925_q ;
wire \datamem|data_ram~2294_combout ;
wire \datamem|data_ram~2295_combout ;
wire \datamem|data_ram~3468_combout ;
wire \datamem|data_ram~1893_q ;
wire \datamem|data_ram~3469_combout ;
wire \datamem|data_ram~1765_q ;
wire \datamem|data_ram~3470_combout ;
wire \datamem|data_ram~1637_q ;
wire \datamem|data_ram~2296_combout ;
wire \datamem|data_ram~3471_combout ;
wire \datamem|data_ram~2021_q ;
wire \datamem|data_ram~2297_combout ;
wire \datamem|data_ram~2298_combout ;
wire \datamem|data_ram~2299_combout ;
wire \rvcpu|c|md|ALUOp[1]~1_combout ;
wire \rvcpu|dp|resultmux|y[0]~0_combout ;
wire \rvcpu|dp|pcadd4|sum[5]~6_combout ;
wire \rvcpu|dp|resultmux|y[5]~12_combout ;
wire \rvcpu|dp|resultmux|y[0]~2_combout ;
wire \rvcpu|c|md|ALUOp[1]~0_combout ;
wire \instrmem|instr_ram~55_combout ;
wire \instrmem|instr_ram~25_combout ;
wire \instrmem|instr_ram~56_combout ;
wire \instrmem|instr_ram~28_combout ;
wire \rvcpu|c|ad|ALUControl[2]~2_combout ;
wire \rvcpu|dp|resultmux|y[5]~13_combout ;
wire \rvcpu|dp|rf|reg_file_arr~165_q ;
wire \rvcpu|dp|rf|reg_file_arr~1772_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1773_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1774_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1775_combout ;
wire \rvcpu|dp|rf|rd_data1[5]~26_combout ;
wire \rvcpu|c|md|WideOr3~3_combout ;
wire \rvcpu|dp|srcbmux|y[5]~26_combout ;
wire \rvcpu|dp|srcbmux|y[5]~27_combout ;
wire \rvcpu|dp|srcbmux|y[4]~28_combout ;
wire \rvcpu|dp|srcbmux|y[4]~29_combout ;
wire \rvcpu|dp|srcbmux|y[3]~30_combout ;
wire \rvcpu|dp|srcbmux|y[2]~31_combout ;
wire \rvcpu|dp|srcbmux|y[2]~32_combout ;
wire \Ext_WriteData[1]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~673_q ;
wire \rvcpu|dp|rf|reg_file_arr~545_q ;
wire \rvcpu|dp|rf|reg_file_arr~929_q ;
wire \rvcpu|dp|rf|reg_file_arr~801_q ;
wire \rvcpu|dp|rf|reg_file_arr~1048_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1049_combout ;
wire \rvcpu|dp|rf|reg_file_arr~833_q ;
wire \rvcpu|dp|rf|reg_file_arr~705_q ;
wire \rvcpu|dp|rf|reg_file_arr~577_q ;
wire \rvcpu|dp|rf|reg_file_arr~1050_combout ;
wire \rvcpu|dp|rf|reg_file_arr~961_q ;
wire \rvcpu|dp|rf|reg_file_arr~1051_combout ;
wire \rvcpu|dp|rf|reg_file_arr~769_q ;
wire \rvcpu|dp|rf|reg_file_arr~641_q ;
wire \rvcpu|dp|rf|reg_file_arr~513_q ;
wire \rvcpu|dp|rf|reg_file_arr~1052_combout ;
wire \rvcpu|dp|rf|reg_file_arr~897_q ;
wire \rvcpu|dp|rf|reg_file_arr~1053_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1054_combout ;
wire \rvcpu|dp|rf|reg_file_arr~737_q ;
wire \rvcpu|dp|rf|reg_file_arr~865_q ;
wire \rvcpu|dp|rf|reg_file_arr~609_q ;
wire \rvcpu|dp|rf|reg_file_arr~1055_combout ;
wire \rvcpu|dp|rf|reg_file_arr~993_q ;
wire \rvcpu|dp|rf|reg_file_arr~1056_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1057_combout ;
wire \rvcpu|dp|rf|reg_file_arr~193_q ;
wire \rvcpu|dp|rf|reg_file_arr~129_q ;
wire \rvcpu|dp|rf|reg_file_arr~1058_combout ;
wire \rvcpu|dp|rf|reg_file_arr~225_q ;
wire \rvcpu|dp|rf|reg_file_arr~1059_combout ;
wire \rvcpu|dp|rf|reg_file_arr~289_q ;
wire \rvcpu|dp|rf|reg_file_arr~321_q ;
wire \rvcpu|dp|rf|reg_file_arr~257_q ;
wire \rvcpu|dp|rf|reg_file_arr~1060_combout ;
wire \rvcpu|dp|rf|reg_file_arr~353_q ;
wire \rvcpu|dp|rf|reg_file_arr~1061_combout ;
wire \rvcpu|dp|rf|reg_file_arr~33_q ;
wire \rvcpu|dp|rf|reg_file_arr~65_q ;
wire \rvcpu|dp|rf|reg_file_arr~1_q ;
wire \rvcpu|dp|rf|reg_file_arr~1062_combout ;
wire \rvcpu|dp|rf|reg_file_arr~97_q ;
wire \rvcpu|dp|rf|reg_file_arr~1063_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1064_combout ;
wire \rvcpu|dp|rf|reg_file_arr~449_q ;
wire \rvcpu|dp|rf|reg_file_arr~417_q ;
wire \rvcpu|dp|rf|reg_file_arr~385_q ;
wire \rvcpu|dp|rf|reg_file_arr~1065_combout ;
wire \rvcpu|dp|rf|reg_file_arr~481_q ;
wire \rvcpu|dp|rf|reg_file_arr~1066_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1067_combout ;
wire \rvcpu|dp|rf|rd_data2[1]~1_combout ;
wire \WriteData~1_combout ;
wire \datamem|data_ram~673_q ;
wire \datamem|data_ram~801_q ;
wire \datamem|data_ram~545_q ;
wire \datamem|data_ram~2090_combout ;
wire \datamem|data_ram~929_q ;
wire \datamem|data_ram~2091_combout ;
wire \datamem|data_ram~833_q ;
wire \datamem|data_ram~705_q ;
wire \datamem|data_ram~577_q ;
wire \datamem|data_ram~2092_combout ;
wire \datamem|data_ram~961_q ;
wire \datamem|data_ram~2093_combout ;
wire \datamem|data_ram~769_q ;
wire \datamem|data_ram~641_q ;
wire \datamem|data_ram~513_q ;
wire \datamem|data_ram~2094_combout ;
wire \datamem|data_ram~897_q ;
wire \datamem|data_ram~2095_combout ;
wire \datamem|data_ram~2096_combout ;
wire \datamem|data_ram~737_q ;
wire \datamem|data_ram~865_q ;
wire \datamem|data_ram~609_q ;
wire \datamem|data_ram~2097_combout ;
wire \datamem|data_ram~993_q ;
wire \datamem|data_ram~2098_combout ;
wire \datamem|data_ram~2099_combout ;
wire \datamem|data_ram~1345_q ;
wire \datamem|data_ram~1313_q ;
wire \datamem|data_ram~1281_q ;
wire \datamem|data_ram~2100_combout ;
wire \datamem|data_ram~1377_q ;
wire \datamem|data_ram~2101_combout ;
wire \datamem|data_ram~1185_q ;
wire \datamem|data_ram~1217_q ;
wire \datamem|data_ram~1153_q ;
wire \datamem|data_ram~2102_combout ;
wire \datamem|data_ram~1249_q ;
wire \datamem|data_ram~2103_combout ;
wire \datamem|data_ram~1089_q ;
wire \datamem|data_ram~1057_q ;
wire \datamem|data_ram~1025_q ;
wire \datamem|data_ram~2104_combout ;
wire \datamem|data_ram~1121_q ;
wire \datamem|data_ram~2105_combout ;
wire \datamem|data_ram~2106_combout ;
wire \datamem|data_ram~1441_q ;
wire \datamem|data_ram~1473_q ;
wire \datamem|data_ram~1409_q ;
wire \datamem|data_ram~2107_combout ;
wire \datamem|data_ram~1505_q ;
wire \datamem|data_ram~2108_combout ;
wire \datamem|data_ram~2109_combout ;
wire \datamem|data_ram~193_q ;
wire \datamem|data_ram~161_q ;
wire \datamem|data_ram~129_q ;
wire \datamem|data_ram~2110_combout ;
wire \datamem|data_ram~225_q ;
wire \datamem|data_ram~2111_combout ;
wire \datamem|data_ram~289_q ;
wire \datamem|data_ram~321_q ;
wire \datamem|data_ram~257_q ;
wire \datamem|data_ram~2112_combout ;
wire \datamem|data_ram~353_q ;
wire \datamem|data_ram~2113_combout ;
wire \datamem|data_ram~33_q ;
wire \datamem|data_ram~65_q ;
wire \datamem|data_ram~1_q ;
wire \datamem|data_ram~2114_combout ;
wire \datamem|data_ram~97_q ;
wire \datamem|data_ram~2115_combout ;
wire \datamem|data_ram~2116_combout ;
wire \datamem|data_ram~449_q ;
wire \datamem|data_ram~417_q ;
wire \datamem|data_ram~385_q ;
wire \datamem|data_ram~2117_combout ;
wire \datamem|data_ram~481_q ;
wire \datamem|data_ram~2118_combout ;
wire \datamem|data_ram~2119_combout ;
wire \datamem|data_ram~2120_combout ;
wire \datamem|data_ram~1729_q ;
wire \datamem|data_ram~1857_q ;
wire \datamem|data_ram~1601_q ;
wire \datamem|data_ram~2121_combout ;
wire \datamem|data_ram~1985_q ;
wire \datamem|data_ram~2122_combout ;
wire \datamem|data_ram~1825_q ;
wire \datamem|data_ram~1697_q ;
wire \datamem|data_ram~1569_q ;
wire \datamem|data_ram~2123_combout ;
wire \datamem|data_ram~1953_q ;
wire \datamem|data_ram~2124_combout ;
wire \datamem|data_ram~1665_q ;
wire \datamem|data_ram~1793_q ;
wire \datamem|data_ram~1537_q ;
wire \datamem|data_ram~2125_combout ;
wire \datamem|data_ram~1921_q ;
wire \datamem|data_ram~2126_combout ;
wire \datamem|data_ram~2127_combout ;
wire \datamem|data_ram~1889_q ;
wire \datamem|data_ram~1761_q ;
wire \datamem|data_ram~1633_q ;
wire \datamem|data_ram~2128_combout ;
wire \datamem|data_ram~2017_q ;
wire \datamem|data_ram~2129_combout ;
wire \datamem|data_ram~2130_combout ;
wire \datamem|data_ram~2131_combout ;
wire \rvcpu|dp|resultmux|y[1]~4_combout ;
wire \rvcpu|dp|srcbmux|y[1]~33_combout ;
wire \Ext_WriteData[0]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~704_q ;
wire \rvcpu|dp|rf|reg_file_arr~576_q ;
wire \rvcpu|dp|rf|reg_file_arr~960_q ;
wire \rvcpu|dp|rf|reg_file_arr~832_q ;
wire \rvcpu|dp|rf|reg_file_arr~1028_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1029_combout ;
wire \rvcpu|dp|rf|reg_file_arr~800_q ;
wire \rvcpu|dp|rf|reg_file_arr~672_q ;
wire \rvcpu|dp|rf|reg_file_arr~544_q ;
wire \rvcpu|dp|rf|reg_file_arr~1030_combout ;
wire \rvcpu|dp|rf|reg_file_arr~928_q ;
wire \rvcpu|dp|rf|reg_file_arr~1031_combout ;
wire \rvcpu|dp|rf|reg_file_arr~640_q ;
wire \rvcpu|dp|rf|reg_file_arr~512_q ;
wire \rvcpu|dp|rf|reg_file_arr~896_q ;
wire \rvcpu|dp|rf|reg_file_arr~768_q ;
wire \rvcpu|dp|rf|reg_file_arr~1032_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1033_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1034_combout ;
wire \rvcpu|dp|rf|reg_file_arr~864_q ;
wire \rvcpu|dp|rf|reg_file_arr~736_q ;
wire \rvcpu|dp|rf|reg_file_arr~608_q ;
wire \rvcpu|dp|rf|reg_file_arr~1035_combout ;
wire \rvcpu|dp|rf|reg_file_arr~992_q ;
wire \rvcpu|dp|rf|reg_file_arr~1036_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1037_combout ;
wire \rvcpu|dp|rf|reg_file_arr~320_q ;
wire \rvcpu|dp|rf|reg_file_arr~288_q ;
wire \rvcpu|dp|rf|reg_file_arr~256_q ;
wire \rvcpu|dp|rf|reg_file_arr~1038_combout ;
wire \rvcpu|dp|rf|reg_file_arr~352_q ;
wire \rvcpu|dp|rf|reg_file_arr~1039_combout ;
wire \rvcpu|dp|rf|reg_file_arr~192_q ;
wire \rvcpu|dp|rf|reg_file_arr~128_q ;
wire \rvcpu|dp|rf|reg_file_arr~1040_combout ;
wire \rvcpu|dp|rf|reg_file_arr~224_q ;
wire \rvcpu|dp|rf|reg_file_arr~1041_combout ;
wire \rvcpu|dp|rf|reg_file_arr~64_q ;
wire \rvcpu|dp|rf|reg_file_arr~32_q ;
wire \rvcpu|dp|rf|reg_file_arr~0_q ;
wire \rvcpu|dp|rf|reg_file_arr~1042_combout ;
wire \rvcpu|dp|rf|reg_file_arr~96_q ;
wire \rvcpu|dp|rf|reg_file_arr~1043_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1044_combout ;
wire \rvcpu|dp|rf|reg_file_arr~416_q ;
wire \rvcpu|dp|rf|reg_file_arr~384_q ;
wire \rvcpu|dp|rf|reg_file_arr~480_q ;
wire \rvcpu|dp|rf|reg_file_arr~448_q ;
wire \rvcpu|dp|rf|reg_file_arr~1045_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1046_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1047_combout ;
wire \rvcpu|dp|rf|rd_data2[0]~0_combout ;
wire \WriteData~0_combout ;
wire \datamem|data_ram~1344_q ;
wire \datamem|data_ram~1312_q ;
wire \datamem|data_ram~1280_q ;
wire \datamem|data_ram~2048_combout ;
wire \datamem|data_ram~1376_q ;
wire \datamem|data_ram~2049_combout ;
wire \datamem|data_ram~1184_q ;
wire \datamem|data_ram~1216_q ;
wire \datamem|data_ram~1152_q ;
wire \datamem|data_ram~2050_combout ;
wire \datamem|data_ram~1248_q ;
wire \datamem|data_ram~2051_combout ;
wire \datamem|data_ram~1088_q ;
wire \datamem|data_ram~1056_q ;
wire \datamem|data_ram~1024_q ;
wire \datamem|data_ram~2052_combout ;
wire \datamem|data_ram~1120_q ;
wire \datamem|data_ram~2053_combout ;
wire \datamem|data_ram~2054_combout ;
wire \datamem|data_ram~1440_q ;
wire \datamem|data_ram~1472_q ;
wire \datamem|data_ram~1408_q ;
wire \datamem|data_ram~2055_combout ;
wire \datamem|data_ram~1504_q ;
wire \datamem|data_ram~2056_combout ;
wire \datamem|data_ram~2057_combout ;
wire \datamem|data_ram~672_q ;
wire \datamem|data_ram~800_q ;
wire \datamem|data_ram~544_q ;
wire \datamem|data_ram~2058_combout ;
wire \datamem|data_ram~928_q ;
wire \datamem|data_ram~2059_combout ;
wire \datamem|data_ram~832_q ;
wire \datamem|data_ram~704_q ;
wire \datamem|data_ram~576_q ;
wire \datamem|data_ram~2060_combout ;
wire \datamem|data_ram~960_q ;
wire \datamem|data_ram~2061_combout ;
wire \datamem|data_ram~768_q ;
wire \datamem|data_ram~640_q ;
wire \datamem|data_ram~512_q ;
wire \datamem|data_ram~2062_combout ;
wire \datamem|data_ram~896_q ;
wire \datamem|data_ram~2063_combout ;
wire \datamem|data_ram~2064_combout ;
wire \datamem|data_ram~736_q ;
wire \datamem|data_ram~864_q ;
wire \datamem|data_ram~608_q ;
wire \datamem|data_ram~2065_combout ;
wire \datamem|data_ram~992_q ;
wire \datamem|data_ram~2066_combout ;
wire \datamem|data_ram~2067_combout ;
wire \datamem|data_ram~192_q ;
wire \datamem|data_ram~160_q ;
wire \datamem|data_ram~128_q ;
wire \datamem|data_ram~2068_combout ;
wire \datamem|data_ram~224_q ;
wire \datamem|data_ram~2069_combout ;
wire \datamem|data_ram~288_q ;
wire \datamem|data_ram~320_q ;
wire \datamem|data_ram~256_q ;
wire \datamem|data_ram~2070_combout ;
wire \datamem|data_ram~352_q ;
wire \datamem|data_ram~2071_combout ;
wire \datamem|data_ram~32_q ;
wire \datamem|data_ram~64_q ;
wire \datamem|data_ram~0_q ;
wire \datamem|data_ram~2072_combout ;
wire \datamem|data_ram~96_q ;
wire \datamem|data_ram~2073_combout ;
wire \datamem|data_ram~2074_combout ;
wire \datamem|data_ram~448_q ;
wire \datamem|data_ram~416_q ;
wire \datamem|data_ram~384_q ;
wire \datamem|data_ram~2075_combout ;
wire \datamem|data_ram~480_q ;
wire \datamem|data_ram~2076_combout ;
wire \datamem|data_ram~2077_combout ;
wire \datamem|data_ram~2078_combout ;
wire \datamem|data_ram~1728_q ;
wire \datamem|data_ram~1856_q ;
wire \datamem|data_ram~1600_q ;
wire \datamem|data_ram~2079_combout ;
wire \datamem|data_ram~1984_q ;
wire \datamem|data_ram~2080_combout ;
wire \datamem|data_ram~1824_q ;
wire \datamem|data_ram~1696_q ;
wire \datamem|data_ram~1568_q ;
wire \datamem|data_ram~2081_combout ;
wire \datamem|data_ram~1952_q ;
wire \datamem|data_ram~2082_combout ;
wire \datamem|data_ram~1664_q ;
wire \datamem|data_ram~1792_q ;
wire \datamem|data_ram~1536_q ;
wire \datamem|data_ram~2083_combout ;
wire \datamem|data_ram~1920_q ;
wire \datamem|data_ram~2084_combout ;
wire \datamem|data_ram~2085_combout ;
wire \datamem|data_ram~1888_q ;
wire \datamem|data_ram~1760_q ;
wire \datamem|data_ram~1632_q ;
wire \datamem|data_ram~2086_combout ;
wire \datamem|data_ram~2016_q ;
wire \datamem|data_ram~2087_combout ;
wire \datamem|data_ram~2088_combout ;
wire \datamem|data_ram~2089_combout ;
wire \rvcpu|dp|resultmux|y[0]~1_combout ;
wire \rvcpu|dp|resultmux|y[0]~3_combout ;
wire \rvcpu|dp|rf|reg_file_arr~160_q ;
wire \rvcpu|dp|rf|reg_file_arr~1792_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1793_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1794_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1795_combout ;
wire \rvcpu|dp|rf|rd_data1[0]~31_combout ;
wire \rvcpu|dp|srcbmux|y[0]~34_combout ;
wire \rvcpu|dp|srcbmux|y[0]~35_combout ;
wire \rvcpu|dp|alu|Add0~1 ;
wire \rvcpu|dp|alu|Add0~2_combout ;
wire \rvcpu|dp|alu|Add1~1 ;
wire \rvcpu|dp|alu|Add1~2_combout ;
wire \rvcpu|c|ad|ALUControl[1]~3_combout ;
wire \rvcpu|dp|alu|Mux30~0_combout ;
wire \rvcpu|dp|alu|Mux30~1_combout ;
wire \rvcpu|dp|alu|Mux30~2_combout ;
wire \rvcpu|dp|resultmux|y[1]~5_combout ;
wire \rvcpu|dp|rf|reg_file_arr~161_q ;
wire \rvcpu|dp|rf|reg_file_arr~1788_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1789_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1790_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1791_combout ;
wire \rvcpu|dp|rf|rd_data1[1]~30_combout ;
wire \rvcpu|dp|alu|Add0~3 ;
wire \rvcpu|dp|alu|Add0~5 ;
wire \rvcpu|dp|alu|Add0~7 ;
wire \rvcpu|dp|alu|Add0~9 ;
wire \rvcpu|dp|alu|Add0~10_combout ;
wire \rvcpu|dp|alu|Add1~3 ;
wire \rvcpu|dp|alu|Add1~5 ;
wire \rvcpu|dp|alu|Add1~7 ;
wire \rvcpu|dp|alu|Add1~9 ;
wire \rvcpu|dp|alu|Add1~10_combout ;
wire \rvcpu|dp|alu|Mux26~0_combout ;
wire \rvcpu|dp|alu|Mux26~1_combout ;
wire \rvcpu|dp|alu|Mux26~2_combout ;
wire \DataAdr~5_combout ;
wire \datamem|data_ram~3396_combout ;
wire \datamem|data_ram~3397_combout ;
wire \datamem|data_ram~1282_q ;
wire \datamem|data_ram~2132_combout ;
wire \datamem|data_ram~1378_q ;
wire \datamem|data_ram~2133_combout ;
wire \datamem|data_ram~1186_q ;
wire \datamem|data_ram~1218_q ;
wire \datamem|data_ram~1154_q ;
wire \datamem|data_ram~2134_combout ;
wire \datamem|data_ram~1250_q ;
wire \datamem|data_ram~2135_combout ;
wire \datamem|data_ram~1090_q ;
wire \datamem|data_ram~1058_q ;
wire \datamem|data_ram~1026_q ;
wire \datamem|data_ram~2136_combout ;
wire \datamem|data_ram~1122_q ;
wire \datamem|data_ram~2137_combout ;
wire \datamem|data_ram~2138_combout ;
wire \datamem|data_ram~1442_q ;
wire \datamem|data_ram~1474_q ;
wire \datamem|data_ram~1410_q ;
wire \datamem|data_ram~2139_combout ;
wire \datamem|data_ram~1506_q ;
wire \datamem|data_ram~2140_combout ;
wire \datamem|data_ram~2141_combout ;
wire \datamem|data_ram~674_q ;
wire \datamem|data_ram~802_q ;
wire \datamem|data_ram~546_q ;
wire \datamem|data_ram~2142_combout ;
wire \datamem|data_ram~930_q ;
wire \datamem|data_ram~2143_combout ;
wire \datamem|data_ram~834_q ;
wire \datamem|data_ram~706_q ;
wire \datamem|data_ram~578_q ;
wire \datamem|data_ram~2144_combout ;
wire \datamem|data_ram~962_q ;
wire \datamem|data_ram~2145_combout ;
wire \datamem|data_ram~770_q ;
wire \datamem|data_ram~642_q ;
wire \datamem|data_ram~514_q ;
wire \datamem|data_ram~2146_combout ;
wire \datamem|data_ram~898_q ;
wire \datamem|data_ram~2147_combout ;
wire \datamem|data_ram~2148_combout ;
wire \datamem|data_ram~738_q ;
wire \datamem|data_ram~866_q ;
wire \datamem|data_ram~610_q ;
wire \datamem|data_ram~2149_combout ;
wire \datamem|data_ram~994_q ;
wire \datamem|data_ram~2150_combout ;
wire \datamem|data_ram~2151_combout ;
wire \datamem|data_ram~194_q ;
wire \datamem|data_ram~162_q ;
wire \datamem|data_ram~130_q ;
wire \datamem|data_ram~2152_combout ;
wire \datamem|data_ram~226_q ;
wire \datamem|data_ram~2153_combout ;
wire \datamem|data_ram~290_q ;
wire \datamem|data_ram~322_q ;
wire \datamem|data_ram~258_q ;
wire \datamem|data_ram~2154_combout ;
wire \datamem|data_ram~354_q ;
wire \datamem|data_ram~2155_combout ;
wire \datamem|data_ram~34_q ;
wire \datamem|data_ram~66_q ;
wire \datamem|data_ram~2_q ;
wire \datamem|data_ram~2156_combout ;
wire \datamem|data_ram~98_q ;
wire \datamem|data_ram~2157_combout ;
wire \datamem|data_ram~2158_combout ;
wire \datamem|data_ram~450_q ;
wire \datamem|data_ram~418_q ;
wire \datamem|data_ram~386_q ;
wire \datamem|data_ram~2159_combout ;
wire \datamem|data_ram~482_q ;
wire \datamem|data_ram~2160_combout ;
wire \datamem|data_ram~2161_combout ;
wire \datamem|data_ram~2162_combout ;
wire \datamem|data_ram~1730_q ;
wire \datamem|data_ram~1858_q ;
wire \datamem|data_ram~1602_q ;
wire \datamem|data_ram~2163_combout ;
wire \datamem|data_ram~1986_q ;
wire \datamem|data_ram~2164_combout ;
wire \datamem|data_ram~1826_q ;
wire \datamem|data_ram~1698_q ;
wire \datamem|data_ram~1570_q ;
wire \datamem|data_ram~2165_combout ;
wire \datamem|data_ram~1954_q ;
wire \datamem|data_ram~2166_combout ;
wire \datamem|data_ram~1666_q ;
wire \datamem|data_ram~1794_q ;
wire \datamem|data_ram~1538_q ;
wire \datamem|data_ram~2167_combout ;
wire \datamem|data_ram~1922_q ;
wire \datamem|data_ram~2168_combout ;
wire \datamem|data_ram~2169_combout ;
wire \datamem|data_ram~1890_q ;
wire \datamem|data_ram~1762_q ;
wire \datamem|data_ram~1634_q ;
wire \datamem|data_ram~2170_combout ;
wire \datamem|data_ram~2018_q ;
wire \datamem|data_ram~2171_combout ;
wire \datamem|data_ram~2172_combout ;
wire \datamem|data_ram~2173_combout ;
wire \rvcpu|dp|pcadd4|sum[2]~0_combout ;
wire \rvcpu|dp|resultmux|y[2]~6_combout ;
wire \rvcpu|dp|resultmux|y[2]~7_combout ;
wire \rvcpu|dp|rf|reg_file_arr~162_q ;
wire \rvcpu|dp|rf|reg_file_arr~1784_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1785_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1786_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1787_combout ;
wire \rvcpu|dp|rf|rd_data1[2]~29_combout ;
wire \rvcpu|dp|alu|Add1~4_combout ;
wire \rvcpu|dp|alu|Add0~4_combout ;
wire \rvcpu|dp|alu|Mux29~0_combout ;
wire \rvcpu|dp|alu|Mux29~1_combout ;
wire \DataAdr~2_combout ;
wire \datamem|data_ram~3394_combout ;
wire \datamem|data_ram~3425_combout ;
wire \datamem|data_ram~803_q ;
wire \datamem|data_ram~547_q ;
wire \datamem|data_ram~2174_combout ;
wire \datamem|data_ram~931_q ;
wire \datamem|data_ram~2175_combout ;
wire \datamem|data_ram~835_q ;
wire \datamem|data_ram~707_q ;
wire \datamem|data_ram~579_q ;
wire \datamem|data_ram~2176_combout ;
wire \datamem|data_ram~963_q ;
wire \datamem|data_ram~2177_combout ;
wire \datamem|data_ram~771_q ;
wire \datamem|data_ram~643_q ;
wire \datamem|data_ram~515_q ;
wire \datamem|data_ram~2178_combout ;
wire \datamem|data_ram~899_q ;
wire \datamem|data_ram~2179_combout ;
wire \datamem|data_ram~2180_combout ;
wire \datamem|data_ram~739_q ;
wire \datamem|data_ram~867_q ;
wire \datamem|data_ram~611_q ;
wire \datamem|data_ram~2181_combout ;
wire \datamem|data_ram~995_q ;
wire \datamem|data_ram~2182_combout ;
wire \datamem|data_ram~2183_combout ;
wire \datamem|data_ram~1347_q ;
wire \datamem|data_ram~1315_q ;
wire \datamem|data_ram~1283_q ;
wire \datamem|data_ram~2184_combout ;
wire \datamem|data_ram~1379_q ;
wire \datamem|data_ram~2185_combout ;
wire \datamem|data_ram~1187_q ;
wire \datamem|data_ram~1219_q ;
wire \datamem|data_ram~1155_q ;
wire \datamem|data_ram~2186_combout ;
wire \datamem|data_ram~1251_q ;
wire \datamem|data_ram~2187_combout ;
wire \datamem|data_ram~1091_q ;
wire \datamem|data_ram~1059_q ;
wire \datamem|data_ram~1027_q ;
wire \datamem|data_ram~2188_combout ;
wire \datamem|data_ram~1123_q ;
wire \datamem|data_ram~2189_combout ;
wire \datamem|data_ram~2190_combout ;
wire \datamem|data_ram~1443_q ;
wire \datamem|data_ram~1475_q ;
wire \datamem|data_ram~1411_q ;
wire \datamem|data_ram~2191_combout ;
wire \datamem|data_ram~1507_q ;
wire \datamem|data_ram~2192_combout ;
wire \datamem|data_ram~2193_combout ;
wire \datamem|data_ram~195_q ;
wire \datamem|data_ram~163_q ;
wire \datamem|data_ram~131_q ;
wire \datamem|data_ram~2194_combout ;
wire \datamem|data_ram~227_q ;
wire \datamem|data_ram~2195_combout ;
wire \datamem|data_ram~291_q ;
wire \datamem|data_ram~323_q ;
wire \datamem|data_ram~259_q ;
wire \datamem|data_ram~2196_combout ;
wire \datamem|data_ram~355_q ;
wire \datamem|data_ram~2197_combout ;
wire \datamem|data_ram~35_q ;
wire \datamem|data_ram~67_q ;
wire \datamem|data_ram~3_q ;
wire \datamem|data_ram~2198_combout ;
wire \datamem|data_ram~99_q ;
wire \datamem|data_ram~2199_combout ;
wire \datamem|data_ram~2200_combout ;
wire \datamem|data_ram~451_q ;
wire \datamem|data_ram~419_q ;
wire \datamem|data_ram~387_q ;
wire \datamem|data_ram~2201_combout ;
wire \datamem|data_ram~483_q ;
wire \datamem|data_ram~2202_combout ;
wire \datamem|data_ram~2203_combout ;
wire \datamem|data_ram~2204_combout ;
wire \datamem|data_ram~1731_q ;
wire \datamem|data_ram~1859_q ;
wire \datamem|data_ram~1603_q ;
wire \datamem|data_ram~2205_combout ;
wire \datamem|data_ram~1987_q ;
wire \datamem|data_ram~2206_combout ;
wire \datamem|data_ram~1827_q ;
wire \datamem|data_ram~1699_q ;
wire \datamem|data_ram~1571_q ;
wire \datamem|data_ram~2207_combout ;
wire \datamem|data_ram~1955_q ;
wire \datamem|data_ram~2208_combout ;
wire \datamem|data_ram~1667_q ;
wire \datamem|data_ram~1795_q ;
wire \datamem|data_ram~1539_q ;
wire \datamem|data_ram~2209_combout ;
wire \datamem|data_ram~1923_q ;
wire \datamem|data_ram~2210_combout ;
wire \datamem|data_ram~2211_combout ;
wire \datamem|data_ram~1891_q ;
wire \datamem|data_ram~1763_q ;
wire \datamem|data_ram~1635_q ;
wire \datamem|data_ram~2212_combout ;
wire \datamem|data_ram~2019_q ;
wire \datamem|data_ram~2213_combout ;
wire \datamem|data_ram~2214_combout ;
wire \datamem|data_ram~2215_combout ;
wire \rvcpu|dp|pcadd4|sum[3]~2_combout ;
wire \rvcpu|dp|resultmux|y[3]~8_combout ;
wire \rvcpu|dp|resultmux|y[3]~9_combout ;
wire \rvcpu|dp|rf|reg_file_arr~163_q ;
wire \rvcpu|dp|rf|reg_file_arr~1780_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1781_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1782_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1783_combout ;
wire \rvcpu|dp|rf|rd_data1[3]~28_combout ;
wire \rvcpu|dp|alu|Add0~6_combout ;
wire \rvcpu|dp|alu|Add1~6_combout ;
wire \rvcpu|dp|alu|Mux28~0_combout ;
wire \rvcpu|dp|alu|Mux28~1_combout ;
wire \rvcpu|dp|alu|Mux28~2_combout ;
wire \DataAdr~3_combout ;
wire \datamem|data_ram~1316_q ;
wire \datamem|data_ram~1284_q ;
wire \datamem|data_ram~2216_combout ;
wire \datamem|data_ram~1380_q ;
wire \datamem|data_ram~2217_combout ;
wire \datamem|data_ram~1188_q ;
wire \datamem|data_ram~1220_q ;
wire \datamem|data_ram~1156_q ;
wire \datamem|data_ram~2218_combout ;
wire \datamem|data_ram~1252_q ;
wire \datamem|data_ram~2219_combout ;
wire \datamem|data_ram~1092_q ;
wire \datamem|data_ram~1060_q ;
wire \datamem|data_ram~1028_q ;
wire \datamem|data_ram~2220_combout ;
wire \datamem|data_ram~1124_q ;
wire \datamem|data_ram~2221_combout ;
wire \datamem|data_ram~2222_combout ;
wire \datamem|data_ram~1444_q ;
wire \datamem|data_ram~1476_q ;
wire \datamem|data_ram~1412_q ;
wire \datamem|data_ram~2223_combout ;
wire \datamem|data_ram~1508_q ;
wire \datamem|data_ram~2224_combout ;
wire \datamem|data_ram~2225_combout ;
wire \datamem|data_ram~676_q ;
wire \datamem|data_ram~804_q ;
wire \datamem|data_ram~548_q ;
wire \datamem|data_ram~2226_combout ;
wire \datamem|data_ram~932_q ;
wire \datamem|data_ram~2227_combout ;
wire \datamem|data_ram~836_q ;
wire \datamem|data_ram~708_q ;
wire \datamem|data_ram~580_q ;
wire \datamem|data_ram~2228_combout ;
wire \datamem|data_ram~964_q ;
wire \datamem|data_ram~2229_combout ;
wire \datamem|data_ram~772_q ;
wire \datamem|data_ram~644_q ;
wire \datamem|data_ram~516_q ;
wire \datamem|data_ram~2230_combout ;
wire \datamem|data_ram~900_q ;
wire \datamem|data_ram~2231_combout ;
wire \datamem|data_ram~2232_combout ;
wire \datamem|data_ram~740_q ;
wire \datamem|data_ram~868_q ;
wire \datamem|data_ram~612_q ;
wire \datamem|data_ram~2233_combout ;
wire \datamem|data_ram~996_q ;
wire \datamem|data_ram~2234_combout ;
wire \datamem|data_ram~2235_combout ;
wire \datamem|data_ram~196_q ;
wire \datamem|data_ram~164_q ;
wire \datamem|data_ram~132_q ;
wire \datamem|data_ram~2236_combout ;
wire \datamem|data_ram~228_q ;
wire \datamem|data_ram~2237_combout ;
wire \datamem|data_ram~292_q ;
wire \datamem|data_ram~324_q ;
wire \datamem|data_ram~260_q ;
wire \datamem|data_ram~2238_combout ;
wire \datamem|data_ram~356_q ;
wire \datamem|data_ram~2239_combout ;
wire \datamem|data_ram~36_q ;
wire \datamem|data_ram~68_q ;
wire \datamem|data_ram~4_q ;
wire \datamem|data_ram~2240_combout ;
wire \datamem|data_ram~100_q ;
wire \datamem|data_ram~2241_combout ;
wire \datamem|data_ram~2242_combout ;
wire \datamem|data_ram~452_q ;
wire \datamem|data_ram~420_q ;
wire \datamem|data_ram~388_q ;
wire \datamem|data_ram~2243_combout ;
wire \datamem|data_ram~484_q ;
wire \datamem|data_ram~2244_combout ;
wire \datamem|data_ram~2245_combout ;
wire \datamem|data_ram~2246_combout ;
wire \datamem|data_ram~1732_q ;
wire \datamem|data_ram~1860_q ;
wire \datamem|data_ram~1604_q ;
wire \datamem|data_ram~2247_combout ;
wire \datamem|data_ram~1988_q ;
wire \datamem|data_ram~2248_combout ;
wire \datamem|data_ram~1828_q ;
wire \datamem|data_ram~1700_q ;
wire \datamem|data_ram~1572_q ;
wire \datamem|data_ram~2249_combout ;
wire \datamem|data_ram~1956_q ;
wire \datamem|data_ram~2250_combout ;
wire \datamem|data_ram~1668_q ;
wire \datamem|data_ram~1796_q ;
wire \datamem|data_ram~1540_q ;
wire \datamem|data_ram~2251_combout ;
wire \datamem|data_ram~1924_q ;
wire \datamem|data_ram~2252_combout ;
wire \datamem|data_ram~2253_combout ;
wire \datamem|data_ram~1892_q ;
wire \datamem|data_ram~1764_q ;
wire \datamem|data_ram~1636_q ;
wire \datamem|data_ram~2254_combout ;
wire \datamem|data_ram~2020_q ;
wire \datamem|data_ram~2255_combout ;
wire \datamem|data_ram~2256_combout ;
wire \datamem|data_ram~2257_combout ;
wire \rvcpu|dp|pcadd4|sum[4]~4_combout ;
wire \rvcpu|dp|resultmux|y[4]~10_combout ;
wire \rvcpu|dp|resultmux|y[4]~11_combout ;
wire \rvcpu|dp|rf|reg_file_arr~164_q ;
wire \rvcpu|dp|rf|reg_file_arr~1776_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1777_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1778_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1779_combout ;
wire \rvcpu|dp|rf|rd_data1[4]~27_combout ;
wire \rvcpu|dp|alu|Add1~8_combout ;
wire \rvcpu|dp|alu|Add0~8_combout ;
wire \rvcpu|dp|alu|Mux27~0_combout ;
wire \rvcpu|dp|alu|Mux27~1_combout ;
wire \DataAdr~4_combout ;
wire \datamem|data_ram~807_q ;
wire \datamem|data_ram~551_q ;
wire \datamem|data_ram~2342_combout ;
wire \datamem|data_ram~935_q ;
wire \datamem|data_ram~2343_combout ;
wire \datamem|data_ram~839_q ;
wire \datamem|data_ram~711_q ;
wire \datamem|data_ram~583_q ;
wire \datamem|data_ram~2344_combout ;
wire \datamem|data_ram~967_q ;
wire \datamem|data_ram~2345_combout ;
wire \datamem|data_ram~775_q ;
wire \datamem|data_ram~647_q ;
wire \datamem|data_ram~519_q ;
wire \datamem|data_ram~2346_combout ;
wire \datamem|data_ram~903_q ;
wire \datamem|data_ram~2347_combout ;
wire \datamem|data_ram~2348_combout ;
wire \datamem|data_ram~743_q ;
wire \datamem|data_ram~871_q ;
wire \datamem|data_ram~615_q ;
wire \datamem|data_ram~2349_combout ;
wire \datamem|data_ram~999_q ;
wire \datamem|data_ram~2350_combout ;
wire \datamem|data_ram~2351_combout ;
wire \datamem|data_ram~1351_q ;
wire \datamem|data_ram~1319_q ;
wire \datamem|data_ram~1287_q ;
wire \datamem|data_ram~2352_combout ;
wire \datamem|data_ram~1383_q ;
wire \datamem|data_ram~2353_combout ;
wire \datamem|data_ram~1191_q ;
wire \datamem|data_ram~1223_q ;
wire \datamem|data_ram~1159_q ;
wire \datamem|data_ram~2354_combout ;
wire \datamem|data_ram~1255_q ;
wire \datamem|data_ram~2355_combout ;
wire \datamem|data_ram~1095_q ;
wire \datamem|data_ram~1063_q ;
wire \datamem|data_ram~1031_q ;
wire \datamem|data_ram~2356_combout ;
wire \datamem|data_ram~1127_q ;
wire \datamem|data_ram~2357_combout ;
wire \datamem|data_ram~2358_combout ;
wire \datamem|data_ram~1447_q ;
wire \datamem|data_ram~1479_q ;
wire \datamem|data_ram~1415_q ;
wire \datamem|data_ram~2359_combout ;
wire \datamem|data_ram~1511_q ;
wire \datamem|data_ram~2360_combout ;
wire \datamem|data_ram~2361_combout ;
wire \datamem|data_ram~199_q ;
wire \datamem|data_ram~167_q ;
wire \datamem|data_ram~135_q ;
wire \datamem|data_ram~2362_combout ;
wire \datamem|data_ram~231_q ;
wire \datamem|data_ram~2363_combout ;
wire \datamem|data_ram~295_q ;
wire \datamem|data_ram~327_q ;
wire \datamem|data_ram~263_q ;
wire \datamem|data_ram~2364_combout ;
wire \datamem|data_ram~359_q ;
wire \datamem|data_ram~2365_combout ;
wire \datamem|data_ram~39_q ;
wire \datamem|data_ram~71_q ;
wire \datamem|data_ram~7_q ;
wire \datamem|data_ram~2366_combout ;
wire \datamem|data_ram~103_q ;
wire \datamem|data_ram~2367_combout ;
wire \datamem|data_ram~2368_combout ;
wire \datamem|data_ram~455_q ;
wire \datamem|data_ram~423_q ;
wire \datamem|data_ram~391_q ;
wire \datamem|data_ram~2369_combout ;
wire \datamem|data_ram~487_q ;
wire \datamem|data_ram~2370_combout ;
wire \datamem|data_ram~2371_combout ;
wire \datamem|data_ram~2372_combout ;
wire \datamem|data_ram~1735_q ;
wire \datamem|data_ram~1863_q ;
wire \datamem|data_ram~1607_q ;
wire \datamem|data_ram~2373_combout ;
wire \datamem|data_ram~1991_q ;
wire \datamem|data_ram~2374_combout ;
wire \datamem|data_ram~1831_q ;
wire \datamem|data_ram~1703_q ;
wire \datamem|data_ram~1575_q ;
wire \datamem|data_ram~2375_combout ;
wire \datamem|data_ram~1959_q ;
wire \datamem|data_ram~2376_combout ;
wire \datamem|data_ram~1671_q ;
wire \datamem|data_ram~1799_q ;
wire \datamem|data_ram~1543_q ;
wire \datamem|data_ram~2377_combout ;
wire \datamem|data_ram~1927_q ;
wire \datamem|data_ram~2378_combout ;
wire \datamem|data_ram~2379_combout ;
wire \datamem|data_ram~1895_q ;
wire \datamem|data_ram~1767_q ;
wire \datamem|data_ram~1639_q ;
wire \datamem|data_ram~2380_combout ;
wire \datamem|data_ram~2023_q ;
wire \datamem|data_ram~2381_combout ;
wire \datamem|data_ram~2382_combout ;
wire \datamem|data_ram~2383_combout ;
wire \rvcpu|dp|resultmux|y[7]~16_combout ;
wire \rvcpu|dp|resultmux|y[7]~17_combout ;
wire \rvcpu|dp|rf|reg_file_arr~167_q ;
wire \rvcpu|dp|rf|reg_file_arr~1764_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1765_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1766_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1767_combout ;
wire \rvcpu|dp|rf|rd_data1[7]~24_combout ;
wire \rvcpu|dp|srcbmux|y[7]~24_combout ;
wire \rvcpu|dp|srcbmux|y[6]~25_combout ;
wire \rvcpu|dp|alu|Add0~11 ;
wire \rvcpu|dp|alu|Add0~13 ;
wire \rvcpu|dp|alu|Add0~14_combout ;
wire \rvcpu|dp|alu|Add1~11 ;
wire \rvcpu|dp|alu|Add1~13 ;
wire \rvcpu|dp|alu|Add1~14_combout ;
wire \rvcpu|dp|alu|Mux24~0_combout ;
wire \rvcpu|dp|alu|Mux24~1_combout ;
wire \rvcpu|dp|alu|Mux24~2_combout ;
wire \DataAdr~7_combout ;
wire \datamem|data_ram~3393_combout ;
wire \datamem|data_ram~1350_q ;
wire \datamem|data_ram~1318_q ;
wire \datamem|data_ram~1286_q ;
wire \datamem|data_ram~2300_combout ;
wire \datamem|data_ram~1382_q ;
wire \datamem|data_ram~2301_combout ;
wire \datamem|data_ram~1190_q ;
wire \datamem|data_ram~1222_q ;
wire \datamem|data_ram~1158_q ;
wire \datamem|data_ram~2302_combout ;
wire \datamem|data_ram~1254_q ;
wire \datamem|data_ram~2303_combout ;
wire \datamem|data_ram~1094_q ;
wire \datamem|data_ram~1062_q ;
wire \datamem|data_ram~1030_q ;
wire \datamem|data_ram~2304_combout ;
wire \datamem|data_ram~1126_q ;
wire \datamem|data_ram~2305_combout ;
wire \datamem|data_ram~2306_combout ;
wire \datamem|data_ram~1446_q ;
wire \datamem|data_ram~1478_q ;
wire \datamem|data_ram~1414_q ;
wire \datamem|data_ram~2307_combout ;
wire \datamem|data_ram~1510_q ;
wire \datamem|data_ram~2308_combout ;
wire \datamem|data_ram~2309_combout ;
wire \datamem|data_ram~678_q ;
wire \datamem|data_ram~806_q ;
wire \datamem|data_ram~550_q ;
wire \datamem|data_ram~2310_combout ;
wire \datamem|data_ram~934_q ;
wire \datamem|data_ram~2311_combout ;
wire \datamem|data_ram~838_q ;
wire \datamem|data_ram~710_q ;
wire \datamem|data_ram~582_q ;
wire \datamem|data_ram~2312_combout ;
wire \datamem|data_ram~966_q ;
wire \datamem|data_ram~2313_combout ;
wire \datamem|data_ram~774_q ;
wire \datamem|data_ram~646_q ;
wire \datamem|data_ram~518_q ;
wire \datamem|data_ram~2314_combout ;
wire \datamem|data_ram~902_q ;
wire \datamem|data_ram~2315_combout ;
wire \datamem|data_ram~2316_combout ;
wire \datamem|data_ram~742_q ;
wire \datamem|data_ram~870_q ;
wire \datamem|data_ram~614_q ;
wire \datamem|data_ram~2317_combout ;
wire \datamem|data_ram~998_q ;
wire \datamem|data_ram~2318_combout ;
wire \datamem|data_ram~2319_combout ;
wire \datamem|data_ram~198_q ;
wire \datamem|data_ram~166_q ;
wire \datamem|data_ram~134_q ;
wire \datamem|data_ram~2320_combout ;
wire \datamem|data_ram~230_q ;
wire \datamem|data_ram~2321_combout ;
wire \datamem|data_ram~294_q ;
wire \datamem|data_ram~326_q ;
wire \datamem|data_ram~262_q ;
wire \datamem|data_ram~2322_combout ;
wire \datamem|data_ram~358_q ;
wire \datamem|data_ram~2323_combout ;
wire \datamem|data_ram~38_q ;
wire \datamem|data_ram~70_q ;
wire \datamem|data_ram~6_q ;
wire \datamem|data_ram~2324_combout ;
wire \datamem|data_ram~102_q ;
wire \datamem|data_ram~2325_combout ;
wire \datamem|data_ram~2326_combout ;
wire \datamem|data_ram~454_q ;
wire \datamem|data_ram~422_q ;
wire \datamem|data_ram~390_q ;
wire \datamem|data_ram~2327_combout ;
wire \datamem|data_ram~486_q ;
wire \datamem|data_ram~2328_combout ;
wire \datamem|data_ram~2329_combout ;
wire \datamem|data_ram~2330_combout ;
wire \datamem|data_ram~1734_q ;
wire \datamem|data_ram~1862_q ;
wire \datamem|data_ram~1606_q ;
wire \datamem|data_ram~2331_combout ;
wire \datamem|data_ram~1990_q ;
wire \datamem|data_ram~2332_combout ;
wire \datamem|data_ram~1830_q ;
wire \datamem|data_ram~1702_q ;
wire \datamem|data_ram~1574_q ;
wire \datamem|data_ram~2333_combout ;
wire \datamem|data_ram~1958_q ;
wire \datamem|data_ram~2334_combout ;
wire \datamem|data_ram~1670_q ;
wire \datamem|data_ram~1798_q ;
wire \datamem|data_ram~1542_q ;
wire \datamem|data_ram~2335_combout ;
wire \datamem|data_ram~1926_q ;
wire \datamem|data_ram~2336_combout ;
wire \datamem|data_ram~2337_combout ;
wire \datamem|data_ram~1894_q ;
wire \datamem|data_ram~1766_q ;
wire \datamem|data_ram~1638_q ;
wire \datamem|data_ram~2338_combout ;
wire \datamem|data_ram~2022_q ;
wire \datamem|data_ram~2339_combout ;
wire \datamem|data_ram~2340_combout ;
wire \datamem|data_ram~2341_combout ;
wire \rvcpu|dp|pcadd4|sum[6]~8_combout ;
wire \rvcpu|dp|resultmux|y[6]~14_combout ;
wire \rvcpu|dp|resultmux|y[6]~15_combout ;
wire \rvcpu|dp|rf|reg_file_arr~166_q ;
wire \rvcpu|dp|rf|reg_file_arr~1768_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1769_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1770_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1771_combout ;
wire \rvcpu|dp|rf|rd_data1[6]~25_combout ;
wire \rvcpu|dp|alu|Add1~12_combout ;
wire \rvcpu|dp|alu|Add0~12_combout ;
wire \rvcpu|dp|alu|Mux25~0_combout ;
wire \rvcpu|dp|alu|Mux25~1_combout ;
wire \DataAdr~6_combout ;
wire \datamem|data_ram~3424_combout ;
wire \datamem|data_ram~703_q ;
wire \datamem|data_ram~831_q ;
wire \datamem|data_ram~575_q ;
wire \datamem|data_ram~3350_combout ;
wire \datamem|data_ram~959_q ;
wire \datamem|data_ram~3351_combout ;
wire \datamem|data_ram~863_q ;
wire \datamem|data_ram~735_q ;
wire \datamem|data_ram~607_q ;
wire \datamem|data_ram~3352_combout ;
wire \datamem|data_ram~991_q ;
wire \datamem|data_ram~3353_combout ;
wire \datamem|data_ram~799_q ;
wire \datamem|data_ram~671_q ;
wire \datamem|data_ram~543_q ;
wire \datamem|data_ram~3354_combout ;
wire \datamem|data_ram~927_q ;
wire \datamem|data_ram~3355_combout ;
wire \datamem|data_ram~3356_combout ;
wire \datamem|data_ram~767_q ;
wire \datamem|data_ram~895_q ;
wire \datamem|data_ram~639_q ;
wire \datamem|data_ram~3357_combout ;
wire \datamem|data_ram~1023_q ;
wire \datamem|data_ram~3358_combout ;
wire \datamem|data_ram~3359_combout ;
wire \datamem|data_ram~1375_q ;
wire \datamem|data_ram~1343_q ;
wire \datamem|data_ram~1311_q ;
wire \datamem|data_ram~3360_combout ;
wire \datamem|data_ram~1407_q ;
wire \datamem|data_ram~3361_combout ;
wire \datamem|data_ram~1215_q ;
wire \datamem|data_ram~1247_q ;
wire \datamem|data_ram~1183_q ;
wire \datamem|data_ram~3362_combout ;
wire \datamem|data_ram~1279_q ;
wire \datamem|data_ram~3363_combout ;
wire \datamem|data_ram~1119_q ;
wire \datamem|data_ram~1087_q ;
wire \datamem|data_ram~1055_q ;
wire \datamem|data_ram~3364_combout ;
wire \datamem|data_ram~1151_q ;
wire \datamem|data_ram~3365_combout ;
wire \datamem|data_ram~3366_combout ;
wire \datamem|data_ram~1471_q ;
wire \datamem|data_ram~1503_q ;
wire \datamem|data_ram~1439_q ;
wire \datamem|data_ram~3367_combout ;
wire \datamem|data_ram~1535_q ;
wire \datamem|data_ram~3368_combout ;
wire \datamem|data_ram~3369_combout ;
wire \datamem|data_ram~223_q ;
wire \datamem|data_ram~191_q ;
wire \datamem|data_ram~159_q ;
wire \datamem|data_ram~3370_combout ;
wire \datamem|data_ram~255_q ;
wire \datamem|data_ram~3371_combout ;
wire \datamem|data_ram~319_q ;
wire \datamem|data_ram~351_q ;
wire \datamem|data_ram~287_q ;
wire \datamem|data_ram~3372_combout ;
wire \datamem|data_ram~383_q ;
wire \datamem|data_ram~3373_combout ;
wire \datamem|data_ram~63_q ;
wire \datamem|data_ram~95_q ;
wire \datamem|data_ram~31_q ;
wire \datamem|data_ram~3374_combout ;
wire \datamem|data_ram~127_q ;
wire \datamem|data_ram~3375_combout ;
wire \datamem|data_ram~3376_combout ;
wire \datamem|data_ram~479_q ;
wire \datamem|data_ram~447_q ;
wire \datamem|data_ram~415_q ;
wire \datamem|data_ram~3377_combout ;
wire \datamem|data_ram~511_q ;
wire \datamem|data_ram~3378_combout ;
wire \datamem|data_ram~3379_combout ;
wire \datamem|data_ram~3380_combout ;
wire \datamem|data_ram~1759_q ;
wire \datamem|data_ram~1887_q ;
wire \datamem|data_ram~1631_q ;
wire \datamem|data_ram~3381_combout ;
wire \datamem|data_ram~2015_q ;
wire \datamem|data_ram~3382_combout ;
wire \datamem|data_ram~1855_q ;
wire \datamem|data_ram~1727_q ;
wire \datamem|data_ram~1599_q ;
wire \datamem|data_ram~3383_combout ;
wire \datamem|data_ram~1983_q ;
wire \datamem|data_ram~3384_combout ;
wire \datamem|data_ram~1695_q ;
wire \datamem|data_ram~1823_q ;
wire \datamem|data_ram~1567_q ;
wire \datamem|data_ram~3385_combout ;
wire \datamem|data_ram~1951_q ;
wire \datamem|data_ram~3386_combout ;
wire \datamem|data_ram~3387_combout ;
wire \datamem|data_ram~1919_q ;
wire \datamem|data_ram~1791_q ;
wire \datamem|data_ram~1663_q ;
wire \datamem|data_ram~3388_combout ;
wire \datamem|data_ram~2047_q ;
wire \datamem|data_ram~3389_combout ;
wire \datamem|data_ram~3390_combout ;
wire \datamem|data_ram~3391_combout ;
wire \rvcpu|dp|ext|immext[19]~12_combout ;
wire \rvcpu|dp|ext|Decoder0~0_combout ;
wire \rvcpu|dp|ext|immext[17]~0_combout ;
wire \rvcpu|dp|ext|immext[16]~1_combout ;
wire \rvcpu|dp|ext|immext[15]~2_combout ;
wire \rvcpu|dp|ext|immext[14]~3_combout ;
wire \rvcpu|dp|ext|immext[13]~4_combout ;
wire \instrmem|instr_ram~57_combout ;
wire \rvcpu|dp|ext|immext[12]~5_combout ;
wire \rvcpu|dp|ext|Mux0~0_combout ;
wire \rvcpu|dp|ext|Mux0~1_combout ;
wire \rvcpu|dp|pcaddbranch|sum[9]~19 ;
wire \rvcpu|dp|pcaddbranch|sum[10]~21 ;
wire \rvcpu|dp|pcaddbranch|sum[11]~22_combout ;
wire \rvcpu|dp|pcadd4|sum[9]~15 ;
wire \rvcpu|dp|pcadd4|sum[10]~17 ;
wire \rvcpu|dp|pcadd4|sum[11]~18_combout ;
wire \rvcpu|dp|pcmux|y[11]~9_combout ;
wire \rvcpu|dp|pcaddbranch|sum[11]~23 ;
wire \rvcpu|dp|pcaddbranch|sum[12]~24_combout ;
wire \rvcpu|dp|pcadd4|sum[11]~19 ;
wire \rvcpu|dp|pcadd4|sum[12]~20_combout ;
wire \rvcpu|dp|pcmux|y[12]~10_combout ;
wire \rvcpu|dp|pcaddbranch|sum[12]~25 ;
wire \rvcpu|dp|pcaddbranch|sum[13]~26_combout ;
wire \rvcpu|dp|pcadd4|sum[12]~21 ;
wire \rvcpu|dp|pcadd4|sum[13]~22_combout ;
wire \rvcpu|dp|pcmux|y[13]~11_combout ;
wire \rvcpu|dp|pcaddbranch|sum[13]~27 ;
wire \rvcpu|dp|pcaddbranch|sum[14]~28_combout ;
wire \rvcpu|dp|pcadd4|sum[13]~23 ;
wire \rvcpu|dp|pcadd4|sum[14]~24_combout ;
wire \rvcpu|dp|pcmux|y[14]~12_combout ;
wire \rvcpu|dp|pcaddbranch|sum[14]~29 ;
wire \rvcpu|dp|pcaddbranch|sum[15]~30_combout ;
wire \rvcpu|dp|pcadd4|sum[14]~25 ;
wire \rvcpu|dp|pcadd4|sum[15]~26_combout ;
wire \rvcpu|dp|pcmux|y[15]~13_combout ;
wire \rvcpu|dp|pcaddbranch|sum[15]~31 ;
wire \rvcpu|dp|pcaddbranch|sum[16]~32_combout ;
wire \rvcpu|dp|pcadd4|sum[15]~27 ;
wire \rvcpu|dp|pcadd4|sum[16]~28_combout ;
wire \rvcpu|dp|pcmux|y[16]~14_combout ;
wire \rvcpu|dp|pcaddbranch|sum[16]~33 ;
wire \rvcpu|dp|pcaddbranch|sum[17]~34_combout ;
wire \rvcpu|dp|pcadd4|sum[16]~29 ;
wire \rvcpu|dp|pcadd4|sum[17]~30_combout ;
wire \rvcpu|dp|pcmux|y[17]~15_combout ;
wire \rvcpu|dp|pcaddbranch|sum[17]~35 ;
wire \rvcpu|dp|pcaddbranch|sum[18]~36_combout ;
wire \rvcpu|dp|pcadd4|sum[17]~31 ;
wire \rvcpu|dp|pcadd4|sum[18]~32_combout ;
wire \rvcpu|dp|pcmux|y[18]~16_combout ;
wire \rvcpu|dp|pcaddbranch|sum[18]~37 ;
wire \rvcpu|dp|pcaddbranch|sum[19]~38_combout ;
wire \rvcpu|dp|pcadd4|sum[18]~33 ;
wire \rvcpu|dp|pcadd4|sum[19]~34_combout ;
wire \rvcpu|dp|pcmux|y[19]~17_combout ;
wire \rvcpu|dp|pcaddbranch|sum[19]~39 ;
wire \rvcpu|dp|pcaddbranch|sum[20]~40_combout ;
wire \rvcpu|dp|pcadd4|sum[19]~35 ;
wire \rvcpu|dp|pcadd4|sum[20]~36_combout ;
wire \rvcpu|dp|pcmux|y[20]~18_combout ;
wire \rvcpu|dp|pcaddbranch|sum[20]~41 ;
wire \rvcpu|dp|pcaddbranch|sum[21]~42_combout ;
wire \rvcpu|dp|pcadd4|sum[20]~37 ;
wire \rvcpu|dp|pcadd4|sum[21]~38_combout ;
wire \rvcpu|dp|pcmux|y[21]~19_combout ;
wire \rvcpu|dp|pcaddbranch|sum[21]~43 ;
wire \rvcpu|dp|pcaddbranch|sum[22]~44_combout ;
wire \rvcpu|dp|pcadd4|sum[21]~39 ;
wire \rvcpu|dp|pcadd4|sum[22]~40_combout ;
wire \rvcpu|dp|pcmux|y[22]~20_combout ;
wire \rvcpu|dp|pcaddbranch|sum[22]~45 ;
wire \rvcpu|dp|pcaddbranch|sum[23]~46_combout ;
wire \rvcpu|dp|pcadd4|sum[22]~41 ;
wire \rvcpu|dp|pcadd4|sum[23]~42_combout ;
wire \rvcpu|dp|pcmux|y[23]~21_combout ;
wire \rvcpu|dp|pcaddbranch|sum[23]~47 ;
wire \rvcpu|dp|pcaddbranch|sum[24]~48_combout ;
wire \rvcpu|dp|pcadd4|sum[23]~43 ;
wire \rvcpu|dp|pcadd4|sum[24]~44_combout ;
wire \rvcpu|dp|pcmux|y[24]~22_combout ;
wire \rvcpu|dp|pcaddbranch|sum[24]~49 ;
wire \rvcpu|dp|pcaddbranch|sum[25]~50_combout ;
wire \rvcpu|dp|pcadd4|sum[24]~45 ;
wire \rvcpu|dp|pcadd4|sum[25]~46_combout ;
wire \rvcpu|dp|pcmux|y[25]~23_combout ;
wire \rvcpu|dp|pcaddbranch|sum[25]~51 ;
wire \rvcpu|dp|pcaddbranch|sum[26]~52_combout ;
wire \rvcpu|dp|pcadd4|sum[25]~47 ;
wire \rvcpu|dp|pcadd4|sum[26]~48_combout ;
wire \rvcpu|dp|pcmux|y[26]~24_combout ;
wire \rvcpu|dp|pcaddbranch|sum[26]~53 ;
wire \rvcpu|dp|pcaddbranch|sum[27]~54_combout ;
wire \rvcpu|dp|pcadd4|sum[26]~49 ;
wire \rvcpu|dp|pcadd4|sum[27]~50_combout ;
wire \rvcpu|dp|pcmux|y[27]~25_combout ;
wire \rvcpu|dp|pcaddbranch|sum[27]~55 ;
wire \rvcpu|dp|pcaddbranch|sum[28]~56_combout ;
wire \rvcpu|dp|pcadd4|sum[27]~51 ;
wire \rvcpu|dp|pcadd4|sum[28]~52_combout ;
wire \rvcpu|dp|pcmux|y[28]~26_combout ;
wire \rvcpu|dp|pcaddbranch|sum[28]~57 ;
wire \rvcpu|dp|pcaddbranch|sum[29]~58_combout ;
wire \rvcpu|dp|pcadd4|sum[28]~53 ;
wire \rvcpu|dp|pcadd4|sum[29]~54_combout ;
wire \rvcpu|dp|pcmux|y[29]~27_combout ;
wire \rvcpu|dp|pcaddbranch|sum[29]~59 ;
wire \rvcpu|dp|pcaddbranch|sum[30]~60_combout ;
wire \rvcpu|dp|pcadd4|sum[29]~55 ;
wire \rvcpu|dp|pcadd4|sum[30]~56_combout ;
wire \rvcpu|dp|pcmux|y[30]~28_combout ;
wire \rvcpu|dp|pcaddbranch|sum[30]~61 ;
wire \rvcpu|dp|pcaddbranch|sum[31]~62_combout ;
wire \rvcpu|dp|pcmux|y[31]~29_combout ;
wire \rvcpu|dp|pcadd4|sum[30]~57 ;
wire \rvcpu|dp|pcadd4|sum[31]~58_combout ;
wire \rvcpu|dp|resultmux|y[31]~64_combout ;
wire \rvcpu|dp|srcbmux|y[31]~0_combout ;
wire \Ext_WriteData[30]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~734_q ;
wire \rvcpu|dp|rf|reg_file_arr~862_q ;
wire \rvcpu|dp|rf|reg_file_arr~606_q ;
wire \rvcpu|dp|rf|reg_file_arr~1628_combout ;
wire \rvcpu|dp|rf|reg_file_arr~990_q ;
wire \rvcpu|dp|rf|reg_file_arr~1629_combout ;
wire \rvcpu|dp|rf|reg_file_arr~830_q ;
wire \rvcpu|dp|rf|reg_file_arr~702_q ;
wire \rvcpu|dp|rf|reg_file_arr~574_q ;
wire \rvcpu|dp|rf|reg_file_arr~1630_combout ;
wire \rvcpu|dp|rf|reg_file_arr~958_q ;
wire \rvcpu|dp|rf|reg_file_arr~1631_combout ;
wire \rvcpu|dp|rf|reg_file_arr~670_q ;
wire \rvcpu|dp|rf|reg_file_arr~798_q ;
wire \rvcpu|dp|rf|reg_file_arr~542_q ;
wire \rvcpu|dp|rf|reg_file_arr~1632_combout ;
wire \rvcpu|dp|rf|reg_file_arr~926_q ;
wire \rvcpu|dp|rf|reg_file_arr~1633_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1634_combout ;
wire \rvcpu|dp|rf|reg_file_arr~894_q ;
wire \rvcpu|dp|rf|reg_file_arr~766_q ;
wire \rvcpu|dp|rf|reg_file_arr~638_q ;
wire \rvcpu|dp|rf|reg_file_arr~1635_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1022_q ;
wire \rvcpu|dp|rf|reg_file_arr~1636_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1637_combout ;
wire \rvcpu|dp|rf|reg_file_arr~350_q ;
wire \rvcpu|dp|rf|reg_file_arr~318_q ;
wire \rvcpu|dp|rf|reg_file_arr~286_q ;
wire \rvcpu|dp|rf|reg_file_arr~1638_combout ;
wire \rvcpu|dp|rf|reg_file_arr~382_q ;
wire \rvcpu|dp|rf|reg_file_arr~1639_combout ;
wire \rvcpu|dp|rf|reg_file_arr~222_q ;
wire \rvcpu|dp|rf|reg_file_arr~158_q ;
wire \rvcpu|dp|rf|reg_file_arr~1640_combout ;
wire \rvcpu|dp|rf|reg_file_arr~254_q ;
wire \rvcpu|dp|rf|reg_file_arr~1641_combout ;
wire \rvcpu|dp|rf|reg_file_arr~94_q ;
wire \rvcpu|dp|rf|reg_file_arr~62_q ;
wire \rvcpu|dp|rf|reg_file_arr~30_q ;
wire \rvcpu|dp|rf|reg_file_arr~1642_combout ;
wire \rvcpu|dp|rf|reg_file_arr~126_q ;
wire \rvcpu|dp|rf|reg_file_arr~1643_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1644_combout ;
wire \rvcpu|dp|rf|reg_file_arr~446_q ;
wire \rvcpu|dp|rf|reg_file_arr~478_q ;
wire \rvcpu|dp|rf|reg_file_arr~414_q ;
wire \rvcpu|dp|rf|reg_file_arr~1645_combout ;
wire \rvcpu|dp|rf|reg_file_arr~510_q ;
wire \rvcpu|dp|rf|reg_file_arr~1646_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1647_combout ;
wire \rvcpu|dp|rf|rd_data2[30]~30_combout ;
wire \WriteData~30_combout ;
wire \datamem|data_ram~830_q ;
wire \datamem|data_ram~1342_q ;
wire \datamem|data_ram~318_q ;
wire \datamem|data_ram~3308_combout ;
wire \datamem|data_ram~1854_q ;
wire \datamem|data_ram~3309_combout ;
wire \datamem|data_ram~1374_q ;
wire \datamem|data_ram~862_q ;
wire \datamem|data_ram~350_q ;
wire \datamem|data_ram~3310_combout ;
wire \datamem|data_ram~1886_q ;
wire \datamem|data_ram~3311_combout ;
wire \datamem|data_ram~1310_q ;
wire \datamem|data_ram~798_q ;
wire \datamem|data_ram~286_q ;
wire \datamem|data_ram~3312_combout ;
wire \datamem|data_ram~1822_q ;
wire \datamem|data_ram~3313_combout ;
wire \datamem|data_ram~3314_combout ;
wire \datamem|data_ram~894_q ;
wire \datamem|data_ram~1406_q ;
wire \datamem|data_ram~382_q ;
wire \datamem|data_ram~3315_combout ;
wire \datamem|data_ram~1918_q ;
wire \datamem|data_ram~3316_combout ;
wire \datamem|data_ram~3317_combout ;
wire \datamem|data_ram~1246_q ;
wire \datamem|data_ram~734_q ;
wire \datamem|data_ram~222_q ;
wire \datamem|data_ram~3318_combout ;
wire \datamem|data_ram~1758_q ;
wire \datamem|data_ram~3319_combout ;
wire \datamem|data_ram~702_q ;
wire \datamem|data_ram~1214_q ;
wire \datamem|data_ram~190_q ;
wire \datamem|data_ram~3320_combout ;
wire \datamem|data_ram~1726_q ;
wire \datamem|data_ram~3321_combout ;
wire \datamem|data_ram~1182_q ;
wire \datamem|data_ram~670_q ;
wire \datamem|data_ram~158_q ;
wire \datamem|data_ram~3322_combout ;
wire \datamem|data_ram~1694_q ;
wire \datamem|data_ram~3323_combout ;
wire \datamem|data_ram~3324_combout ;
wire \datamem|data_ram~766_q ;
wire \datamem|data_ram~1278_q ;
wire \datamem|data_ram~254_q ;
wire \datamem|data_ram~3325_combout ;
wire \datamem|data_ram~1790_q ;
wire \datamem|data_ram~3326_combout ;
wire \datamem|data_ram~3327_combout ;
wire \datamem|data_ram~574_q ;
wire \datamem|data_ram~1086_q ;
wire \datamem|data_ram~62_q ;
wire \datamem|data_ram~3328_combout ;
wire \datamem|data_ram~1598_q ;
wire \datamem|data_ram~3329_combout ;
wire \datamem|data_ram~1118_q ;
wire \datamem|data_ram~606_q ;
wire \datamem|data_ram~94_q ;
wire \datamem|data_ram~3330_combout ;
wire \datamem|data_ram~1630_q ;
wire \datamem|data_ram~3331_combout ;
wire \datamem|data_ram~1054_q ;
wire \datamem|data_ram~542_q ;
wire \datamem|data_ram~30_q ;
wire \datamem|data_ram~3332_combout ;
wire \datamem|data_ram~1566_q ;
wire \datamem|data_ram~3333_combout ;
wire \datamem|data_ram~3334_combout ;
wire \datamem|data_ram~638_q ;
wire \datamem|data_ram~1150_q ;
wire \datamem|data_ram~126_q ;
wire \datamem|data_ram~3335_combout ;
wire \datamem|data_ram~1662_q ;
wire \datamem|data_ram~3336_combout ;
wire \datamem|data_ram~3337_combout ;
wire \datamem|data_ram~3338_combout ;
wire \datamem|data_ram~1502_q ;
wire \datamem|data_ram~990_q ;
wire \datamem|data_ram~478_q ;
wire \datamem|data_ram~3339_combout ;
wire \datamem|data_ram~2014_q ;
wire \datamem|data_ram~3340_combout ;
wire \datamem|data_ram~958_q ;
wire \datamem|data_ram~1470_q ;
wire \datamem|data_ram~446_q ;
wire \datamem|data_ram~3341_combout ;
wire \datamem|data_ram~1982_q ;
wire \datamem|data_ram~3342_combout ;
wire \datamem|data_ram~1438_q ;
wire \datamem|data_ram~926_q ;
wire \datamem|data_ram~414_q ;
wire \datamem|data_ram~3343_combout ;
wire \datamem|data_ram~1950_q ;
wire \datamem|data_ram~3344_combout ;
wire \datamem|data_ram~3345_combout ;
wire \datamem|data_ram~1022_q ;
wire \datamem|data_ram~1534_q ;
wire \datamem|data_ram~510_q ;
wire \datamem|data_ram~3346_combout ;
wire \datamem|data_ram~2046_q ;
wire \datamem|data_ram~3347_combout ;
wire \datamem|data_ram~3348_combout ;
wire \datamem|data_ram~3349_combout ;
wire \rvcpu|dp|resultmux|y[30]~62_combout ;
wire \rvcpu|dp|srcbmux|y[30]~1_combout ;
wire \Ext_WriteData[29]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~701_q ;
wire \rvcpu|dp|rf|reg_file_arr~829_q ;
wire \rvcpu|dp|rf|reg_file_arr~573_q ;
wire \rvcpu|dp|rf|reg_file_arr~1608_combout ;
wire \rvcpu|dp|rf|reg_file_arr~957_q ;
wire \rvcpu|dp|rf|reg_file_arr~1609_combout ;
wire \rvcpu|dp|rf|reg_file_arr~861_q ;
wire \rvcpu|dp|rf|reg_file_arr~733_q ;
wire \rvcpu|dp|rf|reg_file_arr~605_q ;
wire \rvcpu|dp|rf|reg_file_arr~1610_combout ;
wire \rvcpu|dp|rf|reg_file_arr~989_q ;
wire \rvcpu|dp|rf|reg_file_arr~1611_combout ;
wire \rvcpu|dp|rf|reg_file_arr~797_q ;
wire \rvcpu|dp|rf|reg_file_arr~669_q ;
wire \rvcpu|dp|rf|reg_file_arr~541_q ;
wire \rvcpu|dp|rf|reg_file_arr~1612_combout ;
wire \rvcpu|dp|rf|reg_file_arr~925_q ;
wire \rvcpu|dp|rf|reg_file_arr~1613_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1614_combout ;
wire \rvcpu|dp|rf|reg_file_arr~765_q ;
wire \rvcpu|dp|rf|reg_file_arr~893_q ;
wire \rvcpu|dp|rf|reg_file_arr~637_q ;
wire \rvcpu|dp|rf|reg_file_arr~1615_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1021_q ;
wire \rvcpu|dp|rf|reg_file_arr~1616_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1617_combout ;
wire \rvcpu|dp|rf|reg_file_arr~221_q ;
wire \rvcpu|dp|rf|reg_file_arr~157_q ;
wire \rvcpu|dp|rf|reg_file_arr~1618_combout ;
wire \rvcpu|dp|rf|reg_file_arr~253_q ;
wire \rvcpu|dp|rf|reg_file_arr~1619_combout ;
wire \rvcpu|dp|rf|reg_file_arr~317_q ;
wire \rvcpu|dp|rf|reg_file_arr~349_q ;
wire \rvcpu|dp|rf|reg_file_arr~285_q ;
wire \rvcpu|dp|rf|reg_file_arr~1620_combout ;
wire \rvcpu|dp|rf|reg_file_arr~381_q ;
wire \rvcpu|dp|rf|reg_file_arr~1621_combout ;
wire \rvcpu|dp|rf|reg_file_arr~61_q ;
wire \rvcpu|dp|rf|reg_file_arr~93_q ;
wire \rvcpu|dp|rf|reg_file_arr~29_q ;
wire \rvcpu|dp|rf|reg_file_arr~1622_combout ;
wire \rvcpu|dp|rf|reg_file_arr~125_q ;
wire \rvcpu|dp|rf|reg_file_arr~1623_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1624_combout ;
wire \rvcpu|dp|rf|reg_file_arr~477_q ;
wire \rvcpu|dp|rf|reg_file_arr~445_q ;
wire \rvcpu|dp|rf|reg_file_arr~413_q ;
wire \rvcpu|dp|rf|reg_file_arr~1625_combout ;
wire \rvcpu|dp|rf|reg_file_arr~509_q ;
wire \rvcpu|dp|rf|reg_file_arr~1626_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1627_combout ;
wire \rvcpu|dp|rf|rd_data2[29]~29_combout ;
wire \WriteData~29_combout ;
wire \datamem|data_ram~733_q ;
wire \datamem|data_ram~1245_q ;
wire \datamem|data_ram~221_q ;
wire \datamem|data_ram~3266_combout ;
wire \datamem|data_ram~1757_q ;
wire \datamem|data_ram~3267_combout ;
wire \datamem|data_ram~1373_q ;
wire \datamem|data_ram~861_q ;
wire \datamem|data_ram~349_q ;
wire \datamem|data_ram~3268_combout ;
wire \datamem|data_ram~1885_q ;
wire \datamem|data_ram~3269_combout ;
wire \datamem|data_ram~1117_q ;
wire \datamem|data_ram~605_q ;
wire \datamem|data_ram~93_q ;
wire \datamem|data_ram~3270_combout ;
wire \datamem|data_ram~1629_q ;
wire \datamem|data_ram~3271_combout ;
wire \datamem|data_ram~3272_combout ;
wire \datamem|data_ram~989_q ;
wire \datamem|data_ram~1501_q ;
wire \datamem|data_ram~477_q ;
wire \datamem|data_ram~3273_combout ;
wire \datamem|data_ram~2013_q ;
wire \datamem|data_ram~3274_combout ;
wire \datamem|data_ram~3275_combout ;
wire \datamem|data_ram~1341_q ;
wire \datamem|data_ram~829_q ;
wire \datamem|data_ram~317_q ;
wire \datamem|data_ram~3276_combout ;
wire \datamem|data_ram~1853_q ;
wire \datamem|data_ram~3277_combout ;
wire \datamem|data_ram~701_q ;
wire \datamem|data_ram~1213_q ;
wire \datamem|data_ram~189_q ;
wire \datamem|data_ram~3278_combout ;
wire \datamem|data_ram~1725_q ;
wire \datamem|data_ram~3279_combout ;
wire \datamem|data_ram~1085_q ;
wire \datamem|data_ram~573_q ;
wire \datamem|data_ram~61_q ;
wire \datamem|data_ram~3280_combout ;
wire \datamem|data_ram~1597_q ;
wire \datamem|data_ram~3281_combout ;
wire \datamem|data_ram~3282_combout ;
wire \datamem|data_ram~957_q ;
wire \datamem|data_ram~1469_q ;
wire \datamem|data_ram~445_q ;
wire \datamem|data_ram~3283_combout ;
wire \datamem|data_ram~1981_q ;
wire \datamem|data_ram~3284_combout ;
wire \datamem|data_ram~3285_combout ;
wire \datamem|data_ram~669_q ;
wire \datamem|data_ram~1181_q ;
wire \datamem|data_ram~157_q ;
wire \datamem|data_ram~3286_combout ;
wire \datamem|data_ram~1693_q ;
wire \datamem|data_ram~3287_combout ;
wire \datamem|data_ram~1309_q ;
wire \datamem|data_ram~797_q ;
wire \datamem|data_ram~285_q ;
wire \datamem|data_ram~3288_combout ;
wire \datamem|data_ram~1821_q ;
wire \datamem|data_ram~3289_combout ;
wire \datamem|data_ram~1053_q ;
wire \datamem|data_ram~541_q ;
wire \datamem|data_ram~29_q ;
wire \datamem|data_ram~3290_combout ;
wire \datamem|data_ram~1565_q ;
wire \datamem|data_ram~3291_combout ;
wire \datamem|data_ram~3292_combout ;
wire \datamem|data_ram~925_q ;
wire \datamem|data_ram~1437_q ;
wire \datamem|data_ram~413_q ;
wire \datamem|data_ram~3293_combout ;
wire \datamem|data_ram~1949_q ;
wire \datamem|data_ram~3294_combout ;
wire \datamem|data_ram~3295_combout ;
wire \datamem|data_ram~3296_combout ;
wire \datamem|data_ram~1405_q ;
wire \datamem|data_ram~893_q ;
wire \datamem|data_ram~381_q ;
wire \datamem|data_ram~3297_combout ;
wire \datamem|data_ram~1917_q ;
wire \datamem|data_ram~3298_combout ;
wire \datamem|data_ram~765_q ;
wire \datamem|data_ram~1277_q ;
wire \datamem|data_ram~253_q ;
wire \datamem|data_ram~3299_combout ;
wire \datamem|data_ram~1789_q ;
wire \datamem|data_ram~3300_combout ;
wire \datamem|data_ram~1149_q ;
wire \datamem|data_ram~637_q ;
wire \datamem|data_ram~125_q ;
wire \datamem|data_ram~3301_combout ;
wire \datamem|data_ram~1661_q ;
wire \datamem|data_ram~3302_combout ;
wire \datamem|data_ram~3303_combout ;
wire \datamem|data_ram~1021_q ;
wire \datamem|data_ram~1533_q ;
wire \datamem|data_ram~509_q ;
wire \datamem|data_ram~3304_combout ;
wire \datamem|data_ram~2045_q ;
wire \datamem|data_ram~3305_combout ;
wire \datamem|data_ram~3306_combout ;
wire \datamem|data_ram~3307_combout ;
wire \rvcpu|dp|resultmux|y[29]~60_combout ;
wire \rvcpu|dp|srcbmux|y[29]~2_combout ;
wire \Ext_WriteData[28]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~732_q ;
wire \rvcpu|dp|rf|reg_file_arr~860_q ;
wire \rvcpu|dp|rf|reg_file_arr~604_q ;
wire \rvcpu|dp|rf|reg_file_arr~1588_combout ;
wire \rvcpu|dp|rf|reg_file_arr~988_q ;
wire \rvcpu|dp|rf|reg_file_arr~1589_combout ;
wire \rvcpu|dp|rf|reg_file_arr~828_q ;
wire \rvcpu|dp|rf|reg_file_arr~700_q ;
wire \rvcpu|dp|rf|reg_file_arr~572_q ;
wire \rvcpu|dp|rf|reg_file_arr~1590_combout ;
wire \rvcpu|dp|rf|reg_file_arr~956_q ;
wire \rvcpu|dp|rf|reg_file_arr~1591_combout ;
wire \rvcpu|dp|rf|reg_file_arr~668_q ;
wire \rvcpu|dp|rf|reg_file_arr~796_q ;
wire \rvcpu|dp|rf|reg_file_arr~540_q ;
wire \rvcpu|dp|rf|reg_file_arr~1592_combout ;
wire \rvcpu|dp|rf|reg_file_arr~924_q ;
wire \rvcpu|dp|rf|reg_file_arr~1593_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1594_combout ;
wire \rvcpu|dp|rf|reg_file_arr~892_q ;
wire \rvcpu|dp|rf|reg_file_arr~764_q ;
wire \rvcpu|dp|rf|reg_file_arr~636_q ;
wire \rvcpu|dp|rf|reg_file_arr~1595_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1020_q ;
wire \rvcpu|dp|rf|reg_file_arr~1596_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1597_combout ;
wire \rvcpu|dp|rf|reg_file_arr~348_q ;
wire \rvcpu|dp|rf|reg_file_arr~316_q ;
wire \rvcpu|dp|rf|reg_file_arr~284_q ;
wire \rvcpu|dp|rf|reg_file_arr~1598_combout ;
wire \rvcpu|dp|rf|reg_file_arr~380_q ;
wire \rvcpu|dp|rf|reg_file_arr~1599_combout ;
wire \rvcpu|dp|rf|reg_file_arr~220_q ;
wire \rvcpu|dp|rf|reg_file_arr~156_q ;
wire \rvcpu|dp|rf|reg_file_arr~1600_combout ;
wire \rvcpu|dp|rf|reg_file_arr~252_q ;
wire \rvcpu|dp|rf|reg_file_arr~1601_combout ;
wire \rvcpu|dp|rf|reg_file_arr~92_q ;
wire \rvcpu|dp|rf|reg_file_arr~60_q ;
wire \rvcpu|dp|rf|reg_file_arr~28_q ;
wire \rvcpu|dp|rf|reg_file_arr~1602_combout ;
wire \rvcpu|dp|rf|reg_file_arr~124_q ;
wire \rvcpu|dp|rf|reg_file_arr~1603_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1604_combout ;
wire \rvcpu|dp|rf|reg_file_arr~444_q ;
wire \rvcpu|dp|rf|reg_file_arr~476_q ;
wire \rvcpu|dp|rf|reg_file_arr~412_q ;
wire \rvcpu|dp|rf|reg_file_arr~1605_combout ;
wire \rvcpu|dp|rf|reg_file_arr~508_q ;
wire \rvcpu|dp|rf|reg_file_arr~1606_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1607_combout ;
wire \rvcpu|dp|rf|rd_data2[28]~28_combout ;
wire \WriteData~28_combout ;
wire \datamem|data_ram~1372_q ;
wire \datamem|data_ram~1340_q ;
wire \datamem|data_ram~1308_q ;
wire \datamem|data_ram~3224_combout ;
wire \datamem|data_ram~1404_q ;
wire \datamem|data_ram~3225_combout ;
wire \datamem|data_ram~1212_q ;
wire \datamem|data_ram~1244_q ;
wire \datamem|data_ram~1180_q ;
wire \datamem|data_ram~3226_combout ;
wire \datamem|data_ram~1276_q ;
wire \datamem|data_ram~3227_combout ;
wire \datamem|data_ram~1116_q ;
wire \datamem|data_ram~1084_q ;
wire \datamem|data_ram~1052_q ;
wire \datamem|data_ram~3228_combout ;
wire \datamem|data_ram~1148_q ;
wire \datamem|data_ram~3229_combout ;
wire \datamem|data_ram~3230_combout ;
wire \datamem|data_ram~1468_q ;
wire \datamem|data_ram~1500_q ;
wire \datamem|data_ram~1436_q ;
wire \datamem|data_ram~3231_combout ;
wire \datamem|data_ram~1532_q ;
wire \datamem|data_ram~3232_combout ;
wire \datamem|data_ram~3233_combout ;
wire \datamem|data_ram~700_q ;
wire \datamem|data_ram~828_q ;
wire \datamem|data_ram~572_q ;
wire \datamem|data_ram~3234_combout ;
wire \datamem|data_ram~956_q ;
wire \datamem|data_ram~3235_combout ;
wire \datamem|data_ram~860_q ;
wire \datamem|data_ram~732_q ;
wire \datamem|data_ram~604_q ;
wire \datamem|data_ram~3236_combout ;
wire \datamem|data_ram~988_q ;
wire \datamem|data_ram~3237_combout ;
wire \datamem|data_ram~796_q ;
wire \datamem|data_ram~668_q ;
wire \datamem|data_ram~540_q ;
wire \datamem|data_ram~3238_combout ;
wire \datamem|data_ram~924_q ;
wire \datamem|data_ram~3239_combout ;
wire \datamem|data_ram~3240_combout ;
wire \datamem|data_ram~764_q ;
wire \datamem|data_ram~892_q ;
wire \datamem|data_ram~636_q ;
wire \datamem|data_ram~3241_combout ;
wire \datamem|data_ram~1020_q ;
wire \datamem|data_ram~3242_combout ;
wire \datamem|data_ram~3243_combout ;
wire \datamem|data_ram~220_q ;
wire \datamem|data_ram~188_q ;
wire \datamem|data_ram~156_q ;
wire \datamem|data_ram~3244_combout ;
wire \datamem|data_ram~252_q ;
wire \datamem|data_ram~3245_combout ;
wire \datamem|data_ram~316_q ;
wire \datamem|data_ram~348_q ;
wire \datamem|data_ram~284_q ;
wire \datamem|data_ram~3246_combout ;
wire \datamem|data_ram~380_q ;
wire \datamem|data_ram~3247_combout ;
wire \datamem|data_ram~60_q ;
wire \datamem|data_ram~92_q ;
wire \datamem|data_ram~28_q ;
wire \datamem|data_ram~3248_combout ;
wire \datamem|data_ram~124_q ;
wire \datamem|data_ram~3249_combout ;
wire \datamem|data_ram~3250_combout ;
wire \datamem|data_ram~476_q ;
wire \datamem|data_ram~444_q ;
wire \datamem|data_ram~412_q ;
wire \datamem|data_ram~3251_combout ;
wire \datamem|data_ram~508_q ;
wire \datamem|data_ram~3252_combout ;
wire \datamem|data_ram~3253_combout ;
wire \datamem|data_ram~3254_combout ;
wire \datamem|data_ram~1756_q ;
wire \datamem|data_ram~1884_q ;
wire \datamem|data_ram~1628_q ;
wire \datamem|data_ram~3255_combout ;
wire \datamem|data_ram~2012_q ;
wire \datamem|data_ram~3256_combout ;
wire \datamem|data_ram~1852_q ;
wire \datamem|data_ram~1724_q ;
wire \datamem|data_ram~1596_q ;
wire \datamem|data_ram~3257_combout ;
wire \datamem|data_ram~1980_q ;
wire \datamem|data_ram~3258_combout ;
wire \datamem|data_ram~1692_q ;
wire \datamem|data_ram~1820_q ;
wire \datamem|data_ram~1564_q ;
wire \datamem|data_ram~3259_combout ;
wire \datamem|data_ram~1948_q ;
wire \datamem|data_ram~3260_combout ;
wire \datamem|data_ram~3261_combout ;
wire \datamem|data_ram~1916_q ;
wire \datamem|data_ram~1788_q ;
wire \datamem|data_ram~1660_q ;
wire \datamem|data_ram~3262_combout ;
wire \datamem|data_ram~2044_q ;
wire \datamem|data_ram~3263_combout ;
wire \datamem|data_ram~3264_combout ;
wire \datamem|data_ram~3265_combout ;
wire \rvcpu|dp|resultmux|y[28]~58_combout ;
wire \rvcpu|dp|srcbmux|y[28]~3_combout ;
wire \Ext_WriteData[27]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~699_q ;
wire \rvcpu|dp|rf|reg_file_arr~827_q ;
wire \rvcpu|dp|rf|reg_file_arr~571_q ;
wire \rvcpu|dp|rf|reg_file_arr~1568_combout ;
wire \rvcpu|dp|rf|reg_file_arr~955_q ;
wire \rvcpu|dp|rf|reg_file_arr~1569_combout ;
wire \rvcpu|dp|rf|reg_file_arr~859_q ;
wire \rvcpu|dp|rf|reg_file_arr~731_q ;
wire \rvcpu|dp|rf|reg_file_arr~603_q ;
wire \rvcpu|dp|rf|reg_file_arr~1570_combout ;
wire \rvcpu|dp|rf|reg_file_arr~987_q ;
wire \rvcpu|dp|rf|reg_file_arr~1571_combout ;
wire \rvcpu|dp|rf|reg_file_arr~795_q ;
wire \rvcpu|dp|rf|reg_file_arr~667_q ;
wire \rvcpu|dp|rf|reg_file_arr~539_q ;
wire \rvcpu|dp|rf|reg_file_arr~1572_combout ;
wire \rvcpu|dp|rf|reg_file_arr~923_q ;
wire \rvcpu|dp|rf|reg_file_arr~1573_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1574_combout ;
wire \rvcpu|dp|rf|reg_file_arr~763_q ;
wire \rvcpu|dp|rf|reg_file_arr~891_q ;
wire \rvcpu|dp|rf|reg_file_arr~635_q ;
wire \rvcpu|dp|rf|reg_file_arr~1575_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1019_q ;
wire \rvcpu|dp|rf|reg_file_arr~1576_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1577_combout ;
wire \rvcpu|dp|rf|reg_file_arr~219_q ;
wire \rvcpu|dp|rf|reg_file_arr~155_q ;
wire \rvcpu|dp|rf|reg_file_arr~1578_combout ;
wire \rvcpu|dp|rf|reg_file_arr~251_q ;
wire \rvcpu|dp|rf|reg_file_arr~1579_combout ;
wire \rvcpu|dp|rf|reg_file_arr~315_q ;
wire \rvcpu|dp|rf|reg_file_arr~347_q ;
wire \rvcpu|dp|rf|reg_file_arr~283_q ;
wire \rvcpu|dp|rf|reg_file_arr~1580_combout ;
wire \rvcpu|dp|rf|reg_file_arr~379_q ;
wire \rvcpu|dp|rf|reg_file_arr~1581_combout ;
wire \rvcpu|dp|rf|reg_file_arr~59_q ;
wire \rvcpu|dp|rf|reg_file_arr~91_q ;
wire \rvcpu|dp|rf|reg_file_arr~27_q ;
wire \rvcpu|dp|rf|reg_file_arr~1582_combout ;
wire \rvcpu|dp|rf|reg_file_arr~123_q ;
wire \rvcpu|dp|rf|reg_file_arr~1583_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1584_combout ;
wire \rvcpu|dp|rf|reg_file_arr~475_q ;
wire \rvcpu|dp|rf|reg_file_arr~443_q ;
wire \rvcpu|dp|rf|reg_file_arr~411_q ;
wire \rvcpu|dp|rf|reg_file_arr~1585_combout ;
wire \rvcpu|dp|rf|reg_file_arr~507_q ;
wire \rvcpu|dp|rf|reg_file_arr~1586_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1587_combout ;
wire \rvcpu|dp|rf|rd_data2[27]~27_combout ;
wire \WriteData~27_combout ;
wire \datamem|data_ram~1243_q ;
wire \datamem|data_ram~731_q ;
wire \datamem|data_ram~219_q ;
wire \datamem|data_ram~3182_combout ;
wire \datamem|data_ram~1755_q ;
wire \datamem|data_ram~3183_combout ;
wire \datamem|data_ram~699_q ;
wire \datamem|data_ram~1211_q ;
wire \datamem|data_ram~187_q ;
wire \datamem|data_ram~3184_combout ;
wire \datamem|data_ram~1723_q ;
wire \datamem|data_ram~3185_combout ;
wire \datamem|data_ram~1179_q ;
wire \datamem|data_ram~667_q ;
wire \datamem|data_ram~155_q ;
wire \datamem|data_ram~3186_combout ;
wire \datamem|data_ram~1691_q ;
wire \datamem|data_ram~3187_combout ;
wire \datamem|data_ram~3188_combout ;
wire \datamem|data_ram~763_q ;
wire \datamem|data_ram~1275_q ;
wire \datamem|data_ram~251_q ;
wire \datamem|data_ram~3189_combout ;
wire \datamem|data_ram~1787_q ;
wire \datamem|data_ram~3190_combout ;
wire \datamem|data_ram~3191_combout ;
wire \datamem|data_ram~827_q ;
wire \datamem|data_ram~1339_q ;
wire \datamem|data_ram~315_q ;
wire \datamem|data_ram~3192_combout ;
wire \datamem|data_ram~1851_q ;
wire \datamem|data_ram~3193_combout ;
wire \datamem|data_ram~1371_q ;
wire \datamem|data_ram~859_q ;
wire \datamem|data_ram~347_q ;
wire \datamem|data_ram~3194_combout ;
wire \datamem|data_ram~1883_q ;
wire \datamem|data_ram~3195_combout ;
wire \datamem|data_ram~1307_q ;
wire \datamem|data_ram~795_q ;
wire \datamem|data_ram~283_q ;
wire \datamem|data_ram~3196_combout ;
wire \datamem|data_ram~1819_q ;
wire \datamem|data_ram~3197_combout ;
wire \datamem|data_ram~3198_combout ;
wire \datamem|data_ram~891_q ;
wire \datamem|data_ram~1403_q ;
wire \datamem|data_ram~379_q ;
wire \datamem|data_ram~3199_combout ;
wire \datamem|data_ram~1915_q ;
wire \datamem|data_ram~3200_combout ;
wire \datamem|data_ram~3201_combout ;
wire \datamem|data_ram~571_q ;
wire \datamem|data_ram~1083_q ;
wire \datamem|data_ram~59_q ;
wire \datamem|data_ram~3202_combout ;
wire \datamem|data_ram~1595_q ;
wire \datamem|data_ram~3203_combout ;
wire \datamem|data_ram~1115_q ;
wire \datamem|data_ram~603_q ;
wire \datamem|data_ram~91_q ;
wire \datamem|data_ram~3204_combout ;
wire \datamem|data_ram~1627_q ;
wire \datamem|data_ram~3205_combout ;
wire \datamem|data_ram~1051_q ;
wire \datamem|data_ram~539_q ;
wire \datamem|data_ram~27_q ;
wire \datamem|data_ram~3206_combout ;
wire \datamem|data_ram~1563_q ;
wire \datamem|data_ram~3207_combout ;
wire \datamem|data_ram~3208_combout ;
wire \datamem|data_ram~635_q ;
wire \datamem|data_ram~1147_q ;
wire \datamem|data_ram~123_q ;
wire \datamem|data_ram~3209_combout ;
wire \datamem|data_ram~1659_q ;
wire \datamem|data_ram~3210_combout ;
wire \datamem|data_ram~3211_combout ;
wire \datamem|data_ram~3212_combout ;
wire \datamem|data_ram~1499_q ;
wire \datamem|data_ram~987_q ;
wire \datamem|data_ram~475_q ;
wire \datamem|data_ram~3213_combout ;
wire \datamem|data_ram~2011_q ;
wire \datamem|data_ram~3214_combout ;
wire \datamem|data_ram~955_q ;
wire \datamem|data_ram~1467_q ;
wire \datamem|data_ram~443_q ;
wire \datamem|data_ram~3215_combout ;
wire \datamem|data_ram~1979_q ;
wire \datamem|data_ram~3216_combout ;
wire \datamem|data_ram~1435_q ;
wire \datamem|data_ram~923_q ;
wire \datamem|data_ram~411_q ;
wire \datamem|data_ram~3217_combout ;
wire \datamem|data_ram~1947_q ;
wire \datamem|data_ram~3218_combout ;
wire \datamem|data_ram~3219_combout ;
wire \datamem|data_ram~1019_q ;
wire \datamem|data_ram~1531_q ;
wire \datamem|data_ram~507_q ;
wire \datamem|data_ram~3220_combout ;
wire \datamem|data_ram~2043_q ;
wire \datamem|data_ram~3221_combout ;
wire \datamem|data_ram~3222_combout ;
wire \datamem|data_ram~3223_combout ;
wire \rvcpu|dp|resultmux|y[27]~56_combout ;
wire \rvcpu|dp|srcbmux|y[27]~4_combout ;
wire \Ext_WriteData[26]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~730_q ;
wire \rvcpu|dp|rf|reg_file_arr~858_q ;
wire \rvcpu|dp|rf|reg_file_arr~602_q ;
wire \rvcpu|dp|rf|reg_file_arr~1548_combout ;
wire \rvcpu|dp|rf|reg_file_arr~986_q ;
wire \rvcpu|dp|rf|reg_file_arr~1549_combout ;
wire \rvcpu|dp|rf|reg_file_arr~826_q ;
wire \rvcpu|dp|rf|reg_file_arr~698_q ;
wire \rvcpu|dp|rf|reg_file_arr~570_q ;
wire \rvcpu|dp|rf|reg_file_arr~1550_combout ;
wire \rvcpu|dp|rf|reg_file_arr~954_q ;
wire \rvcpu|dp|rf|reg_file_arr~1551_combout ;
wire \rvcpu|dp|rf|reg_file_arr~666_q ;
wire \rvcpu|dp|rf|reg_file_arr~794_q ;
wire \rvcpu|dp|rf|reg_file_arr~538_q ;
wire \rvcpu|dp|rf|reg_file_arr~1552_combout ;
wire \rvcpu|dp|rf|reg_file_arr~922_q ;
wire \rvcpu|dp|rf|reg_file_arr~1553_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1554_combout ;
wire \rvcpu|dp|rf|reg_file_arr~890_q ;
wire \rvcpu|dp|rf|reg_file_arr~762_q ;
wire \rvcpu|dp|rf|reg_file_arr~634_q ;
wire \rvcpu|dp|rf|reg_file_arr~1555_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1018_q ;
wire \rvcpu|dp|rf|reg_file_arr~1556_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1557_combout ;
wire \rvcpu|dp|rf|reg_file_arr~346_q ;
wire \rvcpu|dp|rf|reg_file_arr~314_q ;
wire \rvcpu|dp|rf|reg_file_arr~282_q ;
wire \rvcpu|dp|rf|reg_file_arr~1558_combout ;
wire \rvcpu|dp|rf|reg_file_arr~378_q ;
wire \rvcpu|dp|rf|reg_file_arr~1559_combout ;
wire \rvcpu|dp|rf|reg_file_arr~218_q ;
wire \rvcpu|dp|rf|reg_file_arr~154_q ;
wire \rvcpu|dp|rf|reg_file_arr~1560_combout ;
wire \rvcpu|dp|rf|reg_file_arr~250_q ;
wire \rvcpu|dp|rf|reg_file_arr~1561_combout ;
wire \rvcpu|dp|rf|reg_file_arr~90_q ;
wire \rvcpu|dp|rf|reg_file_arr~58_q ;
wire \rvcpu|dp|rf|reg_file_arr~26_q ;
wire \rvcpu|dp|rf|reg_file_arr~1562_combout ;
wire \rvcpu|dp|rf|reg_file_arr~122_q ;
wire \rvcpu|dp|rf|reg_file_arr~1563_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1564_combout ;
wire \rvcpu|dp|rf|reg_file_arr~442_q ;
wire \rvcpu|dp|rf|reg_file_arr~474_q ;
wire \rvcpu|dp|rf|reg_file_arr~410_q ;
wire \rvcpu|dp|rf|reg_file_arr~1565_combout ;
wire \rvcpu|dp|rf|reg_file_arr~506_q ;
wire \rvcpu|dp|rf|reg_file_arr~1566_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1567_combout ;
wire \rvcpu|dp|rf|rd_data2[26]~26_combout ;
wire \WriteData~26_combout ;
wire \datamem|data_ram~1338_q ;
wire \datamem|data_ram~826_q ;
wire \datamem|data_ram~314_q ;
wire \datamem|data_ram~3140_combout ;
wire \datamem|data_ram~1850_q ;
wire \datamem|data_ram~3141_combout ;
wire \datamem|data_ram~698_q ;
wire \datamem|data_ram~1210_q ;
wire \datamem|data_ram~186_q ;
wire \datamem|data_ram~3142_combout ;
wire \datamem|data_ram~1722_q ;
wire \datamem|data_ram~3143_combout ;
wire \datamem|data_ram~1082_q ;
wire \datamem|data_ram~570_q ;
wire \datamem|data_ram~58_q ;
wire \datamem|data_ram~3144_combout ;
wire \datamem|data_ram~1594_q ;
wire \datamem|data_ram~3145_combout ;
wire \datamem|data_ram~3146_combout ;
wire \datamem|data_ram~954_q ;
wire \datamem|data_ram~1466_q ;
wire \datamem|data_ram~442_q ;
wire \datamem|data_ram~3147_combout ;
wire \datamem|data_ram~1978_q ;
wire \datamem|data_ram~3148_combout ;
wire \datamem|data_ram~3149_combout ;
wire \datamem|data_ram~730_q ;
wire \datamem|data_ram~1242_q ;
wire \datamem|data_ram~218_q ;
wire \datamem|data_ram~3150_combout ;
wire \datamem|data_ram~1754_q ;
wire \datamem|data_ram~3151_combout ;
wire \datamem|data_ram~1370_q ;
wire \datamem|data_ram~858_q ;
wire \datamem|data_ram~346_q ;
wire \datamem|data_ram~3152_combout ;
wire \datamem|data_ram~1882_q ;
wire \datamem|data_ram~3153_combout ;
wire \datamem|data_ram~1114_q ;
wire \datamem|data_ram~602_q ;
wire \datamem|data_ram~90_q ;
wire \datamem|data_ram~3154_combout ;
wire \datamem|data_ram~1626_q ;
wire \datamem|data_ram~3155_combout ;
wire \datamem|data_ram~3156_combout ;
wire \datamem|data_ram~986_q ;
wire \datamem|data_ram~1498_q ;
wire \datamem|data_ram~474_q ;
wire \datamem|data_ram~3157_combout ;
wire \datamem|data_ram~2010_q ;
wire \datamem|data_ram~3158_combout ;
wire \datamem|data_ram~3159_combout ;
wire \datamem|data_ram~666_q ;
wire \datamem|data_ram~1178_q ;
wire \datamem|data_ram~154_q ;
wire \datamem|data_ram~3160_combout ;
wire \datamem|data_ram~1690_q ;
wire \datamem|data_ram~3161_combout ;
wire \datamem|data_ram~1306_q ;
wire \datamem|data_ram~794_q ;
wire \datamem|data_ram~282_q ;
wire \datamem|data_ram~3162_combout ;
wire \datamem|data_ram~1818_q ;
wire \datamem|data_ram~3163_combout ;
wire \datamem|data_ram~1050_q ;
wire \datamem|data_ram~538_q ;
wire \datamem|data_ram~26_q ;
wire \datamem|data_ram~3164_combout ;
wire \datamem|data_ram~1562_q ;
wire \datamem|data_ram~3165_combout ;
wire \datamem|data_ram~3166_combout ;
wire \datamem|data_ram~922_q ;
wire \datamem|data_ram~1434_q ;
wire \datamem|data_ram~410_q ;
wire \datamem|data_ram~3167_combout ;
wire \datamem|data_ram~1946_q ;
wire \datamem|data_ram~3168_combout ;
wire \datamem|data_ram~3169_combout ;
wire \datamem|data_ram~3170_combout ;
wire \datamem|data_ram~1402_q ;
wire \datamem|data_ram~890_q ;
wire \datamem|data_ram~378_q ;
wire \datamem|data_ram~3171_combout ;
wire \datamem|data_ram~1914_q ;
wire \datamem|data_ram~3172_combout ;
wire \datamem|data_ram~762_q ;
wire \datamem|data_ram~1274_q ;
wire \datamem|data_ram~250_q ;
wire \datamem|data_ram~3173_combout ;
wire \datamem|data_ram~1786_q ;
wire \datamem|data_ram~3174_combout ;
wire \datamem|data_ram~1146_q ;
wire \datamem|data_ram~634_q ;
wire \datamem|data_ram~122_q ;
wire \datamem|data_ram~3175_combout ;
wire \datamem|data_ram~1658_q ;
wire \datamem|data_ram~3176_combout ;
wire \datamem|data_ram~3177_combout ;
wire \datamem|data_ram~1018_q ;
wire \datamem|data_ram~1530_q ;
wire \datamem|data_ram~506_q ;
wire \datamem|data_ram~3178_combout ;
wire \datamem|data_ram~2042_q ;
wire \datamem|data_ram~3179_combout ;
wire \datamem|data_ram~3180_combout ;
wire \datamem|data_ram~3181_combout ;
wire \rvcpu|dp|resultmux|y[26]~54_combout ;
wire \rvcpu|dp|srcbmux|y[26]~5_combout ;
wire \Ext_WriteData[25]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~697_q ;
wire \rvcpu|dp|rf|reg_file_arr~825_q ;
wire \rvcpu|dp|rf|reg_file_arr~569_q ;
wire \rvcpu|dp|rf|reg_file_arr~1528_combout ;
wire \rvcpu|dp|rf|reg_file_arr~953_q ;
wire \rvcpu|dp|rf|reg_file_arr~1529_combout ;
wire \rvcpu|dp|rf|reg_file_arr~857_q ;
wire \rvcpu|dp|rf|reg_file_arr~729_q ;
wire \rvcpu|dp|rf|reg_file_arr~601_q ;
wire \rvcpu|dp|rf|reg_file_arr~1530_combout ;
wire \rvcpu|dp|rf|reg_file_arr~985_q ;
wire \rvcpu|dp|rf|reg_file_arr~1531_combout ;
wire \rvcpu|dp|rf|reg_file_arr~793_q ;
wire \rvcpu|dp|rf|reg_file_arr~665_q ;
wire \rvcpu|dp|rf|reg_file_arr~537_q ;
wire \rvcpu|dp|rf|reg_file_arr~1532_combout ;
wire \rvcpu|dp|rf|reg_file_arr~921_q ;
wire \rvcpu|dp|rf|reg_file_arr~1533_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1534_combout ;
wire \rvcpu|dp|rf|reg_file_arr~761_q ;
wire \rvcpu|dp|rf|reg_file_arr~889_q ;
wire \rvcpu|dp|rf|reg_file_arr~633_q ;
wire \rvcpu|dp|rf|reg_file_arr~1535_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1017_q ;
wire \rvcpu|dp|rf|reg_file_arr~1536_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1537_combout ;
wire \rvcpu|dp|rf|reg_file_arr~217_q ;
wire \rvcpu|dp|rf|reg_file_arr~153_q ;
wire \rvcpu|dp|rf|reg_file_arr~1538_combout ;
wire \rvcpu|dp|rf|reg_file_arr~249_q ;
wire \rvcpu|dp|rf|reg_file_arr~1539_combout ;
wire \rvcpu|dp|rf|reg_file_arr~313_q ;
wire \rvcpu|dp|rf|reg_file_arr~345_q ;
wire \rvcpu|dp|rf|reg_file_arr~281_q ;
wire \rvcpu|dp|rf|reg_file_arr~1540_combout ;
wire \rvcpu|dp|rf|reg_file_arr~377_q ;
wire \rvcpu|dp|rf|reg_file_arr~1541_combout ;
wire \rvcpu|dp|rf|reg_file_arr~57_q ;
wire \rvcpu|dp|rf|reg_file_arr~89_q ;
wire \rvcpu|dp|rf|reg_file_arr~25_q ;
wire \rvcpu|dp|rf|reg_file_arr~1542_combout ;
wire \rvcpu|dp|rf|reg_file_arr~121_q ;
wire \rvcpu|dp|rf|reg_file_arr~1543_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1544_combout ;
wire \rvcpu|dp|rf|reg_file_arr~473_q ;
wire \rvcpu|dp|rf|reg_file_arr~441_q ;
wire \rvcpu|dp|rf|reg_file_arr~409_q ;
wire \rvcpu|dp|rf|reg_file_arr~1545_combout ;
wire \rvcpu|dp|rf|reg_file_arr~505_q ;
wire \rvcpu|dp|rf|reg_file_arr~1546_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1547_combout ;
wire \rvcpu|dp|rf|rd_data2[25]~25_combout ;
wire \WriteData~25_combout ;
wire \datamem|data_ram~697_q ;
wire \datamem|data_ram~825_q ;
wire \datamem|data_ram~569_q ;
wire \datamem|data_ram~3098_combout ;
wire \datamem|data_ram~953_q ;
wire \datamem|data_ram~3099_combout ;
wire \datamem|data_ram~857_q ;
wire \datamem|data_ram~729_q ;
wire \datamem|data_ram~601_q ;
wire \datamem|data_ram~3100_combout ;
wire \datamem|data_ram~985_q ;
wire \datamem|data_ram~3101_combout ;
wire \datamem|data_ram~793_q ;
wire \datamem|data_ram~665_q ;
wire \datamem|data_ram~537_q ;
wire \datamem|data_ram~3102_combout ;
wire \datamem|data_ram~921_q ;
wire \datamem|data_ram~3103_combout ;
wire \datamem|data_ram~3104_combout ;
wire \datamem|data_ram~761_q ;
wire \datamem|data_ram~889_q ;
wire \datamem|data_ram~633_q ;
wire \datamem|data_ram~3105_combout ;
wire \datamem|data_ram~1017_q ;
wire \datamem|data_ram~3106_combout ;
wire \datamem|data_ram~3107_combout ;
wire \datamem|data_ram~1369_q ;
wire \datamem|data_ram~1337_q ;
wire \datamem|data_ram~1305_q ;
wire \datamem|data_ram~3108_combout ;
wire \datamem|data_ram~1401_q ;
wire \datamem|data_ram~3109_combout ;
wire \datamem|data_ram~1209_q ;
wire \datamem|data_ram~1241_q ;
wire \datamem|data_ram~1177_q ;
wire \datamem|data_ram~3110_combout ;
wire \datamem|data_ram~1273_q ;
wire \datamem|data_ram~3111_combout ;
wire \datamem|data_ram~1113_q ;
wire \datamem|data_ram~1081_q ;
wire \datamem|data_ram~1049_q ;
wire \datamem|data_ram~3112_combout ;
wire \datamem|data_ram~1145_q ;
wire \datamem|data_ram~3113_combout ;
wire \datamem|data_ram~3114_combout ;
wire \datamem|data_ram~1465_q ;
wire \datamem|data_ram~1497_q ;
wire \datamem|data_ram~1433_q ;
wire \datamem|data_ram~3115_combout ;
wire \datamem|data_ram~1529_q ;
wire \datamem|data_ram~3116_combout ;
wire \datamem|data_ram~3117_combout ;
wire \datamem|data_ram~217_q ;
wire \datamem|data_ram~185_q ;
wire \datamem|data_ram~153_q ;
wire \datamem|data_ram~3118_combout ;
wire \datamem|data_ram~249_q ;
wire \datamem|data_ram~3119_combout ;
wire \datamem|data_ram~313_q ;
wire \datamem|data_ram~345_q ;
wire \datamem|data_ram~281_q ;
wire \datamem|data_ram~3120_combout ;
wire \datamem|data_ram~377_q ;
wire \datamem|data_ram~3121_combout ;
wire \datamem|data_ram~57_q ;
wire \datamem|data_ram~89_q ;
wire \datamem|data_ram~25_q ;
wire \datamem|data_ram~3122_combout ;
wire \datamem|data_ram~121_q ;
wire \datamem|data_ram~3123_combout ;
wire \datamem|data_ram~3124_combout ;
wire \datamem|data_ram~473_q ;
wire \datamem|data_ram~441_q ;
wire \datamem|data_ram~409_q ;
wire \datamem|data_ram~3125_combout ;
wire \datamem|data_ram~505_q ;
wire \datamem|data_ram~3126_combout ;
wire \datamem|data_ram~3127_combout ;
wire \datamem|data_ram~3128_combout ;
wire \datamem|data_ram~1753_q ;
wire \datamem|data_ram~1881_q ;
wire \datamem|data_ram~1625_q ;
wire \datamem|data_ram~3129_combout ;
wire \datamem|data_ram~2009_q ;
wire \datamem|data_ram~3130_combout ;
wire \datamem|data_ram~1849_q ;
wire \datamem|data_ram~1721_q ;
wire \datamem|data_ram~1593_q ;
wire \datamem|data_ram~3131_combout ;
wire \datamem|data_ram~1977_q ;
wire \datamem|data_ram~3132_combout ;
wire \datamem|data_ram~1689_q ;
wire \datamem|data_ram~1817_q ;
wire \datamem|data_ram~1561_q ;
wire \datamem|data_ram~3133_combout ;
wire \datamem|data_ram~1945_q ;
wire \datamem|data_ram~3134_combout ;
wire \datamem|data_ram~3135_combout ;
wire \datamem|data_ram~1913_q ;
wire \datamem|data_ram~1785_q ;
wire \datamem|data_ram~1657_q ;
wire \datamem|data_ram~3136_combout ;
wire \datamem|data_ram~2041_q ;
wire \datamem|data_ram~3137_combout ;
wire \datamem|data_ram~3138_combout ;
wire \datamem|data_ram~3139_combout ;
wire \rvcpu|dp|resultmux|y[25]~52_combout ;
wire \rvcpu|dp|srcbmux|y[25]~6_combout ;
wire \Ext_WriteData[24]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~728_q ;
wire \rvcpu|dp|rf|reg_file_arr~856_q ;
wire \rvcpu|dp|rf|reg_file_arr~600_q ;
wire \rvcpu|dp|rf|reg_file_arr~1508_combout ;
wire \rvcpu|dp|rf|reg_file_arr~984_q ;
wire \rvcpu|dp|rf|reg_file_arr~1509_combout ;
wire \rvcpu|dp|rf|reg_file_arr~824_q ;
wire \rvcpu|dp|rf|reg_file_arr~696_q ;
wire \rvcpu|dp|rf|reg_file_arr~568_q ;
wire \rvcpu|dp|rf|reg_file_arr~1510_combout ;
wire \rvcpu|dp|rf|reg_file_arr~952_q ;
wire \rvcpu|dp|rf|reg_file_arr~1511_combout ;
wire \rvcpu|dp|rf|reg_file_arr~664_q ;
wire \rvcpu|dp|rf|reg_file_arr~792_q ;
wire \rvcpu|dp|rf|reg_file_arr~536_q ;
wire \rvcpu|dp|rf|reg_file_arr~1512_combout ;
wire \rvcpu|dp|rf|reg_file_arr~920_q ;
wire \rvcpu|dp|rf|reg_file_arr~1513_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1514_combout ;
wire \rvcpu|dp|rf|reg_file_arr~888_q ;
wire \rvcpu|dp|rf|reg_file_arr~760_q ;
wire \rvcpu|dp|rf|reg_file_arr~632_q ;
wire \rvcpu|dp|rf|reg_file_arr~1515_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1016_q ;
wire \rvcpu|dp|rf|reg_file_arr~1516_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1517_combout ;
wire \rvcpu|dp|rf|reg_file_arr~344_q ;
wire \rvcpu|dp|rf|reg_file_arr~312_q ;
wire \rvcpu|dp|rf|reg_file_arr~280_q ;
wire \rvcpu|dp|rf|reg_file_arr~1518_combout ;
wire \rvcpu|dp|rf|reg_file_arr~376_q ;
wire \rvcpu|dp|rf|reg_file_arr~1519_combout ;
wire \rvcpu|dp|rf|reg_file_arr~216_q ;
wire \rvcpu|dp|rf|reg_file_arr~152_q ;
wire \rvcpu|dp|rf|reg_file_arr~1520_combout ;
wire \rvcpu|dp|rf|reg_file_arr~248_q ;
wire \rvcpu|dp|rf|reg_file_arr~1521_combout ;
wire \rvcpu|dp|rf|reg_file_arr~88_q ;
wire \rvcpu|dp|rf|reg_file_arr~56_q ;
wire \rvcpu|dp|rf|reg_file_arr~24_q ;
wire \rvcpu|dp|rf|reg_file_arr~1522_combout ;
wire \rvcpu|dp|rf|reg_file_arr~120_q ;
wire \rvcpu|dp|rf|reg_file_arr~1523_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1524_combout ;
wire \rvcpu|dp|rf|reg_file_arr~440_q ;
wire \rvcpu|dp|rf|reg_file_arr~472_q ;
wire \rvcpu|dp|rf|reg_file_arr~408_q ;
wire \rvcpu|dp|rf|reg_file_arr~1525_combout ;
wire \rvcpu|dp|rf|reg_file_arr~504_q ;
wire \rvcpu|dp|rf|reg_file_arr~1526_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1527_combout ;
wire \rvcpu|dp|rf|rd_data2[24]~24_combout ;
wire \WriteData~24_combout ;
wire \datamem|data_ram~824_q ;
wire \datamem|data_ram~1336_q ;
wire \datamem|data_ram~312_q ;
wire \datamem|data_ram~3056_combout ;
wire \datamem|data_ram~1848_q ;
wire \datamem|data_ram~3057_combout ;
wire \datamem|data_ram~1368_q ;
wire \datamem|data_ram~856_q ;
wire \datamem|data_ram~344_q ;
wire \datamem|data_ram~3058_combout ;
wire \datamem|data_ram~1880_q ;
wire \datamem|data_ram~3059_combout ;
wire \datamem|data_ram~1304_q ;
wire \datamem|data_ram~792_q ;
wire \datamem|data_ram~280_q ;
wire \datamem|data_ram~3060_combout ;
wire \datamem|data_ram~1816_q ;
wire \datamem|data_ram~3061_combout ;
wire \datamem|data_ram~3062_combout ;
wire \datamem|data_ram~888_q ;
wire \datamem|data_ram~1400_q ;
wire \datamem|data_ram~376_q ;
wire \datamem|data_ram~3063_combout ;
wire \datamem|data_ram~1912_q ;
wire \datamem|data_ram~3064_combout ;
wire \datamem|data_ram~3065_combout ;
wire \datamem|data_ram~1240_q ;
wire \datamem|data_ram~728_q ;
wire \datamem|data_ram~216_q ;
wire \datamem|data_ram~3066_combout ;
wire \datamem|data_ram~1752_q ;
wire \datamem|data_ram~3067_combout ;
wire \datamem|data_ram~696_q ;
wire \datamem|data_ram~1208_q ;
wire \datamem|data_ram~184_q ;
wire \datamem|data_ram~3068_combout ;
wire \datamem|data_ram~1720_q ;
wire \datamem|data_ram~3069_combout ;
wire \datamem|data_ram~1176_q ;
wire \datamem|data_ram~664_q ;
wire \datamem|data_ram~152_q ;
wire \datamem|data_ram~3070_combout ;
wire \datamem|data_ram~1688_q ;
wire \datamem|data_ram~3071_combout ;
wire \datamem|data_ram~3072_combout ;
wire \datamem|data_ram~760_q ;
wire \datamem|data_ram~1272_q ;
wire \datamem|data_ram~248_q ;
wire \datamem|data_ram~3073_combout ;
wire \datamem|data_ram~1784_q ;
wire \datamem|data_ram~3074_combout ;
wire \datamem|data_ram~3075_combout ;
wire \datamem|data_ram~568_q ;
wire \datamem|data_ram~1080_q ;
wire \datamem|data_ram~56_q ;
wire \datamem|data_ram~3076_combout ;
wire \datamem|data_ram~1592_q ;
wire \datamem|data_ram~3077_combout ;
wire \datamem|data_ram~1112_q ;
wire \datamem|data_ram~600_q ;
wire \datamem|data_ram~88_q ;
wire \datamem|data_ram~3078_combout ;
wire \datamem|data_ram~1624_q ;
wire \datamem|data_ram~3079_combout ;
wire \datamem|data_ram~1048_q ;
wire \datamem|data_ram~536_q ;
wire \datamem|data_ram~24_q ;
wire \datamem|data_ram~3080_combout ;
wire \datamem|data_ram~1560_q ;
wire \datamem|data_ram~3081_combout ;
wire \datamem|data_ram~3082_combout ;
wire \datamem|data_ram~632_q ;
wire \datamem|data_ram~1144_q ;
wire \datamem|data_ram~120_q ;
wire \datamem|data_ram~3083_combout ;
wire \datamem|data_ram~1656_q ;
wire \datamem|data_ram~3084_combout ;
wire \datamem|data_ram~3085_combout ;
wire \datamem|data_ram~3086_combout ;
wire \datamem|data_ram~1496_q ;
wire \datamem|data_ram~984_q ;
wire \datamem|data_ram~472_q ;
wire \datamem|data_ram~3087_combout ;
wire \datamem|data_ram~2008_q ;
wire \datamem|data_ram~3088_combout ;
wire \datamem|data_ram~952_q ;
wire \datamem|data_ram~1464_q ;
wire \datamem|data_ram~440_q ;
wire \datamem|data_ram~3089_combout ;
wire \datamem|data_ram~1976_q ;
wire \datamem|data_ram~3090_combout ;
wire \datamem|data_ram~1432_q ;
wire \datamem|data_ram~920_q ;
wire \datamem|data_ram~408_q ;
wire \datamem|data_ram~3091_combout ;
wire \datamem|data_ram~1944_q ;
wire \datamem|data_ram~3092_combout ;
wire \datamem|data_ram~3093_combout ;
wire \datamem|data_ram~1016_q ;
wire \datamem|data_ram~1528_q ;
wire \datamem|data_ram~504_q ;
wire \datamem|data_ram~3094_combout ;
wire \datamem|data_ram~2040_q ;
wire \datamem|data_ram~3095_combout ;
wire \datamem|data_ram~3096_combout ;
wire \datamem|data_ram~3097_combout ;
wire \rvcpu|dp|resultmux|y[24]~50_combout ;
wire \rvcpu|dp|srcbmux|y[24]~7_combout ;
wire \Ext_WriteData[23]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~695_q ;
wire \rvcpu|dp|rf|reg_file_arr~823_q ;
wire \rvcpu|dp|rf|reg_file_arr~567_q ;
wire \rvcpu|dp|rf|reg_file_arr~1488_combout ;
wire \rvcpu|dp|rf|reg_file_arr~951_q ;
wire \rvcpu|dp|rf|reg_file_arr~1489_combout ;
wire \rvcpu|dp|rf|reg_file_arr~855_q ;
wire \rvcpu|dp|rf|reg_file_arr~727_q ;
wire \rvcpu|dp|rf|reg_file_arr~599_q ;
wire \rvcpu|dp|rf|reg_file_arr~1490_combout ;
wire \rvcpu|dp|rf|reg_file_arr~983_q ;
wire \rvcpu|dp|rf|reg_file_arr~1491_combout ;
wire \rvcpu|dp|rf|reg_file_arr~791_q ;
wire \rvcpu|dp|rf|reg_file_arr~663_q ;
wire \rvcpu|dp|rf|reg_file_arr~535_q ;
wire \rvcpu|dp|rf|reg_file_arr~1492_combout ;
wire \rvcpu|dp|rf|reg_file_arr~919_q ;
wire \rvcpu|dp|rf|reg_file_arr~1493_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1494_combout ;
wire \rvcpu|dp|rf|reg_file_arr~759_q ;
wire \rvcpu|dp|rf|reg_file_arr~887_q ;
wire \rvcpu|dp|rf|reg_file_arr~631_q ;
wire \rvcpu|dp|rf|reg_file_arr~1495_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1015_q ;
wire \rvcpu|dp|rf|reg_file_arr~1496_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1497_combout ;
wire \rvcpu|dp|rf|reg_file_arr~215_q ;
wire \rvcpu|dp|rf|reg_file_arr~151_q ;
wire \rvcpu|dp|rf|reg_file_arr~1498_combout ;
wire \rvcpu|dp|rf|reg_file_arr~247_q ;
wire \rvcpu|dp|rf|reg_file_arr~1499_combout ;
wire \rvcpu|dp|rf|reg_file_arr~311_q ;
wire \rvcpu|dp|rf|reg_file_arr~343_q ;
wire \rvcpu|dp|rf|reg_file_arr~279_q ;
wire \rvcpu|dp|rf|reg_file_arr~1500_combout ;
wire \rvcpu|dp|rf|reg_file_arr~375_q ;
wire \rvcpu|dp|rf|reg_file_arr~1501_combout ;
wire \rvcpu|dp|rf|reg_file_arr~55_q ;
wire \rvcpu|dp|rf|reg_file_arr~87_q ;
wire \rvcpu|dp|rf|reg_file_arr~23_q ;
wire \rvcpu|dp|rf|reg_file_arr~1502_combout ;
wire \rvcpu|dp|rf|reg_file_arr~119_q ;
wire \rvcpu|dp|rf|reg_file_arr~1503_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1504_combout ;
wire \rvcpu|dp|rf|reg_file_arr~471_q ;
wire \rvcpu|dp|rf|reg_file_arr~439_q ;
wire \rvcpu|dp|rf|reg_file_arr~407_q ;
wire \rvcpu|dp|rf|reg_file_arr~1505_combout ;
wire \rvcpu|dp|rf|reg_file_arr~503_q ;
wire \rvcpu|dp|rf|reg_file_arr~1506_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1507_combout ;
wire \rvcpu|dp|rf|rd_data2[23]~23_combout ;
wire \WriteData~23_combout ;
wire \datamem|data_ram~727_q ;
wire \datamem|data_ram~1239_q ;
wire \datamem|data_ram~215_q ;
wire \datamem|data_ram~3014_combout ;
wire \datamem|data_ram~1751_q ;
wire \datamem|data_ram~3015_combout ;
wire \datamem|data_ram~1367_q ;
wire \datamem|data_ram~855_q ;
wire \datamem|data_ram~343_q ;
wire \datamem|data_ram~3016_combout ;
wire \datamem|data_ram~1879_q ;
wire \datamem|data_ram~3017_combout ;
wire \datamem|data_ram~1111_q ;
wire \datamem|data_ram~599_q ;
wire \datamem|data_ram~87_q ;
wire \datamem|data_ram~3018_combout ;
wire \datamem|data_ram~1623_q ;
wire \datamem|data_ram~3019_combout ;
wire \datamem|data_ram~3020_combout ;
wire \datamem|data_ram~983_q ;
wire \datamem|data_ram~1495_q ;
wire \datamem|data_ram~471_q ;
wire \datamem|data_ram~3021_combout ;
wire \datamem|data_ram~2007_q ;
wire \datamem|data_ram~3022_combout ;
wire \datamem|data_ram~3023_combout ;
wire \datamem|data_ram~1335_q ;
wire \datamem|data_ram~823_q ;
wire \datamem|data_ram~311_q ;
wire \datamem|data_ram~3024_combout ;
wire \datamem|data_ram~1847_q ;
wire \datamem|data_ram~3025_combout ;
wire \datamem|data_ram~695_q ;
wire \datamem|data_ram~1207_q ;
wire \datamem|data_ram~183_q ;
wire \datamem|data_ram~3026_combout ;
wire \datamem|data_ram~1719_q ;
wire \datamem|data_ram~3027_combout ;
wire \datamem|data_ram~1079_q ;
wire \datamem|data_ram~567_q ;
wire \datamem|data_ram~55_q ;
wire \datamem|data_ram~3028_combout ;
wire \datamem|data_ram~1591_q ;
wire \datamem|data_ram~3029_combout ;
wire \datamem|data_ram~3030_combout ;
wire \datamem|data_ram~951_q ;
wire \datamem|data_ram~1463_q ;
wire \datamem|data_ram~439_q ;
wire \datamem|data_ram~3031_combout ;
wire \datamem|data_ram~1975_q ;
wire \datamem|data_ram~3032_combout ;
wire \datamem|data_ram~3033_combout ;
wire \datamem|data_ram~663_q ;
wire \datamem|data_ram~1175_q ;
wire \datamem|data_ram~151_q ;
wire \datamem|data_ram~3034_combout ;
wire \datamem|data_ram~1687_q ;
wire \datamem|data_ram~3035_combout ;
wire \datamem|data_ram~1303_q ;
wire \datamem|data_ram~791_q ;
wire \datamem|data_ram~279_q ;
wire \datamem|data_ram~3036_combout ;
wire \datamem|data_ram~1815_q ;
wire \datamem|data_ram~3037_combout ;
wire \datamem|data_ram~1047_q ;
wire \datamem|data_ram~535_q ;
wire \datamem|data_ram~23_q ;
wire \datamem|data_ram~3038_combout ;
wire \datamem|data_ram~1559_q ;
wire \datamem|data_ram~3039_combout ;
wire \datamem|data_ram~3040_combout ;
wire \datamem|data_ram~919_q ;
wire \datamem|data_ram~1431_q ;
wire \datamem|data_ram~407_q ;
wire \datamem|data_ram~3041_combout ;
wire \datamem|data_ram~1943_q ;
wire \datamem|data_ram~3042_combout ;
wire \datamem|data_ram~3043_combout ;
wire \datamem|data_ram~3044_combout ;
wire \datamem|data_ram~1399_q ;
wire \datamem|data_ram~887_q ;
wire \datamem|data_ram~375_q ;
wire \datamem|data_ram~3045_combout ;
wire \datamem|data_ram~1911_q ;
wire \datamem|data_ram~3046_combout ;
wire \datamem|data_ram~759_q ;
wire \datamem|data_ram~1271_q ;
wire \datamem|data_ram~247_q ;
wire \datamem|data_ram~3047_combout ;
wire \datamem|data_ram~1783_q ;
wire \datamem|data_ram~3048_combout ;
wire \datamem|data_ram~1143_q ;
wire \datamem|data_ram~631_q ;
wire \datamem|data_ram~119_q ;
wire \datamem|data_ram~3049_combout ;
wire \datamem|data_ram~1655_q ;
wire \datamem|data_ram~3050_combout ;
wire \datamem|data_ram~3051_combout ;
wire \datamem|data_ram~1015_q ;
wire \datamem|data_ram~1527_q ;
wire \datamem|data_ram~503_q ;
wire \datamem|data_ram~3052_combout ;
wire \datamem|data_ram~2039_q ;
wire \datamem|data_ram~3053_combout ;
wire \datamem|data_ram~3054_combout ;
wire \datamem|data_ram~3055_combout ;
wire \rvcpu|dp|resultmux|y[23]~48_combout ;
wire \rvcpu|dp|srcbmux|y[23]~8_combout ;
wire \Ext_WriteData[22]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~726_q ;
wire \rvcpu|dp|rf|reg_file_arr~854_q ;
wire \rvcpu|dp|rf|reg_file_arr~598_q ;
wire \rvcpu|dp|rf|reg_file_arr~1468_combout ;
wire \rvcpu|dp|rf|reg_file_arr~982_q ;
wire \rvcpu|dp|rf|reg_file_arr~1469_combout ;
wire \rvcpu|dp|rf|reg_file_arr~822_q ;
wire \rvcpu|dp|rf|reg_file_arr~694_q ;
wire \rvcpu|dp|rf|reg_file_arr~566_q ;
wire \rvcpu|dp|rf|reg_file_arr~1470_combout ;
wire \rvcpu|dp|rf|reg_file_arr~950_q ;
wire \rvcpu|dp|rf|reg_file_arr~1471_combout ;
wire \rvcpu|dp|rf|reg_file_arr~662_q ;
wire \rvcpu|dp|rf|reg_file_arr~790_q ;
wire \rvcpu|dp|rf|reg_file_arr~534_q ;
wire \rvcpu|dp|rf|reg_file_arr~1472_combout ;
wire \rvcpu|dp|rf|reg_file_arr~918_q ;
wire \rvcpu|dp|rf|reg_file_arr~1473_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1474_combout ;
wire \rvcpu|dp|rf|reg_file_arr~886_q ;
wire \rvcpu|dp|rf|reg_file_arr~758_q ;
wire \rvcpu|dp|rf|reg_file_arr~630_q ;
wire \rvcpu|dp|rf|reg_file_arr~1475_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1014_q ;
wire \rvcpu|dp|rf|reg_file_arr~1476_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1477_combout ;
wire \rvcpu|dp|rf|reg_file_arr~342_q ;
wire \rvcpu|dp|rf|reg_file_arr~310_q ;
wire \rvcpu|dp|rf|reg_file_arr~278_q ;
wire \rvcpu|dp|rf|reg_file_arr~1478_combout ;
wire \rvcpu|dp|rf|reg_file_arr~374_q ;
wire \rvcpu|dp|rf|reg_file_arr~1479_combout ;
wire \rvcpu|dp|rf|reg_file_arr~214_q ;
wire \rvcpu|dp|rf|reg_file_arr~150_q ;
wire \rvcpu|dp|rf|reg_file_arr~1480_combout ;
wire \rvcpu|dp|rf|reg_file_arr~246_q ;
wire \rvcpu|dp|rf|reg_file_arr~1481_combout ;
wire \rvcpu|dp|rf|reg_file_arr~86_q ;
wire \rvcpu|dp|rf|reg_file_arr~54_q ;
wire \rvcpu|dp|rf|reg_file_arr~22_q ;
wire \rvcpu|dp|rf|reg_file_arr~1482_combout ;
wire \rvcpu|dp|rf|reg_file_arr~118_q ;
wire \rvcpu|dp|rf|reg_file_arr~1483_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1484_combout ;
wire \rvcpu|dp|rf|reg_file_arr~438_q ;
wire \rvcpu|dp|rf|reg_file_arr~470_q ;
wire \rvcpu|dp|rf|reg_file_arr~406_q ;
wire \rvcpu|dp|rf|reg_file_arr~1485_combout ;
wire \rvcpu|dp|rf|reg_file_arr~502_q ;
wire \rvcpu|dp|rf|reg_file_arr~1486_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1487_combout ;
wire \rvcpu|dp|rf|rd_data2[22]~22_combout ;
wire \WriteData~22_combout ;
wire \datamem|data_ram~1366_q ;
wire \datamem|data_ram~1334_q ;
wire \datamem|data_ram~1302_q ;
wire \datamem|data_ram~2972_combout ;
wire \datamem|data_ram~1398_q ;
wire \datamem|data_ram~2973_combout ;
wire \datamem|data_ram~1206_q ;
wire \datamem|data_ram~1238_q ;
wire \datamem|data_ram~1174_q ;
wire \datamem|data_ram~2974_combout ;
wire \datamem|data_ram~1270_q ;
wire \datamem|data_ram~2975_combout ;
wire \datamem|data_ram~1110_q ;
wire \datamem|data_ram~1078_q ;
wire \datamem|data_ram~1046_q ;
wire \datamem|data_ram~2976_combout ;
wire \datamem|data_ram~1142_q ;
wire \datamem|data_ram~2977_combout ;
wire \datamem|data_ram~2978_combout ;
wire \datamem|data_ram~1462_q ;
wire \datamem|data_ram~1494_q ;
wire \datamem|data_ram~1430_q ;
wire \datamem|data_ram~2979_combout ;
wire \datamem|data_ram~1526_q ;
wire \datamem|data_ram~2980_combout ;
wire \datamem|data_ram~2981_combout ;
wire \datamem|data_ram~694_q ;
wire \datamem|data_ram~822_q ;
wire \datamem|data_ram~566_q ;
wire \datamem|data_ram~2982_combout ;
wire \datamem|data_ram~950_q ;
wire \datamem|data_ram~2983_combout ;
wire \datamem|data_ram~854_q ;
wire \datamem|data_ram~726_q ;
wire \datamem|data_ram~598_q ;
wire \datamem|data_ram~2984_combout ;
wire \datamem|data_ram~982_q ;
wire \datamem|data_ram~2985_combout ;
wire \datamem|data_ram~790_q ;
wire \datamem|data_ram~662_q ;
wire \datamem|data_ram~534_q ;
wire \datamem|data_ram~2986_combout ;
wire \datamem|data_ram~918_q ;
wire \datamem|data_ram~2987_combout ;
wire \datamem|data_ram~2988_combout ;
wire \datamem|data_ram~758_q ;
wire \datamem|data_ram~886_q ;
wire \datamem|data_ram~630_q ;
wire \datamem|data_ram~2989_combout ;
wire \datamem|data_ram~1014_q ;
wire \datamem|data_ram~2990_combout ;
wire \datamem|data_ram~2991_combout ;
wire \datamem|data_ram~214_q ;
wire \datamem|data_ram~182_q ;
wire \datamem|data_ram~150_q ;
wire \datamem|data_ram~2992_combout ;
wire \datamem|data_ram~246_q ;
wire \datamem|data_ram~2993_combout ;
wire \datamem|data_ram~310_q ;
wire \datamem|data_ram~342_q ;
wire \datamem|data_ram~278_q ;
wire \datamem|data_ram~2994_combout ;
wire \datamem|data_ram~374_q ;
wire \datamem|data_ram~2995_combout ;
wire \datamem|data_ram~54_q ;
wire \datamem|data_ram~86_q ;
wire \datamem|data_ram~22_q ;
wire \datamem|data_ram~2996_combout ;
wire \datamem|data_ram~118_q ;
wire \datamem|data_ram~2997_combout ;
wire \datamem|data_ram~2998_combout ;
wire \datamem|data_ram~470_q ;
wire \datamem|data_ram~438_q ;
wire \datamem|data_ram~406_q ;
wire \datamem|data_ram~2999_combout ;
wire \datamem|data_ram~502_q ;
wire \datamem|data_ram~3000_combout ;
wire \datamem|data_ram~3001_combout ;
wire \datamem|data_ram~3002_combout ;
wire \datamem|data_ram~1750_q ;
wire \datamem|data_ram~1878_q ;
wire \datamem|data_ram~1622_q ;
wire \datamem|data_ram~3003_combout ;
wire \datamem|data_ram~2006_q ;
wire \datamem|data_ram~3004_combout ;
wire \datamem|data_ram~1846_q ;
wire \datamem|data_ram~1718_q ;
wire \datamem|data_ram~1590_q ;
wire \datamem|data_ram~3005_combout ;
wire \datamem|data_ram~1974_q ;
wire \datamem|data_ram~3006_combout ;
wire \datamem|data_ram~1686_q ;
wire \datamem|data_ram~1814_q ;
wire \datamem|data_ram~1558_q ;
wire \datamem|data_ram~3007_combout ;
wire \datamem|data_ram~1942_q ;
wire \datamem|data_ram~3008_combout ;
wire \datamem|data_ram~3009_combout ;
wire \datamem|data_ram~1910_q ;
wire \datamem|data_ram~1782_q ;
wire \datamem|data_ram~1654_q ;
wire \datamem|data_ram~3010_combout ;
wire \datamem|data_ram~2038_q ;
wire \datamem|data_ram~3011_combout ;
wire \datamem|data_ram~3012_combout ;
wire \datamem|data_ram~3013_combout ;
wire \rvcpu|dp|resultmux|y[22]~46_combout ;
wire \rvcpu|dp|srcbmux|y[22]~9_combout ;
wire \Ext_WriteData[21]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~693_q ;
wire \rvcpu|dp|rf|reg_file_arr~821_q ;
wire \rvcpu|dp|rf|reg_file_arr~565_q ;
wire \rvcpu|dp|rf|reg_file_arr~1448_combout ;
wire \rvcpu|dp|rf|reg_file_arr~949_q ;
wire \rvcpu|dp|rf|reg_file_arr~1449_combout ;
wire \rvcpu|dp|rf|reg_file_arr~853_q ;
wire \rvcpu|dp|rf|reg_file_arr~725_q ;
wire \rvcpu|dp|rf|reg_file_arr~597_q ;
wire \rvcpu|dp|rf|reg_file_arr~1450_combout ;
wire \rvcpu|dp|rf|reg_file_arr~981_q ;
wire \rvcpu|dp|rf|reg_file_arr~1451_combout ;
wire \rvcpu|dp|rf|reg_file_arr~789_q ;
wire \rvcpu|dp|rf|reg_file_arr~661_q ;
wire \rvcpu|dp|rf|reg_file_arr~533_q ;
wire \rvcpu|dp|rf|reg_file_arr~1452_combout ;
wire \rvcpu|dp|rf|reg_file_arr~917_q ;
wire \rvcpu|dp|rf|reg_file_arr~1453_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1454_combout ;
wire \rvcpu|dp|rf|reg_file_arr~757_q ;
wire \rvcpu|dp|rf|reg_file_arr~885_q ;
wire \rvcpu|dp|rf|reg_file_arr~629_q ;
wire \rvcpu|dp|rf|reg_file_arr~1455_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1013_q ;
wire \rvcpu|dp|rf|reg_file_arr~1456_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1457_combout ;
wire \rvcpu|dp|rf|reg_file_arr~213_q ;
wire \rvcpu|dp|rf|reg_file_arr~149_q ;
wire \rvcpu|dp|rf|reg_file_arr~1458_combout ;
wire \rvcpu|dp|rf|reg_file_arr~245_q ;
wire \rvcpu|dp|rf|reg_file_arr~1459_combout ;
wire \rvcpu|dp|rf|reg_file_arr~309_q ;
wire \rvcpu|dp|rf|reg_file_arr~341_q ;
wire \rvcpu|dp|rf|reg_file_arr~277_q ;
wire \rvcpu|dp|rf|reg_file_arr~1460_combout ;
wire \rvcpu|dp|rf|reg_file_arr~373_q ;
wire \rvcpu|dp|rf|reg_file_arr~1461_combout ;
wire \rvcpu|dp|rf|reg_file_arr~53_q ;
wire \rvcpu|dp|rf|reg_file_arr~85_q ;
wire \rvcpu|dp|rf|reg_file_arr~21_q ;
wire \rvcpu|dp|rf|reg_file_arr~1462_combout ;
wire \rvcpu|dp|rf|reg_file_arr~117_q ;
wire \rvcpu|dp|rf|reg_file_arr~1463_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1464_combout ;
wire \rvcpu|dp|rf|reg_file_arr~469_q ;
wire \rvcpu|dp|rf|reg_file_arr~437_q ;
wire \rvcpu|dp|rf|reg_file_arr~405_q ;
wire \rvcpu|dp|rf|reg_file_arr~1465_combout ;
wire \rvcpu|dp|rf|reg_file_arr~501_q ;
wire \rvcpu|dp|rf|reg_file_arr~1466_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1467_combout ;
wire \rvcpu|dp|rf|rd_data2[21]~21_combout ;
wire \WriteData~21_combout ;
wire \datamem|data_ram~1237_q ;
wire \datamem|data_ram~725_q ;
wire \datamem|data_ram~213_q ;
wire \datamem|data_ram~2930_combout ;
wire \datamem|data_ram~1749_q ;
wire \datamem|data_ram~2931_combout ;
wire \datamem|data_ram~693_q ;
wire \datamem|data_ram~1205_q ;
wire \datamem|data_ram~181_q ;
wire \datamem|data_ram~2932_combout ;
wire \datamem|data_ram~1717_q ;
wire \datamem|data_ram~2933_combout ;
wire \datamem|data_ram~1173_q ;
wire \datamem|data_ram~661_q ;
wire \datamem|data_ram~149_q ;
wire \datamem|data_ram~2934_combout ;
wire \datamem|data_ram~1685_q ;
wire \datamem|data_ram~2935_combout ;
wire \datamem|data_ram~2936_combout ;
wire \datamem|data_ram~757_q ;
wire \datamem|data_ram~1269_q ;
wire \datamem|data_ram~245_q ;
wire \datamem|data_ram~2937_combout ;
wire \datamem|data_ram~1781_q ;
wire \datamem|data_ram~2938_combout ;
wire \datamem|data_ram~2939_combout ;
wire \datamem|data_ram~821_q ;
wire \datamem|data_ram~1333_q ;
wire \datamem|data_ram~309_q ;
wire \datamem|data_ram~2940_combout ;
wire \datamem|data_ram~1845_q ;
wire \datamem|data_ram~2941_combout ;
wire \datamem|data_ram~1365_q ;
wire \datamem|data_ram~853_q ;
wire \datamem|data_ram~341_q ;
wire \datamem|data_ram~2942_combout ;
wire \datamem|data_ram~1877_q ;
wire \datamem|data_ram~2943_combout ;
wire \datamem|data_ram~1301_q ;
wire \datamem|data_ram~789_q ;
wire \datamem|data_ram~277_q ;
wire \datamem|data_ram~2944_combout ;
wire \datamem|data_ram~1813_q ;
wire \datamem|data_ram~2945_combout ;
wire \datamem|data_ram~2946_combout ;
wire \datamem|data_ram~885_q ;
wire \datamem|data_ram~1397_q ;
wire \datamem|data_ram~373_q ;
wire \datamem|data_ram~2947_combout ;
wire \datamem|data_ram~1909_q ;
wire \datamem|data_ram~2948_combout ;
wire \datamem|data_ram~2949_combout ;
wire \datamem|data_ram~565_q ;
wire \datamem|data_ram~1077_q ;
wire \datamem|data_ram~53_q ;
wire \datamem|data_ram~2950_combout ;
wire \datamem|data_ram~1589_q ;
wire \datamem|data_ram~2951_combout ;
wire \datamem|data_ram~1109_q ;
wire \datamem|data_ram~597_q ;
wire \datamem|data_ram~85_q ;
wire \datamem|data_ram~2952_combout ;
wire \datamem|data_ram~1621_q ;
wire \datamem|data_ram~2953_combout ;
wire \datamem|data_ram~1045_q ;
wire \datamem|data_ram~533_q ;
wire \datamem|data_ram~21_q ;
wire \datamem|data_ram~2954_combout ;
wire \datamem|data_ram~1557_q ;
wire \datamem|data_ram~2955_combout ;
wire \datamem|data_ram~2956_combout ;
wire \datamem|data_ram~629_q ;
wire \datamem|data_ram~1141_q ;
wire \datamem|data_ram~117_q ;
wire \datamem|data_ram~2957_combout ;
wire \datamem|data_ram~1653_q ;
wire \datamem|data_ram~2958_combout ;
wire \datamem|data_ram~2959_combout ;
wire \datamem|data_ram~2960_combout ;
wire \datamem|data_ram~1493_q ;
wire \datamem|data_ram~981_q ;
wire \datamem|data_ram~469_q ;
wire \datamem|data_ram~2961_combout ;
wire \datamem|data_ram~2005_q ;
wire \datamem|data_ram~2962_combout ;
wire \datamem|data_ram~949_q ;
wire \datamem|data_ram~1461_q ;
wire \datamem|data_ram~437_q ;
wire \datamem|data_ram~2963_combout ;
wire \datamem|data_ram~1973_q ;
wire \datamem|data_ram~2964_combout ;
wire \datamem|data_ram~1429_q ;
wire \datamem|data_ram~917_q ;
wire \datamem|data_ram~405_q ;
wire \datamem|data_ram~2965_combout ;
wire \datamem|data_ram~1941_q ;
wire \datamem|data_ram~2966_combout ;
wire \datamem|data_ram~2967_combout ;
wire \datamem|data_ram~1013_q ;
wire \datamem|data_ram~1525_q ;
wire \datamem|data_ram~501_q ;
wire \datamem|data_ram~2968_combout ;
wire \datamem|data_ram~2037_q ;
wire \datamem|data_ram~2969_combout ;
wire \datamem|data_ram~2970_combout ;
wire \datamem|data_ram~2971_combout ;
wire \rvcpu|dp|resultmux|y[21]~44_combout ;
wire \rvcpu|dp|srcbmux|y[21]~10_combout ;
wire \Ext_WriteData[20]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~724_q ;
wire \rvcpu|dp|rf|reg_file_arr~852_q ;
wire \rvcpu|dp|rf|reg_file_arr~596_q ;
wire \rvcpu|dp|rf|reg_file_arr~1428_combout ;
wire \rvcpu|dp|rf|reg_file_arr~980_q ;
wire \rvcpu|dp|rf|reg_file_arr~1429_combout ;
wire \rvcpu|dp|rf|reg_file_arr~820_q ;
wire \rvcpu|dp|rf|reg_file_arr~692_q ;
wire \rvcpu|dp|rf|reg_file_arr~564_q ;
wire \rvcpu|dp|rf|reg_file_arr~1430_combout ;
wire \rvcpu|dp|rf|reg_file_arr~948_q ;
wire \rvcpu|dp|rf|reg_file_arr~1431_combout ;
wire \rvcpu|dp|rf|reg_file_arr~660_q ;
wire \rvcpu|dp|rf|reg_file_arr~788_q ;
wire \rvcpu|dp|rf|reg_file_arr~532_q ;
wire \rvcpu|dp|rf|reg_file_arr~1432_combout ;
wire \rvcpu|dp|rf|reg_file_arr~916_q ;
wire \rvcpu|dp|rf|reg_file_arr~1433_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1434_combout ;
wire \rvcpu|dp|rf|reg_file_arr~884_q ;
wire \rvcpu|dp|rf|reg_file_arr~756_q ;
wire \rvcpu|dp|rf|reg_file_arr~628_q ;
wire \rvcpu|dp|rf|reg_file_arr~1435_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1012_q ;
wire \rvcpu|dp|rf|reg_file_arr~1436_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1437_combout ;
wire \rvcpu|dp|rf|reg_file_arr~340_q ;
wire \rvcpu|dp|rf|reg_file_arr~308_q ;
wire \rvcpu|dp|rf|reg_file_arr~276_q ;
wire \rvcpu|dp|rf|reg_file_arr~1438_combout ;
wire \rvcpu|dp|rf|reg_file_arr~372_q ;
wire \rvcpu|dp|rf|reg_file_arr~1439_combout ;
wire \rvcpu|dp|rf|reg_file_arr~212_q ;
wire \rvcpu|dp|rf|reg_file_arr~148_q ;
wire \rvcpu|dp|rf|reg_file_arr~1440_combout ;
wire \rvcpu|dp|rf|reg_file_arr~244_q ;
wire \rvcpu|dp|rf|reg_file_arr~1441_combout ;
wire \rvcpu|dp|rf|reg_file_arr~84_q ;
wire \rvcpu|dp|rf|reg_file_arr~52_q ;
wire \rvcpu|dp|rf|reg_file_arr~20_q ;
wire \rvcpu|dp|rf|reg_file_arr~1442_combout ;
wire \rvcpu|dp|rf|reg_file_arr~116_q ;
wire \rvcpu|dp|rf|reg_file_arr~1443_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1444_combout ;
wire \rvcpu|dp|rf|reg_file_arr~436_q ;
wire \rvcpu|dp|rf|reg_file_arr~468_q ;
wire \rvcpu|dp|rf|reg_file_arr~404_q ;
wire \rvcpu|dp|rf|reg_file_arr~1445_combout ;
wire \rvcpu|dp|rf|reg_file_arr~500_q ;
wire \rvcpu|dp|rf|reg_file_arr~1446_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1447_combout ;
wire \rvcpu|dp|rf|rd_data2[20]~20_combout ;
wire \WriteData~20_combout ;
wire \datamem|data_ram~1332_q ;
wire \datamem|data_ram~820_q ;
wire \datamem|data_ram~308_q ;
wire \datamem|data_ram~2888_combout ;
wire \datamem|data_ram~1844_q ;
wire \datamem|data_ram~2889_combout ;
wire \datamem|data_ram~692_q ;
wire \datamem|data_ram~1204_q ;
wire \datamem|data_ram~180_q ;
wire \datamem|data_ram~2890_combout ;
wire \datamem|data_ram~1716_q ;
wire \datamem|data_ram~2891_combout ;
wire \datamem|data_ram~1076_q ;
wire \datamem|data_ram~564_q ;
wire \datamem|data_ram~52_q ;
wire \datamem|data_ram~2892_combout ;
wire \datamem|data_ram~1588_q ;
wire \datamem|data_ram~2893_combout ;
wire \datamem|data_ram~2894_combout ;
wire \datamem|data_ram~948_q ;
wire \datamem|data_ram~1460_q ;
wire \datamem|data_ram~436_q ;
wire \datamem|data_ram~2895_combout ;
wire \datamem|data_ram~1972_q ;
wire \datamem|data_ram~2896_combout ;
wire \datamem|data_ram~2897_combout ;
wire \datamem|data_ram~724_q ;
wire \datamem|data_ram~1236_q ;
wire \datamem|data_ram~212_q ;
wire \datamem|data_ram~2898_combout ;
wire \datamem|data_ram~1748_q ;
wire \datamem|data_ram~2899_combout ;
wire \datamem|data_ram~1364_q ;
wire \datamem|data_ram~852_q ;
wire \datamem|data_ram~340_q ;
wire \datamem|data_ram~2900_combout ;
wire \datamem|data_ram~1876_q ;
wire \datamem|data_ram~2901_combout ;
wire \datamem|data_ram~1108_q ;
wire \datamem|data_ram~596_q ;
wire \datamem|data_ram~84_q ;
wire \datamem|data_ram~2902_combout ;
wire \datamem|data_ram~1620_q ;
wire \datamem|data_ram~2903_combout ;
wire \datamem|data_ram~2904_combout ;
wire \datamem|data_ram~980_q ;
wire \datamem|data_ram~1492_q ;
wire \datamem|data_ram~468_q ;
wire \datamem|data_ram~2905_combout ;
wire \datamem|data_ram~2004_q ;
wire \datamem|data_ram~2906_combout ;
wire \datamem|data_ram~2907_combout ;
wire \datamem|data_ram~660_q ;
wire \datamem|data_ram~1172_q ;
wire \datamem|data_ram~148_q ;
wire \datamem|data_ram~2908_combout ;
wire \datamem|data_ram~1684_q ;
wire \datamem|data_ram~2909_combout ;
wire \datamem|data_ram~1300_q ;
wire \datamem|data_ram~788_q ;
wire \datamem|data_ram~276_q ;
wire \datamem|data_ram~2910_combout ;
wire \datamem|data_ram~1812_q ;
wire \datamem|data_ram~2911_combout ;
wire \datamem|data_ram~1044_q ;
wire \datamem|data_ram~532_q ;
wire \datamem|data_ram~20_q ;
wire \datamem|data_ram~2912_combout ;
wire \datamem|data_ram~1556_q ;
wire \datamem|data_ram~2913_combout ;
wire \datamem|data_ram~2914_combout ;
wire \datamem|data_ram~916_q ;
wire \datamem|data_ram~1428_q ;
wire \datamem|data_ram~404_q ;
wire \datamem|data_ram~2915_combout ;
wire \datamem|data_ram~1940_q ;
wire \datamem|data_ram~2916_combout ;
wire \datamem|data_ram~2917_combout ;
wire \datamem|data_ram~2918_combout ;
wire \datamem|data_ram~1396_q ;
wire \datamem|data_ram~884_q ;
wire \datamem|data_ram~372_q ;
wire \datamem|data_ram~2919_combout ;
wire \datamem|data_ram~1908_q ;
wire \datamem|data_ram~2920_combout ;
wire \datamem|data_ram~756_q ;
wire \datamem|data_ram~1268_q ;
wire \datamem|data_ram~244_q ;
wire \datamem|data_ram~2921_combout ;
wire \datamem|data_ram~1780_q ;
wire \datamem|data_ram~2922_combout ;
wire \datamem|data_ram~1140_q ;
wire \datamem|data_ram~628_q ;
wire \datamem|data_ram~116_q ;
wire \datamem|data_ram~2923_combout ;
wire \datamem|data_ram~1652_q ;
wire \datamem|data_ram~2924_combout ;
wire \datamem|data_ram~2925_combout ;
wire \datamem|data_ram~1012_q ;
wire \datamem|data_ram~1524_q ;
wire \datamem|data_ram~500_q ;
wire \datamem|data_ram~2926_combout ;
wire \datamem|data_ram~2036_q ;
wire \datamem|data_ram~2927_combout ;
wire \datamem|data_ram~2928_combout ;
wire \datamem|data_ram~2929_combout ;
wire \rvcpu|dp|resultmux|y[20]~42_combout ;
wire \rvcpu|dp|srcbmux|y[20]~11_combout ;
wire \Ext_WriteData[19]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~691_q ;
wire \rvcpu|dp|rf|reg_file_arr~819_q ;
wire \rvcpu|dp|rf|reg_file_arr~563_q ;
wire \rvcpu|dp|rf|reg_file_arr~1408_combout ;
wire \rvcpu|dp|rf|reg_file_arr~947_q ;
wire \rvcpu|dp|rf|reg_file_arr~1409_combout ;
wire \rvcpu|dp|rf|reg_file_arr~851_q ;
wire \rvcpu|dp|rf|reg_file_arr~723_q ;
wire \rvcpu|dp|rf|reg_file_arr~595_q ;
wire \rvcpu|dp|rf|reg_file_arr~1410_combout ;
wire \rvcpu|dp|rf|reg_file_arr~979_q ;
wire \rvcpu|dp|rf|reg_file_arr~1411_combout ;
wire \rvcpu|dp|rf|reg_file_arr~787_q ;
wire \rvcpu|dp|rf|reg_file_arr~659_q ;
wire \rvcpu|dp|rf|reg_file_arr~531_q ;
wire \rvcpu|dp|rf|reg_file_arr~1412_combout ;
wire \rvcpu|dp|rf|reg_file_arr~915_q ;
wire \rvcpu|dp|rf|reg_file_arr~1413_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1414_combout ;
wire \rvcpu|dp|rf|reg_file_arr~755_q ;
wire \rvcpu|dp|rf|reg_file_arr~883_q ;
wire \rvcpu|dp|rf|reg_file_arr~627_q ;
wire \rvcpu|dp|rf|reg_file_arr~1415_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1011_q ;
wire \rvcpu|dp|rf|reg_file_arr~1416_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1417_combout ;
wire \rvcpu|dp|rf|reg_file_arr~211_q ;
wire \rvcpu|dp|rf|reg_file_arr~147_q ;
wire \rvcpu|dp|rf|reg_file_arr~1418_combout ;
wire \rvcpu|dp|rf|reg_file_arr~243_q ;
wire \rvcpu|dp|rf|reg_file_arr~1419_combout ;
wire \rvcpu|dp|rf|reg_file_arr~307_q ;
wire \rvcpu|dp|rf|reg_file_arr~339_q ;
wire \rvcpu|dp|rf|reg_file_arr~275_q ;
wire \rvcpu|dp|rf|reg_file_arr~1420_combout ;
wire \rvcpu|dp|rf|reg_file_arr~371_q ;
wire \rvcpu|dp|rf|reg_file_arr~1421_combout ;
wire \rvcpu|dp|rf|reg_file_arr~51_q ;
wire \rvcpu|dp|rf|reg_file_arr~83_q ;
wire \rvcpu|dp|rf|reg_file_arr~19_q ;
wire \rvcpu|dp|rf|reg_file_arr~1422_combout ;
wire \rvcpu|dp|rf|reg_file_arr~115_q ;
wire \rvcpu|dp|rf|reg_file_arr~1423_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1424_combout ;
wire \rvcpu|dp|rf|reg_file_arr~467_q ;
wire \rvcpu|dp|rf|reg_file_arr~435_q ;
wire \rvcpu|dp|rf|reg_file_arr~403_q ;
wire \rvcpu|dp|rf|reg_file_arr~1425_combout ;
wire \rvcpu|dp|rf|reg_file_arr~499_q ;
wire \rvcpu|dp|rf|reg_file_arr~1426_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1427_combout ;
wire \rvcpu|dp|rf|rd_data2[19]~19_combout ;
wire \WriteData~19_combout ;
wire \datamem|data_ram~691_q ;
wire \datamem|data_ram~819_q ;
wire \datamem|data_ram~563_q ;
wire \datamem|data_ram~2846_combout ;
wire \datamem|data_ram~947_q ;
wire \datamem|data_ram~2847_combout ;
wire \datamem|data_ram~851_q ;
wire \datamem|data_ram~723_q ;
wire \datamem|data_ram~595_q ;
wire \datamem|data_ram~2848_combout ;
wire \datamem|data_ram~979_q ;
wire \datamem|data_ram~2849_combout ;
wire \datamem|data_ram~787_q ;
wire \datamem|data_ram~659_q ;
wire \datamem|data_ram~531_q ;
wire \datamem|data_ram~2850_combout ;
wire \datamem|data_ram~915_q ;
wire \datamem|data_ram~2851_combout ;
wire \datamem|data_ram~2852_combout ;
wire \datamem|data_ram~755_q ;
wire \datamem|data_ram~883_q ;
wire \datamem|data_ram~627_q ;
wire \datamem|data_ram~2853_combout ;
wire \datamem|data_ram~1011_q ;
wire \datamem|data_ram~2854_combout ;
wire \datamem|data_ram~2855_combout ;
wire \datamem|data_ram~1363_q ;
wire \datamem|data_ram~1331_q ;
wire \datamem|data_ram~1299_q ;
wire \datamem|data_ram~2856_combout ;
wire \datamem|data_ram~1395_q ;
wire \datamem|data_ram~2857_combout ;
wire \datamem|data_ram~1203_q ;
wire \datamem|data_ram~1235_q ;
wire \datamem|data_ram~1171_q ;
wire \datamem|data_ram~2858_combout ;
wire \datamem|data_ram~1267_q ;
wire \datamem|data_ram~2859_combout ;
wire \datamem|data_ram~1107_q ;
wire \datamem|data_ram~1075_q ;
wire \datamem|data_ram~1043_q ;
wire \datamem|data_ram~2860_combout ;
wire \datamem|data_ram~1139_q ;
wire \datamem|data_ram~2861_combout ;
wire \datamem|data_ram~2862_combout ;
wire \datamem|data_ram~1459_q ;
wire \datamem|data_ram~1491_q ;
wire \datamem|data_ram~1427_q ;
wire \datamem|data_ram~2863_combout ;
wire \datamem|data_ram~1523_q ;
wire \datamem|data_ram~2864_combout ;
wire \datamem|data_ram~2865_combout ;
wire \datamem|data_ram~211_q ;
wire \datamem|data_ram~179_q ;
wire \datamem|data_ram~147_q ;
wire \datamem|data_ram~2866_combout ;
wire \datamem|data_ram~243_q ;
wire \datamem|data_ram~2867_combout ;
wire \datamem|data_ram~307_q ;
wire \datamem|data_ram~339_q ;
wire \datamem|data_ram~275_q ;
wire \datamem|data_ram~2868_combout ;
wire \datamem|data_ram~371_q ;
wire \datamem|data_ram~2869_combout ;
wire \datamem|data_ram~51_q ;
wire \datamem|data_ram~83_q ;
wire \datamem|data_ram~19_q ;
wire \datamem|data_ram~2870_combout ;
wire \datamem|data_ram~115_q ;
wire \datamem|data_ram~2871_combout ;
wire \datamem|data_ram~2872_combout ;
wire \datamem|data_ram~467_q ;
wire \datamem|data_ram~435_q ;
wire \datamem|data_ram~403_q ;
wire \datamem|data_ram~2873_combout ;
wire \datamem|data_ram~499_q ;
wire \datamem|data_ram~2874_combout ;
wire \datamem|data_ram~2875_combout ;
wire \datamem|data_ram~2876_combout ;
wire \datamem|data_ram~1747_q ;
wire \datamem|data_ram~1875_q ;
wire \datamem|data_ram~1619_q ;
wire \datamem|data_ram~2877_combout ;
wire \datamem|data_ram~2003_q ;
wire \datamem|data_ram~2878_combout ;
wire \datamem|data_ram~1843_q ;
wire \datamem|data_ram~1715_q ;
wire \datamem|data_ram~1587_q ;
wire \datamem|data_ram~2879_combout ;
wire \datamem|data_ram~1971_q ;
wire \datamem|data_ram~2880_combout ;
wire \datamem|data_ram~1683_q ;
wire \datamem|data_ram~1811_q ;
wire \datamem|data_ram~1555_q ;
wire \datamem|data_ram~2881_combout ;
wire \datamem|data_ram~1939_q ;
wire \datamem|data_ram~2882_combout ;
wire \datamem|data_ram~2883_combout ;
wire \datamem|data_ram~1907_q ;
wire \datamem|data_ram~1779_q ;
wire \datamem|data_ram~1651_q ;
wire \datamem|data_ram~2884_combout ;
wire \datamem|data_ram~2035_q ;
wire \datamem|data_ram~2885_combout ;
wire \datamem|data_ram~2886_combout ;
wire \datamem|data_ram~2887_combout ;
wire \rvcpu|dp|resultmux|y[19]~40_combout ;
wire \rvcpu|dp|srcbmux|y[19]~12_combout ;
wire \Ext_WriteData[18]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~722_q ;
wire \rvcpu|dp|rf|reg_file_arr~850_q ;
wire \rvcpu|dp|rf|reg_file_arr~594_q ;
wire \rvcpu|dp|rf|reg_file_arr~1388_combout ;
wire \rvcpu|dp|rf|reg_file_arr~978_q ;
wire \rvcpu|dp|rf|reg_file_arr~1389_combout ;
wire \rvcpu|dp|rf|reg_file_arr~818_q ;
wire \rvcpu|dp|rf|reg_file_arr~690_q ;
wire \rvcpu|dp|rf|reg_file_arr~562_q ;
wire \rvcpu|dp|rf|reg_file_arr~1390_combout ;
wire \rvcpu|dp|rf|reg_file_arr~946_q ;
wire \rvcpu|dp|rf|reg_file_arr~1391_combout ;
wire \rvcpu|dp|rf|reg_file_arr~658_q ;
wire \rvcpu|dp|rf|reg_file_arr~786_q ;
wire \rvcpu|dp|rf|reg_file_arr~530_q ;
wire \rvcpu|dp|rf|reg_file_arr~1392_combout ;
wire \rvcpu|dp|rf|reg_file_arr~914_q ;
wire \rvcpu|dp|rf|reg_file_arr~1393_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1394_combout ;
wire \rvcpu|dp|rf|reg_file_arr~882_q ;
wire \rvcpu|dp|rf|reg_file_arr~754_q ;
wire \rvcpu|dp|rf|reg_file_arr~626_q ;
wire \rvcpu|dp|rf|reg_file_arr~1395_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1010_q ;
wire \rvcpu|dp|rf|reg_file_arr~1396_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1397_combout ;
wire \rvcpu|dp|rf|reg_file_arr~338_q ;
wire \rvcpu|dp|rf|reg_file_arr~306_q ;
wire \rvcpu|dp|rf|reg_file_arr~274_q ;
wire \rvcpu|dp|rf|reg_file_arr~1398_combout ;
wire \rvcpu|dp|rf|reg_file_arr~370_q ;
wire \rvcpu|dp|rf|reg_file_arr~1399_combout ;
wire \rvcpu|dp|rf|reg_file_arr~210_q ;
wire \rvcpu|dp|rf|reg_file_arr~146_q ;
wire \rvcpu|dp|rf|reg_file_arr~1400_combout ;
wire \rvcpu|dp|rf|reg_file_arr~242_q ;
wire \rvcpu|dp|rf|reg_file_arr~1401_combout ;
wire \rvcpu|dp|rf|reg_file_arr~82_q ;
wire \rvcpu|dp|rf|reg_file_arr~50_q ;
wire \rvcpu|dp|rf|reg_file_arr~18_q ;
wire \rvcpu|dp|rf|reg_file_arr~1402_combout ;
wire \rvcpu|dp|rf|reg_file_arr~114_q ;
wire \rvcpu|dp|rf|reg_file_arr~1403_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1404_combout ;
wire \rvcpu|dp|rf|reg_file_arr~434_q ;
wire \rvcpu|dp|rf|reg_file_arr~466_q ;
wire \rvcpu|dp|rf|reg_file_arr~402_q ;
wire \rvcpu|dp|rf|reg_file_arr~1405_combout ;
wire \rvcpu|dp|rf|reg_file_arr~498_q ;
wire \rvcpu|dp|rf|reg_file_arr~1406_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1407_combout ;
wire \rvcpu|dp|rf|rd_data2[18]~18_combout ;
wire \WriteData~18_combout ;
wire \datamem|data_ram~818_q ;
wire \datamem|data_ram~1330_q ;
wire \datamem|data_ram~306_q ;
wire \datamem|data_ram~2804_combout ;
wire \datamem|data_ram~1842_q ;
wire \datamem|data_ram~2805_combout ;
wire \datamem|data_ram~1362_q ;
wire \datamem|data_ram~850_q ;
wire \datamem|data_ram~338_q ;
wire \datamem|data_ram~2806_combout ;
wire \datamem|data_ram~1874_q ;
wire \datamem|data_ram~2807_combout ;
wire \datamem|data_ram~1298_q ;
wire \datamem|data_ram~786_q ;
wire \datamem|data_ram~274_q ;
wire \datamem|data_ram~2808_combout ;
wire \datamem|data_ram~1810_q ;
wire \datamem|data_ram~2809_combout ;
wire \datamem|data_ram~2810_combout ;
wire \datamem|data_ram~882_q ;
wire \datamem|data_ram~1394_q ;
wire \datamem|data_ram~370_q ;
wire \datamem|data_ram~2811_combout ;
wire \datamem|data_ram~1906_q ;
wire \datamem|data_ram~2812_combout ;
wire \datamem|data_ram~2813_combout ;
wire \datamem|data_ram~1234_q ;
wire \datamem|data_ram~722_q ;
wire \datamem|data_ram~210_q ;
wire \datamem|data_ram~2814_combout ;
wire \datamem|data_ram~1746_q ;
wire \datamem|data_ram~2815_combout ;
wire \datamem|data_ram~690_q ;
wire \datamem|data_ram~1202_q ;
wire \datamem|data_ram~178_q ;
wire \datamem|data_ram~2816_combout ;
wire \datamem|data_ram~1714_q ;
wire \datamem|data_ram~2817_combout ;
wire \datamem|data_ram~1170_q ;
wire \datamem|data_ram~658_q ;
wire \datamem|data_ram~146_q ;
wire \datamem|data_ram~2818_combout ;
wire \datamem|data_ram~1682_q ;
wire \datamem|data_ram~2819_combout ;
wire \datamem|data_ram~2820_combout ;
wire \datamem|data_ram~754_q ;
wire \datamem|data_ram~1266_q ;
wire \datamem|data_ram~242_q ;
wire \datamem|data_ram~2821_combout ;
wire \datamem|data_ram~1778_q ;
wire \datamem|data_ram~2822_combout ;
wire \datamem|data_ram~2823_combout ;
wire \datamem|data_ram~562_q ;
wire \datamem|data_ram~1074_q ;
wire \datamem|data_ram~50_q ;
wire \datamem|data_ram~2824_combout ;
wire \datamem|data_ram~1586_q ;
wire \datamem|data_ram~2825_combout ;
wire \datamem|data_ram~1106_q ;
wire \datamem|data_ram~594_q ;
wire \datamem|data_ram~82_q ;
wire \datamem|data_ram~2826_combout ;
wire \datamem|data_ram~1618_q ;
wire \datamem|data_ram~2827_combout ;
wire \datamem|data_ram~1042_q ;
wire \datamem|data_ram~530_q ;
wire \datamem|data_ram~18_q ;
wire \datamem|data_ram~2828_combout ;
wire \datamem|data_ram~1554_q ;
wire \datamem|data_ram~2829_combout ;
wire \datamem|data_ram~2830_combout ;
wire \datamem|data_ram~626_q ;
wire \datamem|data_ram~1138_q ;
wire \datamem|data_ram~114_q ;
wire \datamem|data_ram~2831_combout ;
wire \datamem|data_ram~1650_q ;
wire \datamem|data_ram~2832_combout ;
wire \datamem|data_ram~2833_combout ;
wire \datamem|data_ram~2834_combout ;
wire \datamem|data_ram~1490_q ;
wire \datamem|data_ram~978_q ;
wire \datamem|data_ram~466_q ;
wire \datamem|data_ram~2835_combout ;
wire \datamem|data_ram~2002_q ;
wire \datamem|data_ram~2836_combout ;
wire \datamem|data_ram~946_q ;
wire \datamem|data_ram~1458_q ;
wire \datamem|data_ram~434_q ;
wire \datamem|data_ram~2837_combout ;
wire \datamem|data_ram~1970_q ;
wire \datamem|data_ram~2838_combout ;
wire \datamem|data_ram~1426_q ;
wire \datamem|data_ram~914_q ;
wire \datamem|data_ram~402_q ;
wire \datamem|data_ram~2839_combout ;
wire \datamem|data_ram~1938_q ;
wire \datamem|data_ram~2840_combout ;
wire \datamem|data_ram~2841_combout ;
wire \datamem|data_ram~1010_q ;
wire \datamem|data_ram~1522_q ;
wire \datamem|data_ram~498_q ;
wire \datamem|data_ram~2842_combout ;
wire \datamem|data_ram~2034_q ;
wire \datamem|data_ram~2843_combout ;
wire \datamem|data_ram~2844_combout ;
wire \datamem|data_ram~2845_combout ;
wire \rvcpu|dp|resultmux|y[18]~38_combout ;
wire \rvcpu|dp|srcbmux|y[18]~13_combout ;
wire \Ext_WriteData[17]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~689_q ;
wire \rvcpu|dp|rf|reg_file_arr~817_q ;
wire \rvcpu|dp|rf|reg_file_arr~561_q ;
wire \rvcpu|dp|rf|reg_file_arr~1368_combout ;
wire \rvcpu|dp|rf|reg_file_arr~945_q ;
wire \rvcpu|dp|rf|reg_file_arr~1369_combout ;
wire \rvcpu|dp|rf|reg_file_arr~849_q ;
wire \rvcpu|dp|rf|reg_file_arr~721_q ;
wire \rvcpu|dp|rf|reg_file_arr~593_q ;
wire \rvcpu|dp|rf|reg_file_arr~1370_combout ;
wire \rvcpu|dp|rf|reg_file_arr~977_q ;
wire \rvcpu|dp|rf|reg_file_arr~1371_combout ;
wire \rvcpu|dp|rf|reg_file_arr~785_q ;
wire \rvcpu|dp|rf|reg_file_arr~657_q ;
wire \rvcpu|dp|rf|reg_file_arr~529_q ;
wire \rvcpu|dp|rf|reg_file_arr~1372_combout ;
wire \rvcpu|dp|rf|reg_file_arr~913_q ;
wire \rvcpu|dp|rf|reg_file_arr~1373_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1374_combout ;
wire \rvcpu|dp|rf|reg_file_arr~753_q ;
wire \rvcpu|dp|rf|reg_file_arr~881_q ;
wire \rvcpu|dp|rf|reg_file_arr~625_q ;
wire \rvcpu|dp|rf|reg_file_arr~1375_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1009_q ;
wire \rvcpu|dp|rf|reg_file_arr~1376_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1377_combout ;
wire \rvcpu|dp|rf|reg_file_arr~209_q ;
wire \rvcpu|dp|rf|reg_file_arr~145_q ;
wire \rvcpu|dp|rf|reg_file_arr~1378_combout ;
wire \rvcpu|dp|rf|reg_file_arr~241_q ;
wire \rvcpu|dp|rf|reg_file_arr~1379_combout ;
wire \rvcpu|dp|rf|reg_file_arr~305_q ;
wire \rvcpu|dp|rf|reg_file_arr~337_q ;
wire \rvcpu|dp|rf|reg_file_arr~273_q ;
wire \rvcpu|dp|rf|reg_file_arr~1380_combout ;
wire \rvcpu|dp|rf|reg_file_arr~369_q ;
wire \rvcpu|dp|rf|reg_file_arr~1381_combout ;
wire \rvcpu|dp|rf|reg_file_arr~49_q ;
wire \rvcpu|dp|rf|reg_file_arr~81_q ;
wire \rvcpu|dp|rf|reg_file_arr~17_q ;
wire \rvcpu|dp|rf|reg_file_arr~1382_combout ;
wire \rvcpu|dp|rf|reg_file_arr~113_q ;
wire \rvcpu|dp|rf|reg_file_arr~1383_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1384_combout ;
wire \rvcpu|dp|rf|reg_file_arr~465_q ;
wire \rvcpu|dp|rf|reg_file_arr~433_q ;
wire \rvcpu|dp|rf|reg_file_arr~401_q ;
wire \rvcpu|dp|rf|reg_file_arr~1385_combout ;
wire \rvcpu|dp|rf|reg_file_arr~497_q ;
wire \rvcpu|dp|rf|reg_file_arr~1386_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1387_combout ;
wire \rvcpu|dp|rf|rd_data2[17]~17_combout ;
wire \WriteData~17_combout ;
wire \datamem|data_ram~721_q ;
wire \datamem|data_ram~1233_q ;
wire \datamem|data_ram~209_q ;
wire \datamem|data_ram~2762_combout ;
wire \datamem|data_ram~1745_q ;
wire \datamem|data_ram~2763_combout ;
wire \datamem|data_ram~1361_q ;
wire \datamem|data_ram~849_q ;
wire \datamem|data_ram~337_q ;
wire \datamem|data_ram~2764_combout ;
wire \datamem|data_ram~1873_q ;
wire \datamem|data_ram~2765_combout ;
wire \datamem|data_ram~1105_q ;
wire \datamem|data_ram~593_q ;
wire \datamem|data_ram~81_q ;
wire \datamem|data_ram~2766_combout ;
wire \datamem|data_ram~1617_q ;
wire \datamem|data_ram~2767_combout ;
wire \datamem|data_ram~2768_combout ;
wire \datamem|data_ram~977_q ;
wire \datamem|data_ram~1489_q ;
wire \datamem|data_ram~465_q ;
wire \datamem|data_ram~2769_combout ;
wire \datamem|data_ram~2001_q ;
wire \datamem|data_ram~2770_combout ;
wire \datamem|data_ram~2771_combout ;
wire \datamem|data_ram~1329_q ;
wire \datamem|data_ram~817_q ;
wire \datamem|data_ram~305_q ;
wire \datamem|data_ram~2772_combout ;
wire \datamem|data_ram~1841_q ;
wire \datamem|data_ram~2773_combout ;
wire \datamem|data_ram~689_q ;
wire \datamem|data_ram~1201_q ;
wire \datamem|data_ram~177_q ;
wire \datamem|data_ram~2774_combout ;
wire \datamem|data_ram~1713_q ;
wire \datamem|data_ram~2775_combout ;
wire \datamem|data_ram~1073_q ;
wire \datamem|data_ram~561_q ;
wire \datamem|data_ram~49_q ;
wire \datamem|data_ram~2776_combout ;
wire \datamem|data_ram~1585_q ;
wire \datamem|data_ram~2777_combout ;
wire \datamem|data_ram~2778_combout ;
wire \datamem|data_ram~945_q ;
wire \datamem|data_ram~1457_q ;
wire \datamem|data_ram~433_q ;
wire \datamem|data_ram~2779_combout ;
wire \datamem|data_ram~1969_q ;
wire \datamem|data_ram~2780_combout ;
wire \datamem|data_ram~2781_combout ;
wire \datamem|data_ram~657_q ;
wire \datamem|data_ram~1169_q ;
wire \datamem|data_ram~145_q ;
wire \datamem|data_ram~2782_combout ;
wire \datamem|data_ram~1681_q ;
wire \datamem|data_ram~2783_combout ;
wire \datamem|data_ram~1297_q ;
wire \datamem|data_ram~785_q ;
wire \datamem|data_ram~273_q ;
wire \datamem|data_ram~2784_combout ;
wire \datamem|data_ram~1809_q ;
wire \datamem|data_ram~2785_combout ;
wire \datamem|data_ram~1041_q ;
wire \datamem|data_ram~529_q ;
wire \datamem|data_ram~17_q ;
wire \datamem|data_ram~2786_combout ;
wire \datamem|data_ram~1553_q ;
wire \datamem|data_ram~2787_combout ;
wire \datamem|data_ram~2788_combout ;
wire \datamem|data_ram~913_q ;
wire \datamem|data_ram~1425_q ;
wire \datamem|data_ram~401_q ;
wire \datamem|data_ram~2789_combout ;
wire \datamem|data_ram~1937_q ;
wire \datamem|data_ram~2790_combout ;
wire \datamem|data_ram~2791_combout ;
wire \datamem|data_ram~2792_combout ;
wire \datamem|data_ram~1393_q ;
wire \datamem|data_ram~881_q ;
wire \datamem|data_ram~369_q ;
wire \datamem|data_ram~2793_combout ;
wire \datamem|data_ram~1905_q ;
wire \datamem|data_ram~2794_combout ;
wire \datamem|data_ram~753_q ;
wire \datamem|data_ram~1265_q ;
wire \datamem|data_ram~241_q ;
wire \datamem|data_ram~2795_combout ;
wire \datamem|data_ram~1777_q ;
wire \datamem|data_ram~2796_combout ;
wire \datamem|data_ram~1137_q ;
wire \datamem|data_ram~625_q ;
wire \datamem|data_ram~113_q ;
wire \datamem|data_ram~2797_combout ;
wire \datamem|data_ram~1649_q ;
wire \datamem|data_ram~2798_combout ;
wire \datamem|data_ram~2799_combout ;
wire \datamem|data_ram~1009_q ;
wire \datamem|data_ram~1521_q ;
wire \datamem|data_ram~497_q ;
wire \datamem|data_ram~2800_combout ;
wire \datamem|data_ram~2033_q ;
wire \datamem|data_ram~2801_combout ;
wire \datamem|data_ram~2802_combout ;
wire \datamem|data_ram~2803_combout ;
wire \rvcpu|dp|resultmux|y[17]~36_combout ;
wire \rvcpu|dp|srcbmux|y[17]~14_combout ;
wire \Ext_WriteData[16]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~720_q ;
wire \rvcpu|dp|rf|reg_file_arr~848_q ;
wire \rvcpu|dp|rf|reg_file_arr~592_q ;
wire \rvcpu|dp|rf|reg_file_arr~1348_combout ;
wire \rvcpu|dp|rf|reg_file_arr~976_q ;
wire \rvcpu|dp|rf|reg_file_arr~1349_combout ;
wire \rvcpu|dp|rf|reg_file_arr~816_q ;
wire \rvcpu|dp|rf|reg_file_arr~688_q ;
wire \rvcpu|dp|rf|reg_file_arr~560_q ;
wire \rvcpu|dp|rf|reg_file_arr~1350_combout ;
wire \rvcpu|dp|rf|reg_file_arr~944_q ;
wire \rvcpu|dp|rf|reg_file_arr~1351_combout ;
wire \rvcpu|dp|rf|reg_file_arr~656_q ;
wire \rvcpu|dp|rf|reg_file_arr~784_q ;
wire \rvcpu|dp|rf|reg_file_arr~528_q ;
wire \rvcpu|dp|rf|reg_file_arr~1352_combout ;
wire \rvcpu|dp|rf|reg_file_arr~912_q ;
wire \rvcpu|dp|rf|reg_file_arr~1353_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1354_combout ;
wire \rvcpu|dp|rf|reg_file_arr~880_q ;
wire \rvcpu|dp|rf|reg_file_arr~752_q ;
wire \rvcpu|dp|rf|reg_file_arr~624_q ;
wire \rvcpu|dp|rf|reg_file_arr~1355_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1008_q ;
wire \rvcpu|dp|rf|reg_file_arr~1356_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1357_combout ;
wire \rvcpu|dp|rf|reg_file_arr~336_q ;
wire \rvcpu|dp|rf|reg_file_arr~304_q ;
wire \rvcpu|dp|rf|reg_file_arr~272_q ;
wire \rvcpu|dp|rf|reg_file_arr~1358_combout ;
wire \rvcpu|dp|rf|reg_file_arr~368_q ;
wire \rvcpu|dp|rf|reg_file_arr~1359_combout ;
wire \rvcpu|dp|rf|reg_file_arr~208_q ;
wire \rvcpu|dp|rf|reg_file_arr~144_q ;
wire \rvcpu|dp|rf|reg_file_arr~1360_combout ;
wire \rvcpu|dp|rf|reg_file_arr~240_q ;
wire \rvcpu|dp|rf|reg_file_arr~1361_combout ;
wire \rvcpu|dp|rf|reg_file_arr~80_q ;
wire \rvcpu|dp|rf|reg_file_arr~48_q ;
wire \rvcpu|dp|rf|reg_file_arr~16_q ;
wire \rvcpu|dp|rf|reg_file_arr~1362_combout ;
wire \rvcpu|dp|rf|reg_file_arr~112_q ;
wire \rvcpu|dp|rf|reg_file_arr~1363_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1364_combout ;
wire \rvcpu|dp|rf|reg_file_arr~432_q ;
wire \rvcpu|dp|rf|reg_file_arr~464_q ;
wire \rvcpu|dp|rf|reg_file_arr~400_q ;
wire \rvcpu|dp|rf|reg_file_arr~1365_combout ;
wire \rvcpu|dp|rf|reg_file_arr~496_q ;
wire \rvcpu|dp|rf|reg_file_arr~1366_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1367_combout ;
wire \rvcpu|dp|rf|rd_data2[16]~16_combout ;
wire \WriteData~16_combout ;
wire \datamem|data_ram~1360_q ;
wire \datamem|data_ram~1328_q ;
wire \datamem|data_ram~1296_q ;
wire \datamem|data_ram~2720_combout ;
wire \datamem|data_ram~1392_q ;
wire \datamem|data_ram~2721_combout ;
wire \datamem|data_ram~1200_q ;
wire \datamem|data_ram~1232_q ;
wire \datamem|data_ram~1168_q ;
wire \datamem|data_ram~2722_combout ;
wire \datamem|data_ram~1264_q ;
wire \datamem|data_ram~2723_combout ;
wire \datamem|data_ram~1104_q ;
wire \datamem|data_ram~1072_q ;
wire \datamem|data_ram~1040_q ;
wire \datamem|data_ram~2724_combout ;
wire \datamem|data_ram~1136_q ;
wire \datamem|data_ram~2725_combout ;
wire \datamem|data_ram~2726_combout ;
wire \datamem|data_ram~1456_q ;
wire \datamem|data_ram~1488_q ;
wire \datamem|data_ram~1424_q ;
wire \datamem|data_ram~2727_combout ;
wire \datamem|data_ram~1520_q ;
wire \datamem|data_ram~2728_combout ;
wire \datamem|data_ram~2729_combout ;
wire \datamem|data_ram~688_q ;
wire \datamem|data_ram~816_q ;
wire \datamem|data_ram~560_q ;
wire \datamem|data_ram~2730_combout ;
wire \datamem|data_ram~944_q ;
wire \datamem|data_ram~2731_combout ;
wire \datamem|data_ram~848_q ;
wire \datamem|data_ram~720_q ;
wire \datamem|data_ram~592_q ;
wire \datamem|data_ram~2732_combout ;
wire \datamem|data_ram~976_q ;
wire \datamem|data_ram~2733_combout ;
wire \datamem|data_ram~784_q ;
wire \datamem|data_ram~656_q ;
wire \datamem|data_ram~528_q ;
wire \datamem|data_ram~2734_combout ;
wire \datamem|data_ram~912_q ;
wire \datamem|data_ram~2735_combout ;
wire \datamem|data_ram~2736_combout ;
wire \datamem|data_ram~752_q ;
wire \datamem|data_ram~880_q ;
wire \datamem|data_ram~624_q ;
wire \datamem|data_ram~2737_combout ;
wire \datamem|data_ram~1008_q ;
wire \datamem|data_ram~2738_combout ;
wire \datamem|data_ram~2739_combout ;
wire \datamem|data_ram~208_q ;
wire \datamem|data_ram~176_q ;
wire \datamem|data_ram~144_q ;
wire \datamem|data_ram~2740_combout ;
wire \datamem|data_ram~240_q ;
wire \datamem|data_ram~2741_combout ;
wire \datamem|data_ram~304_q ;
wire \datamem|data_ram~336_q ;
wire \datamem|data_ram~272_q ;
wire \datamem|data_ram~2742_combout ;
wire \datamem|data_ram~368_q ;
wire \datamem|data_ram~2743_combout ;
wire \datamem|data_ram~48_q ;
wire \datamem|data_ram~80_q ;
wire \datamem|data_ram~16_q ;
wire \datamem|data_ram~2744_combout ;
wire \datamem|data_ram~112_q ;
wire \datamem|data_ram~2745_combout ;
wire \datamem|data_ram~2746_combout ;
wire \datamem|data_ram~464_q ;
wire \datamem|data_ram~432_q ;
wire \datamem|data_ram~400_q ;
wire \datamem|data_ram~2747_combout ;
wire \datamem|data_ram~496_q ;
wire \datamem|data_ram~2748_combout ;
wire \datamem|data_ram~2749_combout ;
wire \datamem|data_ram~2750_combout ;
wire \datamem|data_ram~1744_q ;
wire \datamem|data_ram~1872_q ;
wire \datamem|data_ram~1616_q ;
wire \datamem|data_ram~2751_combout ;
wire \datamem|data_ram~2000_q ;
wire \datamem|data_ram~2752_combout ;
wire \datamem|data_ram~1840_q ;
wire \datamem|data_ram~1712_q ;
wire \datamem|data_ram~1584_q ;
wire \datamem|data_ram~2753_combout ;
wire \datamem|data_ram~1968_q ;
wire \datamem|data_ram~2754_combout ;
wire \datamem|data_ram~1680_q ;
wire \datamem|data_ram~1808_q ;
wire \datamem|data_ram~1552_q ;
wire \datamem|data_ram~2755_combout ;
wire \datamem|data_ram~1936_q ;
wire \datamem|data_ram~2756_combout ;
wire \datamem|data_ram~2757_combout ;
wire \datamem|data_ram~1904_q ;
wire \datamem|data_ram~1776_q ;
wire \datamem|data_ram~1648_q ;
wire \datamem|data_ram~2758_combout ;
wire \datamem|data_ram~2032_q ;
wire \datamem|data_ram~2759_combout ;
wire \datamem|data_ram~2760_combout ;
wire \datamem|data_ram~2761_combout ;
wire \rvcpu|dp|resultmux|y[16]~34_combout ;
wire \rvcpu|dp|srcbmux|y[16]~15_combout ;
wire \Ext_WriteData[15]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~687_q ;
wire \rvcpu|dp|rf|reg_file_arr~815_q ;
wire \rvcpu|dp|rf|reg_file_arr~559_q ;
wire \rvcpu|dp|rf|reg_file_arr~1328_combout ;
wire \rvcpu|dp|rf|reg_file_arr~943_q ;
wire \rvcpu|dp|rf|reg_file_arr~1329_combout ;
wire \rvcpu|dp|rf|reg_file_arr~847_q ;
wire \rvcpu|dp|rf|reg_file_arr~719_q ;
wire \rvcpu|dp|rf|reg_file_arr~591_q ;
wire \rvcpu|dp|rf|reg_file_arr~1330_combout ;
wire \rvcpu|dp|rf|reg_file_arr~975_q ;
wire \rvcpu|dp|rf|reg_file_arr~1331_combout ;
wire \rvcpu|dp|rf|reg_file_arr~783_q ;
wire \rvcpu|dp|rf|reg_file_arr~655_q ;
wire \rvcpu|dp|rf|reg_file_arr~527_q ;
wire \rvcpu|dp|rf|reg_file_arr~1332_combout ;
wire \rvcpu|dp|rf|reg_file_arr~911_q ;
wire \rvcpu|dp|rf|reg_file_arr~1333_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1334_combout ;
wire \rvcpu|dp|rf|reg_file_arr~751_q ;
wire \rvcpu|dp|rf|reg_file_arr~879_q ;
wire \rvcpu|dp|rf|reg_file_arr~623_q ;
wire \rvcpu|dp|rf|reg_file_arr~1335_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1007_q ;
wire \rvcpu|dp|rf|reg_file_arr~1336_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1337_combout ;
wire \rvcpu|dp|rf|reg_file_arr~207_q ;
wire \rvcpu|dp|rf|reg_file_arr~143_q ;
wire \rvcpu|dp|rf|reg_file_arr~1338_combout ;
wire \rvcpu|dp|rf|reg_file_arr~239_q ;
wire \rvcpu|dp|rf|reg_file_arr~1339_combout ;
wire \rvcpu|dp|rf|reg_file_arr~303_q ;
wire \rvcpu|dp|rf|reg_file_arr~335_q ;
wire \rvcpu|dp|rf|reg_file_arr~271_q ;
wire \rvcpu|dp|rf|reg_file_arr~1340_combout ;
wire \rvcpu|dp|rf|reg_file_arr~367_q ;
wire \rvcpu|dp|rf|reg_file_arr~1341_combout ;
wire \rvcpu|dp|rf|reg_file_arr~47_q ;
wire \rvcpu|dp|rf|reg_file_arr~79_q ;
wire \rvcpu|dp|rf|reg_file_arr~15_q ;
wire \rvcpu|dp|rf|reg_file_arr~1342_combout ;
wire \rvcpu|dp|rf|reg_file_arr~111_q ;
wire \rvcpu|dp|rf|reg_file_arr~1343_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1344_combout ;
wire \rvcpu|dp|rf|reg_file_arr~463_q ;
wire \rvcpu|dp|rf|reg_file_arr~431_q ;
wire \rvcpu|dp|rf|reg_file_arr~399_q ;
wire \rvcpu|dp|rf|reg_file_arr~1345_combout ;
wire \rvcpu|dp|rf|reg_file_arr~495_q ;
wire \rvcpu|dp|rf|reg_file_arr~1346_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1347_combout ;
wire \rvcpu|dp|rf|rd_data2[15]~15_combout ;
wire \WriteData~15_combout ;
wire \datamem|data_ram~687_q ;
wire \datamem|data_ram~815_q ;
wire \datamem|data_ram~559_q ;
wire \datamem|data_ram~2678_combout ;
wire \datamem|data_ram~943_q ;
wire \datamem|data_ram~2679_combout ;
wire \datamem|data_ram~847_q ;
wire \datamem|data_ram~719_q ;
wire \datamem|data_ram~591_q ;
wire \datamem|data_ram~2680_combout ;
wire \datamem|data_ram~975_q ;
wire \datamem|data_ram~2681_combout ;
wire \datamem|data_ram~783_q ;
wire \datamem|data_ram~655_q ;
wire \datamem|data_ram~527_q ;
wire \datamem|data_ram~2682_combout ;
wire \datamem|data_ram~911_q ;
wire \datamem|data_ram~2683_combout ;
wire \datamem|data_ram~2684_combout ;
wire \datamem|data_ram~751_q ;
wire \datamem|data_ram~879_q ;
wire \datamem|data_ram~623_q ;
wire \datamem|data_ram~2685_combout ;
wire \datamem|data_ram~1007_q ;
wire \datamem|data_ram~2686_combout ;
wire \datamem|data_ram~2687_combout ;
wire \datamem|data_ram~1359_q ;
wire \datamem|data_ram~1327_q ;
wire \datamem|data_ram~1295_q ;
wire \datamem|data_ram~2688_combout ;
wire \datamem|data_ram~1391_q ;
wire \datamem|data_ram~2689_combout ;
wire \datamem|data_ram~1199_q ;
wire \datamem|data_ram~1231_q ;
wire \datamem|data_ram~1167_q ;
wire \datamem|data_ram~2690_combout ;
wire \datamem|data_ram~1263_q ;
wire \datamem|data_ram~2691_combout ;
wire \datamem|data_ram~1103_q ;
wire \datamem|data_ram~1071_q ;
wire \datamem|data_ram~1039_q ;
wire \datamem|data_ram~2692_combout ;
wire \datamem|data_ram~1135_q ;
wire \datamem|data_ram~2693_combout ;
wire \datamem|data_ram~2694_combout ;
wire \datamem|data_ram~1455_q ;
wire \datamem|data_ram~1487_q ;
wire \datamem|data_ram~1423_q ;
wire \datamem|data_ram~2695_combout ;
wire \datamem|data_ram~1519_q ;
wire \datamem|data_ram~2696_combout ;
wire \datamem|data_ram~2697_combout ;
wire \datamem|data_ram~207_q ;
wire \datamem|data_ram~175_q ;
wire \datamem|data_ram~143_q ;
wire \datamem|data_ram~2698_combout ;
wire \datamem|data_ram~239_q ;
wire \datamem|data_ram~2699_combout ;
wire \datamem|data_ram~303_q ;
wire \datamem|data_ram~335_q ;
wire \datamem|data_ram~271_q ;
wire \datamem|data_ram~2700_combout ;
wire \datamem|data_ram~367_q ;
wire \datamem|data_ram~2701_combout ;
wire \datamem|data_ram~47_q ;
wire \datamem|data_ram~79_q ;
wire \datamem|data_ram~15_q ;
wire \datamem|data_ram~2702_combout ;
wire \datamem|data_ram~111_q ;
wire \datamem|data_ram~2703_combout ;
wire \datamem|data_ram~2704_combout ;
wire \datamem|data_ram~463_q ;
wire \datamem|data_ram~431_q ;
wire \datamem|data_ram~399_q ;
wire \datamem|data_ram~2705_combout ;
wire \datamem|data_ram~495_q ;
wire \datamem|data_ram~2706_combout ;
wire \datamem|data_ram~2707_combout ;
wire \datamem|data_ram~2708_combout ;
wire \datamem|data_ram~1743_q ;
wire \datamem|data_ram~1871_q ;
wire \datamem|data_ram~1615_q ;
wire \datamem|data_ram~2709_combout ;
wire \datamem|data_ram~1999_q ;
wire \datamem|data_ram~2710_combout ;
wire \datamem|data_ram~1839_q ;
wire \datamem|data_ram~1711_q ;
wire \datamem|data_ram~1583_q ;
wire \datamem|data_ram~2711_combout ;
wire \datamem|data_ram~1967_q ;
wire \datamem|data_ram~2712_combout ;
wire \datamem|data_ram~1679_q ;
wire \datamem|data_ram~1807_q ;
wire \datamem|data_ram~1551_q ;
wire \datamem|data_ram~2713_combout ;
wire \datamem|data_ram~1935_q ;
wire \datamem|data_ram~2714_combout ;
wire \datamem|data_ram~2715_combout ;
wire \datamem|data_ram~1903_q ;
wire \datamem|data_ram~1775_q ;
wire \datamem|data_ram~1647_q ;
wire \datamem|data_ram~2716_combout ;
wire \datamem|data_ram~2031_q ;
wire \datamem|data_ram~2717_combout ;
wire \datamem|data_ram~2718_combout ;
wire \datamem|data_ram~2719_combout ;
wire \rvcpu|dp|resultmux|y[15]~32_combout ;
wire \rvcpu|dp|srcbmux|y[15]~16_combout ;
wire \Ext_WriteData[14]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~718_q ;
wire \rvcpu|dp|rf|reg_file_arr~846_q ;
wire \rvcpu|dp|rf|reg_file_arr~590_q ;
wire \rvcpu|dp|rf|reg_file_arr~1308_combout ;
wire \rvcpu|dp|rf|reg_file_arr~974_q ;
wire \rvcpu|dp|rf|reg_file_arr~1309_combout ;
wire \rvcpu|dp|rf|reg_file_arr~814_q ;
wire \rvcpu|dp|rf|reg_file_arr~686_q ;
wire \rvcpu|dp|rf|reg_file_arr~558_q ;
wire \rvcpu|dp|rf|reg_file_arr~1310_combout ;
wire \rvcpu|dp|rf|reg_file_arr~942_q ;
wire \rvcpu|dp|rf|reg_file_arr~1311_combout ;
wire \rvcpu|dp|rf|reg_file_arr~654_q ;
wire \rvcpu|dp|rf|reg_file_arr~782_q ;
wire \rvcpu|dp|rf|reg_file_arr~526_q ;
wire \rvcpu|dp|rf|reg_file_arr~1312_combout ;
wire \rvcpu|dp|rf|reg_file_arr~910_q ;
wire \rvcpu|dp|rf|reg_file_arr~1313_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1314_combout ;
wire \rvcpu|dp|rf|reg_file_arr~878_q ;
wire \rvcpu|dp|rf|reg_file_arr~750_q ;
wire \rvcpu|dp|rf|reg_file_arr~622_q ;
wire \rvcpu|dp|rf|reg_file_arr~1315_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1006_q ;
wire \rvcpu|dp|rf|reg_file_arr~1316_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1317_combout ;
wire \rvcpu|dp|rf|reg_file_arr~334_q ;
wire \rvcpu|dp|rf|reg_file_arr~302_q ;
wire \rvcpu|dp|rf|reg_file_arr~270_q ;
wire \rvcpu|dp|rf|reg_file_arr~1318_combout ;
wire \rvcpu|dp|rf|reg_file_arr~366_q ;
wire \rvcpu|dp|rf|reg_file_arr~1319_combout ;
wire \rvcpu|dp|rf|reg_file_arr~206_q ;
wire \rvcpu|dp|rf|reg_file_arr~142_q ;
wire \rvcpu|dp|rf|reg_file_arr~1320_combout ;
wire \rvcpu|dp|rf|reg_file_arr~238_q ;
wire \rvcpu|dp|rf|reg_file_arr~1321_combout ;
wire \rvcpu|dp|rf|reg_file_arr~78_q ;
wire \rvcpu|dp|rf|reg_file_arr~46_q ;
wire \rvcpu|dp|rf|reg_file_arr~14_q ;
wire \rvcpu|dp|rf|reg_file_arr~1322_combout ;
wire \rvcpu|dp|rf|reg_file_arr~110_q ;
wire \rvcpu|dp|rf|reg_file_arr~1323_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1324_combout ;
wire \rvcpu|dp|rf|reg_file_arr~430_q ;
wire \rvcpu|dp|rf|reg_file_arr~462_q ;
wire \rvcpu|dp|rf|reg_file_arr~398_q ;
wire \rvcpu|dp|rf|reg_file_arr~1325_combout ;
wire \rvcpu|dp|rf|reg_file_arr~494_q ;
wire \rvcpu|dp|rf|reg_file_arr~1326_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1327_combout ;
wire \rvcpu|dp|rf|rd_data2[14]~14_combout ;
wire \WriteData~14_combout ;
wire \datamem|data_ram~1358_q ;
wire \datamem|data_ram~1326_q ;
wire \datamem|data_ram~1294_q ;
wire \datamem|data_ram~2636_combout ;
wire \datamem|data_ram~1390_q ;
wire \datamem|data_ram~2637_combout ;
wire \datamem|data_ram~1198_q ;
wire \datamem|data_ram~1230_q ;
wire \datamem|data_ram~1166_q ;
wire \datamem|data_ram~2638_combout ;
wire \datamem|data_ram~1262_q ;
wire \datamem|data_ram~2639_combout ;
wire \datamem|data_ram~1102_q ;
wire \datamem|data_ram~1070_q ;
wire \datamem|data_ram~1038_q ;
wire \datamem|data_ram~2640_combout ;
wire \datamem|data_ram~1134_q ;
wire \datamem|data_ram~2641_combout ;
wire \datamem|data_ram~2642_combout ;
wire \datamem|data_ram~1454_q ;
wire \datamem|data_ram~1486_q ;
wire \datamem|data_ram~1422_q ;
wire \datamem|data_ram~2643_combout ;
wire \datamem|data_ram~1518_q ;
wire \datamem|data_ram~2644_combout ;
wire \datamem|data_ram~2645_combout ;
wire \datamem|data_ram~686_q ;
wire \datamem|data_ram~814_q ;
wire \datamem|data_ram~558_q ;
wire \datamem|data_ram~2646_combout ;
wire \datamem|data_ram~942_q ;
wire \datamem|data_ram~2647_combout ;
wire \datamem|data_ram~846_q ;
wire \datamem|data_ram~718_q ;
wire \datamem|data_ram~590_q ;
wire \datamem|data_ram~2648_combout ;
wire \datamem|data_ram~974_q ;
wire \datamem|data_ram~2649_combout ;
wire \datamem|data_ram~782_q ;
wire \datamem|data_ram~654_q ;
wire \datamem|data_ram~526_q ;
wire \datamem|data_ram~2650_combout ;
wire \datamem|data_ram~910_q ;
wire \datamem|data_ram~2651_combout ;
wire \datamem|data_ram~2652_combout ;
wire \datamem|data_ram~750_q ;
wire \datamem|data_ram~878_q ;
wire \datamem|data_ram~622_q ;
wire \datamem|data_ram~2653_combout ;
wire \datamem|data_ram~1006_q ;
wire \datamem|data_ram~2654_combout ;
wire \datamem|data_ram~2655_combout ;
wire \datamem|data_ram~206_q ;
wire \datamem|data_ram~174_q ;
wire \datamem|data_ram~142_q ;
wire \datamem|data_ram~2656_combout ;
wire \datamem|data_ram~238_q ;
wire \datamem|data_ram~2657_combout ;
wire \datamem|data_ram~302_q ;
wire \datamem|data_ram~334_q ;
wire \datamem|data_ram~270_q ;
wire \datamem|data_ram~2658_combout ;
wire \datamem|data_ram~366_q ;
wire \datamem|data_ram~2659_combout ;
wire \datamem|data_ram~46_q ;
wire \datamem|data_ram~78_q ;
wire \datamem|data_ram~14_q ;
wire \datamem|data_ram~2660_combout ;
wire \datamem|data_ram~110_q ;
wire \datamem|data_ram~2661_combout ;
wire \datamem|data_ram~2662_combout ;
wire \datamem|data_ram~462_q ;
wire \datamem|data_ram~430_q ;
wire \datamem|data_ram~398_q ;
wire \datamem|data_ram~2663_combout ;
wire \datamem|data_ram~494_q ;
wire \datamem|data_ram~2664_combout ;
wire \datamem|data_ram~2665_combout ;
wire \datamem|data_ram~2666_combout ;
wire \datamem|data_ram~1742_q ;
wire \datamem|data_ram~1870_q ;
wire \datamem|data_ram~1614_q ;
wire \datamem|data_ram~2667_combout ;
wire \datamem|data_ram~1998_q ;
wire \datamem|data_ram~2668_combout ;
wire \datamem|data_ram~1838_q ;
wire \datamem|data_ram~1710_q ;
wire \datamem|data_ram~1582_q ;
wire \datamem|data_ram~2669_combout ;
wire \datamem|data_ram~1966_q ;
wire \datamem|data_ram~2670_combout ;
wire \datamem|data_ram~1678_q ;
wire \datamem|data_ram~1806_q ;
wire \datamem|data_ram~1550_q ;
wire \datamem|data_ram~2671_combout ;
wire \datamem|data_ram~1934_q ;
wire \datamem|data_ram~2672_combout ;
wire \datamem|data_ram~2673_combout ;
wire \datamem|data_ram~1902_q ;
wire \datamem|data_ram~1774_q ;
wire \datamem|data_ram~1646_q ;
wire \datamem|data_ram~2674_combout ;
wire \datamem|data_ram~2030_q ;
wire \datamem|data_ram~2675_combout ;
wire \datamem|data_ram~2676_combout ;
wire \datamem|data_ram~2677_combout ;
wire \rvcpu|dp|resultmux|y[14]~30_combout ;
wire \rvcpu|dp|srcbmux|y[14]~17_combout ;
wire \Ext_WriteData[13]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~685_q ;
wire \rvcpu|dp|rf|reg_file_arr~813_q ;
wire \rvcpu|dp|rf|reg_file_arr~557_q ;
wire \rvcpu|dp|rf|reg_file_arr~1288_combout ;
wire \rvcpu|dp|rf|reg_file_arr~941_q ;
wire \rvcpu|dp|rf|reg_file_arr~1289_combout ;
wire \rvcpu|dp|rf|reg_file_arr~845_q ;
wire \rvcpu|dp|rf|reg_file_arr~717_q ;
wire \rvcpu|dp|rf|reg_file_arr~589_q ;
wire \rvcpu|dp|rf|reg_file_arr~1290_combout ;
wire \rvcpu|dp|rf|reg_file_arr~973_q ;
wire \rvcpu|dp|rf|reg_file_arr~1291_combout ;
wire \rvcpu|dp|rf|reg_file_arr~781_q ;
wire \rvcpu|dp|rf|reg_file_arr~653_q ;
wire \rvcpu|dp|rf|reg_file_arr~525_q ;
wire \rvcpu|dp|rf|reg_file_arr~1292_combout ;
wire \rvcpu|dp|rf|reg_file_arr~909_q ;
wire \rvcpu|dp|rf|reg_file_arr~1293_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1294_combout ;
wire \rvcpu|dp|rf|reg_file_arr~749_q ;
wire \rvcpu|dp|rf|reg_file_arr~877_q ;
wire \rvcpu|dp|rf|reg_file_arr~621_q ;
wire \rvcpu|dp|rf|reg_file_arr~1295_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1005_q ;
wire \rvcpu|dp|rf|reg_file_arr~1296_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1297_combout ;
wire \rvcpu|dp|rf|reg_file_arr~205_q ;
wire \rvcpu|dp|rf|reg_file_arr~141_q ;
wire \rvcpu|dp|rf|reg_file_arr~1298_combout ;
wire \rvcpu|dp|rf|reg_file_arr~237_q ;
wire \rvcpu|dp|rf|reg_file_arr~1299_combout ;
wire \rvcpu|dp|rf|reg_file_arr~301_q ;
wire \rvcpu|dp|rf|reg_file_arr~333_q ;
wire \rvcpu|dp|rf|reg_file_arr~269_q ;
wire \rvcpu|dp|rf|reg_file_arr~1300_combout ;
wire \rvcpu|dp|rf|reg_file_arr~365_q ;
wire \rvcpu|dp|rf|reg_file_arr~1301_combout ;
wire \rvcpu|dp|rf|reg_file_arr~45_q ;
wire \rvcpu|dp|rf|reg_file_arr~77_q ;
wire \rvcpu|dp|rf|reg_file_arr~13_q ;
wire \rvcpu|dp|rf|reg_file_arr~1302_combout ;
wire \rvcpu|dp|rf|reg_file_arr~109_q ;
wire \rvcpu|dp|rf|reg_file_arr~1303_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1304_combout ;
wire \rvcpu|dp|rf|reg_file_arr~461_q ;
wire \rvcpu|dp|rf|reg_file_arr~429_q ;
wire \rvcpu|dp|rf|reg_file_arr~397_q ;
wire \rvcpu|dp|rf|reg_file_arr~1305_combout ;
wire \rvcpu|dp|rf|reg_file_arr~493_q ;
wire \rvcpu|dp|rf|reg_file_arr~1306_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1307_combout ;
wire \rvcpu|dp|rf|rd_data2[13]~13_combout ;
wire \WriteData~13_combout ;
wire \datamem|data_ram~685_q ;
wire \datamem|data_ram~813_q ;
wire \datamem|data_ram~557_q ;
wire \datamem|data_ram~2594_combout ;
wire \datamem|data_ram~941_q ;
wire \datamem|data_ram~2595_combout ;
wire \datamem|data_ram~845_q ;
wire \datamem|data_ram~717_q ;
wire \datamem|data_ram~589_q ;
wire \datamem|data_ram~2596_combout ;
wire \datamem|data_ram~973_q ;
wire \datamem|data_ram~2597_combout ;
wire \datamem|data_ram~781_q ;
wire \datamem|data_ram~653_q ;
wire \datamem|data_ram~525_q ;
wire \datamem|data_ram~2598_combout ;
wire \datamem|data_ram~909_q ;
wire \datamem|data_ram~2599_combout ;
wire \datamem|data_ram~2600_combout ;
wire \datamem|data_ram~749_q ;
wire \datamem|data_ram~877_q ;
wire \datamem|data_ram~621_q ;
wire \datamem|data_ram~2601_combout ;
wire \datamem|data_ram~1005_q ;
wire \datamem|data_ram~2602_combout ;
wire \datamem|data_ram~2603_combout ;
wire \datamem|data_ram~1357_q ;
wire \datamem|data_ram~1325_q ;
wire \datamem|data_ram~1293_q ;
wire \datamem|data_ram~2604_combout ;
wire \datamem|data_ram~1389_q ;
wire \datamem|data_ram~2605_combout ;
wire \datamem|data_ram~1197_q ;
wire \datamem|data_ram~1229_q ;
wire \datamem|data_ram~1165_q ;
wire \datamem|data_ram~2606_combout ;
wire \datamem|data_ram~1261_q ;
wire \datamem|data_ram~2607_combout ;
wire \datamem|data_ram~1101_q ;
wire \datamem|data_ram~1069_q ;
wire \datamem|data_ram~1037_q ;
wire \datamem|data_ram~2608_combout ;
wire \datamem|data_ram~1133_q ;
wire \datamem|data_ram~2609_combout ;
wire \datamem|data_ram~2610_combout ;
wire \datamem|data_ram~1453_q ;
wire \datamem|data_ram~1485_q ;
wire \datamem|data_ram~1421_q ;
wire \datamem|data_ram~2611_combout ;
wire \datamem|data_ram~1517_q ;
wire \datamem|data_ram~2612_combout ;
wire \datamem|data_ram~2613_combout ;
wire \datamem|data_ram~205_q ;
wire \datamem|data_ram~173_q ;
wire \datamem|data_ram~141_q ;
wire \datamem|data_ram~2614_combout ;
wire \datamem|data_ram~237_q ;
wire \datamem|data_ram~2615_combout ;
wire \datamem|data_ram~301_q ;
wire \datamem|data_ram~333_q ;
wire \datamem|data_ram~269_q ;
wire \datamem|data_ram~2616_combout ;
wire \datamem|data_ram~365_q ;
wire \datamem|data_ram~2617_combout ;
wire \datamem|data_ram~45_q ;
wire \datamem|data_ram~77_q ;
wire \datamem|data_ram~13_q ;
wire \datamem|data_ram~2618_combout ;
wire \datamem|data_ram~109_q ;
wire \datamem|data_ram~2619_combout ;
wire \datamem|data_ram~2620_combout ;
wire \datamem|data_ram~461_q ;
wire \datamem|data_ram~429_q ;
wire \datamem|data_ram~397_q ;
wire \datamem|data_ram~2621_combout ;
wire \datamem|data_ram~493_q ;
wire \datamem|data_ram~2622_combout ;
wire \datamem|data_ram~2623_combout ;
wire \datamem|data_ram~2624_combout ;
wire \datamem|data_ram~1741_q ;
wire \datamem|data_ram~1869_q ;
wire \datamem|data_ram~1613_q ;
wire \datamem|data_ram~2625_combout ;
wire \datamem|data_ram~1997_q ;
wire \datamem|data_ram~2626_combout ;
wire \datamem|data_ram~1837_q ;
wire \datamem|data_ram~1709_q ;
wire \datamem|data_ram~1581_q ;
wire \datamem|data_ram~2627_combout ;
wire \datamem|data_ram~1965_q ;
wire \datamem|data_ram~2628_combout ;
wire \datamem|data_ram~1677_q ;
wire \datamem|data_ram~1805_q ;
wire \datamem|data_ram~1549_q ;
wire \datamem|data_ram~2629_combout ;
wire \datamem|data_ram~1933_q ;
wire \datamem|data_ram~2630_combout ;
wire \datamem|data_ram~2631_combout ;
wire \datamem|data_ram~1901_q ;
wire \datamem|data_ram~1773_q ;
wire \datamem|data_ram~1645_q ;
wire \datamem|data_ram~2632_combout ;
wire \datamem|data_ram~2029_q ;
wire \datamem|data_ram~2633_combout ;
wire \datamem|data_ram~2634_combout ;
wire \datamem|data_ram~2635_combout ;
wire \rvcpu|dp|resultmux|y[13]~28_combout ;
wire \rvcpu|dp|srcbmux|y[13]~18_combout ;
wire \Ext_WriteData[12]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~716_q ;
wire \rvcpu|dp|rf|reg_file_arr~844_q ;
wire \rvcpu|dp|rf|reg_file_arr~588_q ;
wire \rvcpu|dp|rf|reg_file_arr~1268_combout ;
wire \rvcpu|dp|rf|reg_file_arr~972_q ;
wire \rvcpu|dp|rf|reg_file_arr~1269_combout ;
wire \rvcpu|dp|rf|reg_file_arr~812_q ;
wire \rvcpu|dp|rf|reg_file_arr~684_q ;
wire \rvcpu|dp|rf|reg_file_arr~556_q ;
wire \rvcpu|dp|rf|reg_file_arr~1270_combout ;
wire \rvcpu|dp|rf|reg_file_arr~940_q ;
wire \rvcpu|dp|rf|reg_file_arr~1271_combout ;
wire \rvcpu|dp|rf|reg_file_arr~652_q ;
wire \rvcpu|dp|rf|reg_file_arr~780_q ;
wire \rvcpu|dp|rf|reg_file_arr~524_q ;
wire \rvcpu|dp|rf|reg_file_arr~1272_combout ;
wire \rvcpu|dp|rf|reg_file_arr~908_q ;
wire \rvcpu|dp|rf|reg_file_arr~1273_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1274_combout ;
wire \rvcpu|dp|rf|reg_file_arr~876_q ;
wire \rvcpu|dp|rf|reg_file_arr~748_q ;
wire \rvcpu|dp|rf|reg_file_arr~620_q ;
wire \rvcpu|dp|rf|reg_file_arr~1275_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1004_q ;
wire \rvcpu|dp|rf|reg_file_arr~1276_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1277_combout ;
wire \rvcpu|dp|rf|reg_file_arr~332_q ;
wire \rvcpu|dp|rf|reg_file_arr~300_q ;
wire \rvcpu|dp|rf|reg_file_arr~268_q ;
wire \rvcpu|dp|rf|reg_file_arr~1278_combout ;
wire \rvcpu|dp|rf|reg_file_arr~364_q ;
wire \rvcpu|dp|rf|reg_file_arr~1279_combout ;
wire \rvcpu|dp|rf|reg_file_arr~204_q ;
wire \rvcpu|dp|rf|reg_file_arr~140_q ;
wire \rvcpu|dp|rf|reg_file_arr~1280_combout ;
wire \rvcpu|dp|rf|reg_file_arr~236_q ;
wire \rvcpu|dp|rf|reg_file_arr~1281_combout ;
wire \rvcpu|dp|rf|reg_file_arr~76_q ;
wire \rvcpu|dp|rf|reg_file_arr~44_q ;
wire \rvcpu|dp|rf|reg_file_arr~12_q ;
wire \rvcpu|dp|rf|reg_file_arr~1282_combout ;
wire \rvcpu|dp|rf|reg_file_arr~108_q ;
wire \rvcpu|dp|rf|reg_file_arr~1283_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1284_combout ;
wire \rvcpu|dp|rf|reg_file_arr~428_q ;
wire \rvcpu|dp|rf|reg_file_arr~460_q ;
wire \rvcpu|dp|rf|reg_file_arr~396_q ;
wire \rvcpu|dp|rf|reg_file_arr~1285_combout ;
wire \rvcpu|dp|rf|reg_file_arr~492_q ;
wire \rvcpu|dp|rf|reg_file_arr~1286_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1287_combout ;
wire \rvcpu|dp|rf|rd_data2[12]~12_combout ;
wire \WriteData~12_combout ;
wire \datamem|data_ram~1356_q ;
wire \datamem|data_ram~1324_q ;
wire \datamem|data_ram~1292_q ;
wire \datamem|data_ram~2552_combout ;
wire \datamem|data_ram~1388_q ;
wire \datamem|data_ram~2553_combout ;
wire \datamem|data_ram~1196_q ;
wire \datamem|data_ram~1228_q ;
wire \datamem|data_ram~1164_q ;
wire \datamem|data_ram~2554_combout ;
wire \datamem|data_ram~1260_q ;
wire \datamem|data_ram~2555_combout ;
wire \datamem|data_ram~1100_q ;
wire \datamem|data_ram~1068_q ;
wire \datamem|data_ram~1036_q ;
wire \datamem|data_ram~2556_combout ;
wire \datamem|data_ram~1132_q ;
wire \datamem|data_ram~2557_combout ;
wire \datamem|data_ram~2558_combout ;
wire \datamem|data_ram~1452_q ;
wire \datamem|data_ram~1484_q ;
wire \datamem|data_ram~1420_q ;
wire \datamem|data_ram~2559_combout ;
wire \datamem|data_ram~1516_q ;
wire \datamem|data_ram~2560_combout ;
wire \datamem|data_ram~2561_combout ;
wire \datamem|data_ram~684_q ;
wire \datamem|data_ram~812_q ;
wire \datamem|data_ram~556_q ;
wire \datamem|data_ram~2562_combout ;
wire \datamem|data_ram~940_q ;
wire \datamem|data_ram~2563_combout ;
wire \datamem|data_ram~844_q ;
wire \datamem|data_ram~716_q ;
wire \datamem|data_ram~588_q ;
wire \datamem|data_ram~2564_combout ;
wire \datamem|data_ram~972_q ;
wire \datamem|data_ram~2565_combout ;
wire \datamem|data_ram~780_q ;
wire \datamem|data_ram~652_q ;
wire \datamem|data_ram~524_q ;
wire \datamem|data_ram~2566_combout ;
wire \datamem|data_ram~908_q ;
wire \datamem|data_ram~2567_combout ;
wire \datamem|data_ram~2568_combout ;
wire \datamem|data_ram~748_q ;
wire \datamem|data_ram~876_q ;
wire \datamem|data_ram~620_q ;
wire \datamem|data_ram~2569_combout ;
wire \datamem|data_ram~1004_q ;
wire \datamem|data_ram~2570_combout ;
wire \datamem|data_ram~2571_combout ;
wire \datamem|data_ram~204_q ;
wire \datamem|data_ram~172_q ;
wire \datamem|data_ram~140_q ;
wire \datamem|data_ram~2572_combout ;
wire \datamem|data_ram~236_q ;
wire \datamem|data_ram~2573_combout ;
wire \datamem|data_ram~300_q ;
wire \datamem|data_ram~332_q ;
wire \datamem|data_ram~268_q ;
wire \datamem|data_ram~2574_combout ;
wire \datamem|data_ram~364_q ;
wire \datamem|data_ram~2575_combout ;
wire \datamem|data_ram~44_q ;
wire \datamem|data_ram~76_q ;
wire \datamem|data_ram~12_q ;
wire \datamem|data_ram~2576_combout ;
wire \datamem|data_ram~108_q ;
wire \datamem|data_ram~2577_combout ;
wire \datamem|data_ram~2578_combout ;
wire \datamem|data_ram~460_q ;
wire \datamem|data_ram~428_q ;
wire \datamem|data_ram~396_q ;
wire \datamem|data_ram~2579_combout ;
wire \datamem|data_ram~492_q ;
wire \datamem|data_ram~2580_combout ;
wire \datamem|data_ram~2581_combout ;
wire \datamem|data_ram~2582_combout ;
wire \datamem|data_ram~1740_q ;
wire \datamem|data_ram~1868_q ;
wire \datamem|data_ram~1612_q ;
wire \datamem|data_ram~2583_combout ;
wire \datamem|data_ram~1996_q ;
wire \datamem|data_ram~2584_combout ;
wire \datamem|data_ram~1836_q ;
wire \datamem|data_ram~1708_q ;
wire \datamem|data_ram~1580_q ;
wire \datamem|data_ram~2585_combout ;
wire \datamem|data_ram~1964_q ;
wire \datamem|data_ram~2586_combout ;
wire \datamem|data_ram~1676_q ;
wire \datamem|data_ram~1804_q ;
wire \datamem|data_ram~1548_q ;
wire \datamem|data_ram~2587_combout ;
wire \datamem|data_ram~1932_q ;
wire \datamem|data_ram~2588_combout ;
wire \datamem|data_ram~2589_combout ;
wire \datamem|data_ram~1900_q ;
wire \datamem|data_ram~1772_q ;
wire \datamem|data_ram~1644_q ;
wire \datamem|data_ram~2590_combout ;
wire \datamem|data_ram~2028_q ;
wire \datamem|data_ram~2591_combout ;
wire \datamem|data_ram~2592_combout ;
wire \datamem|data_ram~2593_combout ;
wire \rvcpu|dp|resultmux|y[12]~26_combout ;
wire \rvcpu|dp|srcbmux|y[12]~19_combout ;
wire \Ext_WriteData[11]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~683_q ;
wire \rvcpu|dp|rf|reg_file_arr~811_q ;
wire \rvcpu|dp|rf|reg_file_arr~555_q ;
wire \rvcpu|dp|rf|reg_file_arr~1248_combout ;
wire \rvcpu|dp|rf|reg_file_arr~939_q ;
wire \rvcpu|dp|rf|reg_file_arr~1249_combout ;
wire \rvcpu|dp|rf|reg_file_arr~843_q ;
wire \rvcpu|dp|rf|reg_file_arr~715_q ;
wire \rvcpu|dp|rf|reg_file_arr~587_q ;
wire \rvcpu|dp|rf|reg_file_arr~1250_combout ;
wire \rvcpu|dp|rf|reg_file_arr~971_q ;
wire \rvcpu|dp|rf|reg_file_arr~1251_combout ;
wire \rvcpu|dp|rf|reg_file_arr~779_q ;
wire \rvcpu|dp|rf|reg_file_arr~651_q ;
wire \rvcpu|dp|rf|reg_file_arr~523_q ;
wire \rvcpu|dp|rf|reg_file_arr~1252_combout ;
wire \rvcpu|dp|rf|reg_file_arr~907_q ;
wire \rvcpu|dp|rf|reg_file_arr~1253_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1254_combout ;
wire \rvcpu|dp|rf|reg_file_arr~747_q ;
wire \rvcpu|dp|rf|reg_file_arr~875_q ;
wire \rvcpu|dp|rf|reg_file_arr~619_q ;
wire \rvcpu|dp|rf|reg_file_arr~1255_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1003_q ;
wire \rvcpu|dp|rf|reg_file_arr~1256_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1257_combout ;
wire \rvcpu|dp|rf|reg_file_arr~203_q ;
wire \rvcpu|dp|rf|reg_file_arr~139_q ;
wire \rvcpu|dp|rf|reg_file_arr~1258_combout ;
wire \rvcpu|dp|rf|reg_file_arr~235_q ;
wire \rvcpu|dp|rf|reg_file_arr~1259_combout ;
wire \rvcpu|dp|rf|reg_file_arr~299_q ;
wire \rvcpu|dp|rf|reg_file_arr~331_q ;
wire \rvcpu|dp|rf|reg_file_arr~267_q ;
wire \rvcpu|dp|rf|reg_file_arr~1260_combout ;
wire \rvcpu|dp|rf|reg_file_arr~363_q ;
wire \rvcpu|dp|rf|reg_file_arr~1261_combout ;
wire \rvcpu|dp|rf|reg_file_arr~43_q ;
wire \rvcpu|dp|rf|reg_file_arr~75_q ;
wire \rvcpu|dp|rf|reg_file_arr~11_q ;
wire \rvcpu|dp|rf|reg_file_arr~1262_combout ;
wire \rvcpu|dp|rf|reg_file_arr~107_q ;
wire \rvcpu|dp|rf|reg_file_arr~1263_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1264_combout ;
wire \rvcpu|dp|rf|reg_file_arr~459_q ;
wire \rvcpu|dp|rf|reg_file_arr~427_q ;
wire \rvcpu|dp|rf|reg_file_arr~395_q ;
wire \rvcpu|dp|rf|reg_file_arr~1265_combout ;
wire \rvcpu|dp|rf|reg_file_arr~491_q ;
wire \rvcpu|dp|rf|reg_file_arr~1266_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1267_combout ;
wire \rvcpu|dp|rf|rd_data2[11]~11_combout ;
wire \WriteData~11_combout ;
wire \datamem|data_ram~683_q ;
wire \datamem|data_ram~811_q ;
wire \datamem|data_ram~555_q ;
wire \datamem|data_ram~2510_combout ;
wire \datamem|data_ram~939_q ;
wire \datamem|data_ram~2511_combout ;
wire \datamem|data_ram~843_q ;
wire \datamem|data_ram~715_q ;
wire \datamem|data_ram~587_q ;
wire \datamem|data_ram~2512_combout ;
wire \datamem|data_ram~971_q ;
wire \datamem|data_ram~2513_combout ;
wire \datamem|data_ram~779_q ;
wire \datamem|data_ram~651_q ;
wire \datamem|data_ram~523_q ;
wire \datamem|data_ram~2514_combout ;
wire \datamem|data_ram~907_q ;
wire \datamem|data_ram~2515_combout ;
wire \datamem|data_ram~2516_combout ;
wire \datamem|data_ram~747_q ;
wire \datamem|data_ram~875_q ;
wire \datamem|data_ram~619_q ;
wire \datamem|data_ram~2517_combout ;
wire \datamem|data_ram~1003_q ;
wire \datamem|data_ram~2518_combout ;
wire \datamem|data_ram~2519_combout ;
wire \datamem|data_ram~1355_q ;
wire \datamem|data_ram~1323_q ;
wire \datamem|data_ram~1291_q ;
wire \datamem|data_ram~2520_combout ;
wire \datamem|data_ram~1387_q ;
wire \datamem|data_ram~2521_combout ;
wire \datamem|data_ram~1195_q ;
wire \datamem|data_ram~1227_q ;
wire \datamem|data_ram~1163_q ;
wire \datamem|data_ram~2522_combout ;
wire \datamem|data_ram~1259_q ;
wire \datamem|data_ram~2523_combout ;
wire \datamem|data_ram~1099_q ;
wire \datamem|data_ram~1067_q ;
wire \datamem|data_ram~1035_q ;
wire \datamem|data_ram~2524_combout ;
wire \datamem|data_ram~1131_q ;
wire \datamem|data_ram~2525_combout ;
wire \datamem|data_ram~2526_combout ;
wire \datamem|data_ram~1451_q ;
wire \datamem|data_ram~1483_q ;
wire \datamem|data_ram~1419_q ;
wire \datamem|data_ram~2527_combout ;
wire \datamem|data_ram~1515_q ;
wire \datamem|data_ram~2528_combout ;
wire \datamem|data_ram~2529_combout ;
wire \datamem|data_ram~203_q ;
wire \datamem|data_ram~171_q ;
wire \datamem|data_ram~139_q ;
wire \datamem|data_ram~2530_combout ;
wire \datamem|data_ram~235_q ;
wire \datamem|data_ram~2531_combout ;
wire \datamem|data_ram~299_q ;
wire \datamem|data_ram~331_q ;
wire \datamem|data_ram~267_q ;
wire \datamem|data_ram~2532_combout ;
wire \datamem|data_ram~363_q ;
wire \datamem|data_ram~2533_combout ;
wire \datamem|data_ram~43_q ;
wire \datamem|data_ram~75_q ;
wire \datamem|data_ram~11_q ;
wire \datamem|data_ram~2534_combout ;
wire \datamem|data_ram~107_q ;
wire \datamem|data_ram~2535_combout ;
wire \datamem|data_ram~2536_combout ;
wire \datamem|data_ram~459_q ;
wire \datamem|data_ram~427_q ;
wire \datamem|data_ram~395_q ;
wire \datamem|data_ram~2537_combout ;
wire \datamem|data_ram~491_q ;
wire \datamem|data_ram~2538_combout ;
wire \datamem|data_ram~2539_combout ;
wire \datamem|data_ram~2540_combout ;
wire \datamem|data_ram~1739_q ;
wire \datamem|data_ram~1867_q ;
wire \datamem|data_ram~1611_q ;
wire \datamem|data_ram~2541_combout ;
wire \datamem|data_ram~1995_q ;
wire \datamem|data_ram~2542_combout ;
wire \datamem|data_ram~1835_q ;
wire \datamem|data_ram~1707_q ;
wire \datamem|data_ram~1579_q ;
wire \datamem|data_ram~2543_combout ;
wire \datamem|data_ram~1963_q ;
wire \datamem|data_ram~2544_combout ;
wire \datamem|data_ram~1675_q ;
wire \datamem|data_ram~1803_q ;
wire \datamem|data_ram~1547_q ;
wire \datamem|data_ram~2545_combout ;
wire \datamem|data_ram~1931_q ;
wire \datamem|data_ram~2546_combout ;
wire \datamem|data_ram~2547_combout ;
wire \datamem|data_ram~1899_q ;
wire \datamem|data_ram~1771_q ;
wire \datamem|data_ram~1643_q ;
wire \datamem|data_ram~2548_combout ;
wire \datamem|data_ram~2027_q ;
wire \datamem|data_ram~2549_combout ;
wire \datamem|data_ram~2550_combout ;
wire \datamem|data_ram~2551_combout ;
wire \rvcpu|dp|resultmux|y[11]~24_combout ;
wire \rvcpu|dp|srcbmux|y[11]~20_combout ;
wire \Ext_WriteData[10]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~714_q ;
wire \rvcpu|dp|rf|reg_file_arr~842_q ;
wire \rvcpu|dp|rf|reg_file_arr~586_q ;
wire \rvcpu|dp|rf|reg_file_arr~1228_combout ;
wire \rvcpu|dp|rf|reg_file_arr~970_q ;
wire \rvcpu|dp|rf|reg_file_arr~1229_combout ;
wire \rvcpu|dp|rf|reg_file_arr~810_q ;
wire \rvcpu|dp|rf|reg_file_arr~682_q ;
wire \rvcpu|dp|rf|reg_file_arr~554_q ;
wire \rvcpu|dp|rf|reg_file_arr~1230_combout ;
wire \rvcpu|dp|rf|reg_file_arr~938_q ;
wire \rvcpu|dp|rf|reg_file_arr~1231_combout ;
wire \rvcpu|dp|rf|reg_file_arr~650_q ;
wire \rvcpu|dp|rf|reg_file_arr~778_q ;
wire \rvcpu|dp|rf|reg_file_arr~522_q ;
wire \rvcpu|dp|rf|reg_file_arr~1232_combout ;
wire \rvcpu|dp|rf|reg_file_arr~906_q ;
wire \rvcpu|dp|rf|reg_file_arr~1233_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1234_combout ;
wire \rvcpu|dp|rf|reg_file_arr~874_q ;
wire \rvcpu|dp|rf|reg_file_arr~746_q ;
wire \rvcpu|dp|rf|reg_file_arr~618_q ;
wire \rvcpu|dp|rf|reg_file_arr~1235_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1002_q ;
wire \rvcpu|dp|rf|reg_file_arr~1236_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1237_combout ;
wire \rvcpu|dp|rf|reg_file_arr~330_q ;
wire \rvcpu|dp|rf|reg_file_arr~298_q ;
wire \rvcpu|dp|rf|reg_file_arr~266_q ;
wire \rvcpu|dp|rf|reg_file_arr~1238_combout ;
wire \rvcpu|dp|rf|reg_file_arr~362_q ;
wire \rvcpu|dp|rf|reg_file_arr~1239_combout ;
wire \rvcpu|dp|rf|reg_file_arr~202_q ;
wire \rvcpu|dp|rf|reg_file_arr~138_q ;
wire \rvcpu|dp|rf|reg_file_arr~1240_combout ;
wire \rvcpu|dp|rf|reg_file_arr~234_q ;
wire \rvcpu|dp|rf|reg_file_arr~1241_combout ;
wire \rvcpu|dp|rf|reg_file_arr~74_q ;
wire \rvcpu|dp|rf|reg_file_arr~42_q ;
wire \rvcpu|dp|rf|reg_file_arr~10_q ;
wire \rvcpu|dp|rf|reg_file_arr~1242_combout ;
wire \rvcpu|dp|rf|reg_file_arr~106_q ;
wire \rvcpu|dp|rf|reg_file_arr~1243_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1244_combout ;
wire \rvcpu|dp|rf|reg_file_arr~426_q ;
wire \rvcpu|dp|rf|reg_file_arr~458_q ;
wire \rvcpu|dp|rf|reg_file_arr~394_q ;
wire \rvcpu|dp|rf|reg_file_arr~1245_combout ;
wire \rvcpu|dp|rf|reg_file_arr~490_q ;
wire \rvcpu|dp|rf|reg_file_arr~1246_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1247_combout ;
wire \rvcpu|dp|rf|rd_data2[10]~10_combout ;
wire \WriteData~10_combout ;
wire \datamem|data_ram~1354_q ;
wire \datamem|data_ram~1322_q ;
wire \datamem|data_ram~1290_q ;
wire \datamem|data_ram~2468_combout ;
wire \datamem|data_ram~1386_q ;
wire \datamem|data_ram~2469_combout ;
wire \datamem|data_ram~1194_q ;
wire \datamem|data_ram~1226_q ;
wire \datamem|data_ram~1162_q ;
wire \datamem|data_ram~2470_combout ;
wire \datamem|data_ram~1258_q ;
wire \datamem|data_ram~2471_combout ;
wire \datamem|data_ram~1098_q ;
wire \datamem|data_ram~1066_q ;
wire \datamem|data_ram~1034_q ;
wire \datamem|data_ram~2472_combout ;
wire \datamem|data_ram~1130_q ;
wire \datamem|data_ram~2473_combout ;
wire \datamem|data_ram~2474_combout ;
wire \datamem|data_ram~1450_q ;
wire \datamem|data_ram~1482_q ;
wire \datamem|data_ram~1418_q ;
wire \datamem|data_ram~2475_combout ;
wire \datamem|data_ram~1514_q ;
wire \datamem|data_ram~2476_combout ;
wire \datamem|data_ram~2477_combout ;
wire \datamem|data_ram~682_q ;
wire \datamem|data_ram~810_q ;
wire \datamem|data_ram~554_q ;
wire \datamem|data_ram~2478_combout ;
wire \datamem|data_ram~938_q ;
wire \datamem|data_ram~2479_combout ;
wire \datamem|data_ram~842_q ;
wire \datamem|data_ram~714_q ;
wire \datamem|data_ram~586_q ;
wire \datamem|data_ram~2480_combout ;
wire \datamem|data_ram~970_q ;
wire \datamem|data_ram~2481_combout ;
wire \datamem|data_ram~778_q ;
wire \datamem|data_ram~650_q ;
wire \datamem|data_ram~522_q ;
wire \datamem|data_ram~2482_combout ;
wire \datamem|data_ram~906_q ;
wire \datamem|data_ram~2483_combout ;
wire \datamem|data_ram~2484_combout ;
wire \datamem|data_ram~746_q ;
wire \datamem|data_ram~874_q ;
wire \datamem|data_ram~618_q ;
wire \datamem|data_ram~2485_combout ;
wire \datamem|data_ram~1002_q ;
wire \datamem|data_ram~2486_combout ;
wire \datamem|data_ram~2487_combout ;
wire \datamem|data_ram~202_q ;
wire \datamem|data_ram~170_q ;
wire \datamem|data_ram~138_q ;
wire \datamem|data_ram~2488_combout ;
wire \datamem|data_ram~234_q ;
wire \datamem|data_ram~2489_combout ;
wire \datamem|data_ram~298_q ;
wire \datamem|data_ram~330_q ;
wire \datamem|data_ram~266_q ;
wire \datamem|data_ram~2490_combout ;
wire \datamem|data_ram~362_q ;
wire \datamem|data_ram~2491_combout ;
wire \datamem|data_ram~42_q ;
wire \datamem|data_ram~74_q ;
wire \datamem|data_ram~10_q ;
wire \datamem|data_ram~2492_combout ;
wire \datamem|data_ram~106_q ;
wire \datamem|data_ram~2493_combout ;
wire \datamem|data_ram~2494_combout ;
wire \datamem|data_ram~458_q ;
wire \datamem|data_ram~426_q ;
wire \datamem|data_ram~394_q ;
wire \datamem|data_ram~2495_combout ;
wire \datamem|data_ram~490_q ;
wire \datamem|data_ram~2496_combout ;
wire \datamem|data_ram~2497_combout ;
wire \datamem|data_ram~2498_combout ;
wire \datamem|data_ram~1738_q ;
wire \datamem|data_ram~1866_q ;
wire \datamem|data_ram~1610_q ;
wire \datamem|data_ram~2499_combout ;
wire \datamem|data_ram~1994_q ;
wire \datamem|data_ram~2500_combout ;
wire \datamem|data_ram~1834_q ;
wire \datamem|data_ram~1706_q ;
wire \datamem|data_ram~1578_q ;
wire \datamem|data_ram~2501_combout ;
wire \datamem|data_ram~1962_q ;
wire \datamem|data_ram~2502_combout ;
wire \datamem|data_ram~1674_q ;
wire \datamem|data_ram~1802_q ;
wire \datamem|data_ram~1546_q ;
wire \datamem|data_ram~2503_combout ;
wire \datamem|data_ram~1930_q ;
wire \datamem|data_ram~2504_combout ;
wire \datamem|data_ram~2505_combout ;
wire \datamem|data_ram~1898_q ;
wire \datamem|data_ram~1770_q ;
wire \datamem|data_ram~1642_q ;
wire \datamem|data_ram~2506_combout ;
wire \datamem|data_ram~2026_q ;
wire \datamem|data_ram~2507_combout ;
wire \datamem|data_ram~2508_combout ;
wire \datamem|data_ram~2509_combout ;
wire \rvcpu|dp|pcadd4|sum[10]~16_combout ;
wire \rvcpu|dp|resultmux|y[10]~22_combout ;
wire \rvcpu|dp|srcbmux|y[10]~21_combout ;
wire \Ext_WriteData[9]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~681_q ;
wire \rvcpu|dp|rf|reg_file_arr~809_q ;
wire \rvcpu|dp|rf|reg_file_arr~553_q ;
wire \rvcpu|dp|rf|reg_file_arr~1208_combout ;
wire \rvcpu|dp|rf|reg_file_arr~937_q ;
wire \rvcpu|dp|rf|reg_file_arr~1209_combout ;
wire \rvcpu|dp|rf|reg_file_arr~841_q ;
wire \rvcpu|dp|rf|reg_file_arr~713_q ;
wire \rvcpu|dp|rf|reg_file_arr~585_q ;
wire \rvcpu|dp|rf|reg_file_arr~1210_combout ;
wire \rvcpu|dp|rf|reg_file_arr~969_q ;
wire \rvcpu|dp|rf|reg_file_arr~1211_combout ;
wire \rvcpu|dp|rf|reg_file_arr~777_q ;
wire \rvcpu|dp|rf|reg_file_arr~649_q ;
wire \rvcpu|dp|rf|reg_file_arr~521_q ;
wire \rvcpu|dp|rf|reg_file_arr~1212_combout ;
wire \rvcpu|dp|rf|reg_file_arr~905_q ;
wire \rvcpu|dp|rf|reg_file_arr~1213_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1214_combout ;
wire \rvcpu|dp|rf|reg_file_arr~745_q ;
wire \rvcpu|dp|rf|reg_file_arr~873_q ;
wire \rvcpu|dp|rf|reg_file_arr~617_q ;
wire \rvcpu|dp|rf|reg_file_arr~1215_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1001_q ;
wire \rvcpu|dp|rf|reg_file_arr~1216_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1217_combout ;
wire \rvcpu|dp|rf|reg_file_arr~201_q ;
wire \rvcpu|dp|rf|reg_file_arr~137_q ;
wire \rvcpu|dp|rf|reg_file_arr~1218_combout ;
wire \rvcpu|dp|rf|reg_file_arr~233_q ;
wire \rvcpu|dp|rf|reg_file_arr~1219_combout ;
wire \rvcpu|dp|rf|reg_file_arr~297_q ;
wire \rvcpu|dp|rf|reg_file_arr~329_q ;
wire \rvcpu|dp|rf|reg_file_arr~265_q ;
wire \rvcpu|dp|rf|reg_file_arr~1220_combout ;
wire \rvcpu|dp|rf|reg_file_arr~361_q ;
wire \rvcpu|dp|rf|reg_file_arr~1221_combout ;
wire \rvcpu|dp|rf|reg_file_arr~41_q ;
wire \rvcpu|dp|rf|reg_file_arr~73_q ;
wire \rvcpu|dp|rf|reg_file_arr~9_q ;
wire \rvcpu|dp|rf|reg_file_arr~1222_combout ;
wire \rvcpu|dp|rf|reg_file_arr~105_q ;
wire \rvcpu|dp|rf|reg_file_arr~1223_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1224_combout ;
wire \rvcpu|dp|rf|reg_file_arr~457_q ;
wire \rvcpu|dp|rf|reg_file_arr~425_q ;
wire \rvcpu|dp|rf|reg_file_arr~393_q ;
wire \rvcpu|dp|rf|reg_file_arr~1225_combout ;
wire \rvcpu|dp|rf|reg_file_arr~489_q ;
wire \rvcpu|dp|rf|reg_file_arr~1226_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1227_combout ;
wire \rvcpu|dp|rf|rd_data2[9]~9_combout ;
wire \WriteData~9_combout ;
wire \datamem|data_ram~681_q ;
wire \datamem|data_ram~809_q ;
wire \datamem|data_ram~553_q ;
wire \datamem|data_ram~2426_combout ;
wire \datamem|data_ram~937_q ;
wire \datamem|data_ram~2427_combout ;
wire \datamem|data_ram~841_q ;
wire \datamem|data_ram~713_q ;
wire \datamem|data_ram~585_q ;
wire \datamem|data_ram~2428_combout ;
wire \datamem|data_ram~969_q ;
wire \datamem|data_ram~2429_combout ;
wire \datamem|data_ram~777_q ;
wire \datamem|data_ram~649_q ;
wire \datamem|data_ram~521_q ;
wire \datamem|data_ram~2430_combout ;
wire \datamem|data_ram~905_q ;
wire \datamem|data_ram~2431_combout ;
wire \datamem|data_ram~2432_combout ;
wire \datamem|data_ram~745_q ;
wire \datamem|data_ram~873_q ;
wire \datamem|data_ram~617_q ;
wire \datamem|data_ram~2433_combout ;
wire \datamem|data_ram~1001_q ;
wire \datamem|data_ram~2434_combout ;
wire \datamem|data_ram~2435_combout ;
wire \datamem|data_ram~1353_q ;
wire \datamem|data_ram~1321_q ;
wire \datamem|data_ram~1289_q ;
wire \datamem|data_ram~2436_combout ;
wire \datamem|data_ram~1385_q ;
wire \datamem|data_ram~2437_combout ;
wire \datamem|data_ram~1193_q ;
wire \datamem|data_ram~1225_q ;
wire \datamem|data_ram~1161_q ;
wire \datamem|data_ram~2438_combout ;
wire \datamem|data_ram~1257_q ;
wire \datamem|data_ram~2439_combout ;
wire \datamem|data_ram~1097_q ;
wire \datamem|data_ram~1065_q ;
wire \datamem|data_ram~1033_q ;
wire \datamem|data_ram~2440_combout ;
wire \datamem|data_ram~1129_q ;
wire \datamem|data_ram~2441_combout ;
wire \datamem|data_ram~2442_combout ;
wire \datamem|data_ram~1449_q ;
wire \datamem|data_ram~1481_q ;
wire \datamem|data_ram~1417_q ;
wire \datamem|data_ram~2443_combout ;
wire \datamem|data_ram~1513_q ;
wire \datamem|data_ram~2444_combout ;
wire \datamem|data_ram~2445_combout ;
wire \datamem|data_ram~201_q ;
wire \datamem|data_ram~169_q ;
wire \datamem|data_ram~137_q ;
wire \datamem|data_ram~2446_combout ;
wire \datamem|data_ram~233_q ;
wire \datamem|data_ram~2447_combout ;
wire \datamem|data_ram~297_q ;
wire \datamem|data_ram~329_q ;
wire \datamem|data_ram~265_q ;
wire \datamem|data_ram~2448_combout ;
wire \datamem|data_ram~361_q ;
wire \datamem|data_ram~2449_combout ;
wire \datamem|data_ram~41_q ;
wire \datamem|data_ram~73_q ;
wire \datamem|data_ram~9_q ;
wire \datamem|data_ram~2450_combout ;
wire \datamem|data_ram~105_q ;
wire \datamem|data_ram~2451_combout ;
wire \datamem|data_ram~2452_combout ;
wire \datamem|data_ram~457_q ;
wire \datamem|data_ram~425_q ;
wire \datamem|data_ram~393_q ;
wire \datamem|data_ram~2453_combout ;
wire \datamem|data_ram~489_q ;
wire \datamem|data_ram~2454_combout ;
wire \datamem|data_ram~2455_combout ;
wire \datamem|data_ram~2456_combout ;
wire \datamem|data_ram~1737_q ;
wire \datamem|data_ram~1865_q ;
wire \datamem|data_ram~1609_q ;
wire \datamem|data_ram~2457_combout ;
wire \datamem|data_ram~1993_q ;
wire \datamem|data_ram~2458_combout ;
wire \datamem|data_ram~1833_q ;
wire \datamem|data_ram~1705_q ;
wire \datamem|data_ram~1577_q ;
wire \datamem|data_ram~2459_combout ;
wire \datamem|data_ram~1961_q ;
wire \datamem|data_ram~2460_combout ;
wire \datamem|data_ram~1673_q ;
wire \datamem|data_ram~1801_q ;
wire \datamem|data_ram~1545_q ;
wire \datamem|data_ram~2461_combout ;
wire \datamem|data_ram~1929_q ;
wire \datamem|data_ram~2462_combout ;
wire \datamem|data_ram~2463_combout ;
wire \datamem|data_ram~1897_q ;
wire \datamem|data_ram~1769_q ;
wire \datamem|data_ram~1641_q ;
wire \datamem|data_ram~2464_combout ;
wire \datamem|data_ram~2025_q ;
wire \datamem|data_ram~2465_combout ;
wire \datamem|data_ram~2466_combout ;
wire \datamem|data_ram~2467_combout ;
wire \rvcpu|dp|resultmux|y[9]~20_combout ;
wire \rvcpu|dp|srcbmux|y[9]~22_combout ;
wire \Ext_WriteData[8]~input_o ;
wire \rvcpu|dp|rf|reg_file_arr~712_q ;
wire \rvcpu|dp|rf|reg_file_arr~840_q ;
wire \rvcpu|dp|rf|reg_file_arr~584_q ;
wire \rvcpu|dp|rf|reg_file_arr~1188_combout ;
wire \rvcpu|dp|rf|reg_file_arr~968_q ;
wire \rvcpu|dp|rf|reg_file_arr~1189_combout ;
wire \rvcpu|dp|rf|reg_file_arr~808_q ;
wire \rvcpu|dp|rf|reg_file_arr~680_q ;
wire \rvcpu|dp|rf|reg_file_arr~552_q ;
wire \rvcpu|dp|rf|reg_file_arr~1190_combout ;
wire \rvcpu|dp|rf|reg_file_arr~936_q ;
wire \rvcpu|dp|rf|reg_file_arr~1191_combout ;
wire \rvcpu|dp|rf|reg_file_arr~648_q ;
wire \rvcpu|dp|rf|reg_file_arr~776_q ;
wire \rvcpu|dp|rf|reg_file_arr~520_q ;
wire \rvcpu|dp|rf|reg_file_arr~1192_combout ;
wire \rvcpu|dp|rf|reg_file_arr~904_q ;
wire \rvcpu|dp|rf|reg_file_arr~1193_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1194_combout ;
wire \rvcpu|dp|rf|reg_file_arr~872_q ;
wire \rvcpu|dp|rf|reg_file_arr~744_q ;
wire \rvcpu|dp|rf|reg_file_arr~616_q ;
wire \rvcpu|dp|rf|reg_file_arr~1195_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1000_q ;
wire \rvcpu|dp|rf|reg_file_arr~1196_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1197_combout ;
wire \rvcpu|dp|rf|reg_file_arr~328_q ;
wire \rvcpu|dp|rf|reg_file_arr~296_q ;
wire \rvcpu|dp|rf|reg_file_arr~264_q ;
wire \rvcpu|dp|rf|reg_file_arr~1198_combout ;
wire \rvcpu|dp|rf|reg_file_arr~360_q ;
wire \rvcpu|dp|rf|reg_file_arr~1199_combout ;
wire \rvcpu|dp|rf|reg_file_arr~200_q ;
wire \rvcpu|dp|rf|reg_file_arr~136_q ;
wire \rvcpu|dp|rf|reg_file_arr~1200_combout ;
wire \rvcpu|dp|rf|reg_file_arr~232_q ;
wire \rvcpu|dp|rf|reg_file_arr~1201_combout ;
wire \rvcpu|dp|rf|reg_file_arr~72_q ;
wire \rvcpu|dp|rf|reg_file_arr~40_q ;
wire \rvcpu|dp|rf|reg_file_arr~8_q ;
wire \rvcpu|dp|rf|reg_file_arr~1202_combout ;
wire \rvcpu|dp|rf|reg_file_arr~104_q ;
wire \rvcpu|dp|rf|reg_file_arr~1203_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1204_combout ;
wire \rvcpu|dp|rf|reg_file_arr~424_q ;
wire \rvcpu|dp|rf|reg_file_arr~456_q ;
wire \rvcpu|dp|rf|reg_file_arr~392_q ;
wire \rvcpu|dp|rf|reg_file_arr~1205_combout ;
wire \rvcpu|dp|rf|reg_file_arr~488_q ;
wire \rvcpu|dp|rf|reg_file_arr~1206_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1207_combout ;
wire \rvcpu|dp|rf|rd_data2[8]~8_combout ;
wire \WriteData~8_combout ;
wire \datamem|data_ram~1352_q ;
wire \datamem|data_ram~1320_q ;
wire \datamem|data_ram~1288_q ;
wire \datamem|data_ram~2384_combout ;
wire \datamem|data_ram~1384_q ;
wire \datamem|data_ram~2385_combout ;
wire \datamem|data_ram~1192_q ;
wire \datamem|data_ram~1224_q ;
wire \datamem|data_ram~1160_q ;
wire \datamem|data_ram~2386_combout ;
wire \datamem|data_ram~1256_q ;
wire \datamem|data_ram~2387_combout ;
wire \datamem|data_ram~1096_q ;
wire \datamem|data_ram~1064_q ;
wire \datamem|data_ram~1032_q ;
wire \datamem|data_ram~2388_combout ;
wire \datamem|data_ram~1128_q ;
wire \datamem|data_ram~2389_combout ;
wire \datamem|data_ram~2390_combout ;
wire \datamem|data_ram~1448_q ;
wire \datamem|data_ram~1480_q ;
wire \datamem|data_ram~1416_q ;
wire \datamem|data_ram~2391_combout ;
wire \datamem|data_ram~1512_q ;
wire \datamem|data_ram~2392_combout ;
wire \datamem|data_ram~2393_combout ;
wire \datamem|data_ram~680_q ;
wire \datamem|data_ram~808_q ;
wire \datamem|data_ram~552_q ;
wire \datamem|data_ram~2394_combout ;
wire \datamem|data_ram~936_q ;
wire \datamem|data_ram~2395_combout ;
wire \datamem|data_ram~840_q ;
wire \datamem|data_ram~712_q ;
wire \datamem|data_ram~584_q ;
wire \datamem|data_ram~2396_combout ;
wire \datamem|data_ram~968_q ;
wire \datamem|data_ram~2397_combout ;
wire \datamem|data_ram~776_q ;
wire \datamem|data_ram~648_q ;
wire \datamem|data_ram~520_q ;
wire \datamem|data_ram~2398_combout ;
wire \datamem|data_ram~904_q ;
wire \datamem|data_ram~2399_combout ;
wire \datamem|data_ram~2400_combout ;
wire \datamem|data_ram~744_q ;
wire \datamem|data_ram~872_q ;
wire \datamem|data_ram~616_q ;
wire \datamem|data_ram~2401_combout ;
wire \datamem|data_ram~1000_q ;
wire \datamem|data_ram~2402_combout ;
wire \datamem|data_ram~2403_combout ;
wire \datamem|data_ram~200_q ;
wire \datamem|data_ram~168_q ;
wire \datamem|data_ram~136_q ;
wire \datamem|data_ram~2404_combout ;
wire \datamem|data_ram~232_q ;
wire \datamem|data_ram~2405_combout ;
wire \datamem|data_ram~296_q ;
wire \datamem|data_ram~328_q ;
wire \datamem|data_ram~264_q ;
wire \datamem|data_ram~2406_combout ;
wire \datamem|data_ram~360_q ;
wire \datamem|data_ram~2407_combout ;
wire \datamem|data_ram~40_q ;
wire \datamem|data_ram~72_q ;
wire \datamem|data_ram~8_q ;
wire \datamem|data_ram~2408_combout ;
wire \datamem|data_ram~104_q ;
wire \datamem|data_ram~2409_combout ;
wire \datamem|data_ram~2410_combout ;
wire \datamem|data_ram~456_q ;
wire \datamem|data_ram~424_q ;
wire \datamem|data_ram~392_q ;
wire \datamem|data_ram~2411_combout ;
wire \datamem|data_ram~488_q ;
wire \datamem|data_ram~2412_combout ;
wire \datamem|data_ram~2413_combout ;
wire \datamem|data_ram~2414_combout ;
wire \datamem|data_ram~1736_q ;
wire \datamem|data_ram~1864_q ;
wire \datamem|data_ram~1608_q ;
wire \datamem|data_ram~2415_combout ;
wire \datamem|data_ram~1992_q ;
wire \datamem|data_ram~2416_combout ;
wire \datamem|data_ram~1832_q ;
wire \datamem|data_ram~1704_q ;
wire \datamem|data_ram~1576_q ;
wire \datamem|data_ram~2417_combout ;
wire \datamem|data_ram~1960_q ;
wire \datamem|data_ram~2418_combout ;
wire \datamem|data_ram~1672_q ;
wire \datamem|data_ram~1800_q ;
wire \datamem|data_ram~1544_q ;
wire \datamem|data_ram~2419_combout ;
wire \datamem|data_ram~1928_q ;
wire \datamem|data_ram~2420_combout ;
wire \datamem|data_ram~2421_combout ;
wire \datamem|data_ram~1896_q ;
wire \datamem|data_ram~1768_q ;
wire \datamem|data_ram~1640_q ;
wire \datamem|data_ram~2422_combout ;
wire \datamem|data_ram~2024_q ;
wire \datamem|data_ram~2423_combout ;
wire \datamem|data_ram~2424_combout ;
wire \datamem|data_ram~2425_combout ;
wire \rvcpu|dp|resultmux|y[8]~18_combout ;
wire \rvcpu|dp|srcbmux|y[8]~23_combout ;
wire \rvcpu|dp|alu|Add1~15 ;
wire \rvcpu|dp|alu|Add1~16_combout ;
wire \rvcpu|dp|alu|Add0~15 ;
wire \rvcpu|dp|alu|Add0~16_combout ;
wire \rvcpu|dp|alu|Mux23~0_combout ;
wire \rvcpu|dp|alu|Mux23~1_combout ;
wire \rvcpu|dp|resultmux|y[8]~19_combout ;
wire \rvcpu|dp|rf|reg_file_arr~168_q ;
wire \rvcpu|dp|rf|reg_file_arr~1760_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1761_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1762_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1763_combout ;
wire \rvcpu|dp|rf|rd_data1[8]~23_combout ;
wire \rvcpu|dp|alu|Add0~17 ;
wire \rvcpu|dp|alu|Add0~18_combout ;
wire \rvcpu|dp|alu|Add1~17 ;
wire \rvcpu|dp|alu|Add1~18_combout ;
wire \rvcpu|dp|alu|Mux22~0_combout ;
wire \rvcpu|dp|alu|Mux22~1_combout ;
wire \rvcpu|dp|alu|Mux22~2_combout ;
wire \rvcpu|dp|resultmux|y[9]~21_combout ;
wire \rvcpu|dp|rf|reg_file_arr~169_q ;
wire \rvcpu|dp|rf|reg_file_arr~1756_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1757_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1758_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1759_combout ;
wire \rvcpu|dp|rf|rd_data1[9]~22_combout ;
wire \rvcpu|dp|alu|Add1~19 ;
wire \rvcpu|dp|alu|Add1~20_combout ;
wire \rvcpu|dp|alu|Add0~19 ;
wire \rvcpu|dp|alu|Add0~20_combout ;
wire \rvcpu|dp|alu|Mux21~0_combout ;
wire \rvcpu|dp|alu|Mux21~1_combout ;
wire \rvcpu|dp|resultmux|y[10]~23_combout ;
wire \rvcpu|dp|rf|reg_file_arr~170_q ;
wire \rvcpu|dp|rf|reg_file_arr~1752_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1753_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1754_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1755_combout ;
wire \rvcpu|dp|rf|rd_data1[10]~21_combout ;
wire \rvcpu|dp|alu|Add0~21 ;
wire \rvcpu|dp|alu|Add0~22_combout ;
wire \rvcpu|dp|alu|Add1~21 ;
wire \rvcpu|dp|alu|Add1~22_combout ;
wire \rvcpu|dp|alu|Mux20~0_combout ;
wire \rvcpu|dp|alu|Mux20~1_combout ;
wire \rvcpu|dp|alu|Mux20~2_combout ;
wire \rvcpu|dp|resultmux|y[11]~25_combout ;
wire \rvcpu|dp|rf|reg_file_arr~171_q ;
wire \rvcpu|dp|rf|reg_file_arr~1748_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1749_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1750_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1751_combout ;
wire \rvcpu|dp|rf|rd_data1[11]~20_combout ;
wire \rvcpu|dp|alu|Add1~23 ;
wire \rvcpu|dp|alu|Add1~24_combout ;
wire \rvcpu|dp|alu|Add0~23 ;
wire \rvcpu|dp|alu|Add0~24_combout ;
wire \rvcpu|dp|alu|Mux19~0_combout ;
wire \rvcpu|dp|alu|Mux19~1_combout ;
wire \rvcpu|dp|resultmux|y[12]~27_combout ;
wire \rvcpu|dp|rf|reg_file_arr~172_q ;
wire \rvcpu|dp|rf|reg_file_arr~1744_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1745_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1746_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1747_combout ;
wire \rvcpu|dp|rf|rd_data1[12]~19_combout ;
wire \rvcpu|dp|alu|Add0~25 ;
wire \rvcpu|dp|alu|Add0~26_combout ;
wire \rvcpu|dp|alu|Add1~25 ;
wire \rvcpu|dp|alu|Add1~26_combout ;
wire \rvcpu|dp|alu|Mux18~0_combout ;
wire \rvcpu|dp|alu|Mux18~1_combout ;
wire \rvcpu|dp|alu|Mux18~2_combout ;
wire \rvcpu|dp|resultmux|y[13]~29_combout ;
wire \rvcpu|dp|rf|reg_file_arr~173_q ;
wire \rvcpu|dp|rf|reg_file_arr~1740_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1741_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1742_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1743_combout ;
wire \rvcpu|dp|rf|rd_data1[13]~18_combout ;
wire \rvcpu|dp|alu|Add1~27 ;
wire \rvcpu|dp|alu|Add1~28_combout ;
wire \rvcpu|dp|alu|Add0~27 ;
wire \rvcpu|dp|alu|Add0~28_combout ;
wire \rvcpu|dp|alu|Mux17~0_combout ;
wire \rvcpu|dp|alu|Mux17~1_combout ;
wire \rvcpu|dp|resultmux|y[14]~31_combout ;
wire \rvcpu|dp|rf|reg_file_arr~174_q ;
wire \rvcpu|dp|rf|reg_file_arr~1736_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1737_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1738_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1739_combout ;
wire \rvcpu|dp|rf|rd_data1[14]~17_combout ;
wire \rvcpu|dp|alu|Add0~29 ;
wire \rvcpu|dp|alu|Add0~30_combout ;
wire \rvcpu|dp|alu|Add1~29 ;
wire \rvcpu|dp|alu|Add1~30_combout ;
wire \rvcpu|dp|alu|Mux16~0_combout ;
wire \rvcpu|dp|alu|Mux16~1_combout ;
wire \rvcpu|dp|alu|Mux16~2_combout ;
wire \rvcpu|dp|resultmux|y[15]~33_combout ;
wire \rvcpu|dp|rf|reg_file_arr~175_q ;
wire \rvcpu|dp|rf|reg_file_arr~1732_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1733_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1734_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1735_combout ;
wire \rvcpu|dp|rf|rd_data1[15]~16_combout ;
wire \rvcpu|dp|alu|Add1~31 ;
wire \rvcpu|dp|alu|Add1~32_combout ;
wire \rvcpu|dp|alu|Add0~31 ;
wire \rvcpu|dp|alu|Add0~32_combout ;
wire \rvcpu|dp|alu|Mux15~0_combout ;
wire \rvcpu|dp|alu|Mux15~1_combout ;
wire \rvcpu|dp|resultmux|y[16]~35_combout ;
wire \rvcpu|dp|rf|reg_file_arr~176_q ;
wire \rvcpu|dp|rf|reg_file_arr~1728_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1729_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1730_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1731_combout ;
wire \rvcpu|dp|rf|rd_data1[16]~15_combout ;
wire \rvcpu|dp|alu|Add0~33 ;
wire \rvcpu|dp|alu|Add0~34_combout ;
wire \rvcpu|dp|alu|Add1~33 ;
wire \rvcpu|dp|alu|Add1~34_combout ;
wire \rvcpu|dp|alu|Mux14~0_combout ;
wire \rvcpu|dp|alu|Mux14~1_combout ;
wire \rvcpu|dp|alu|Mux14~2_combout ;
wire \rvcpu|dp|resultmux|y[17]~37_combout ;
wire \rvcpu|dp|rf|reg_file_arr~177_q ;
wire \rvcpu|dp|rf|reg_file_arr~1724_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1725_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1726_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1727_combout ;
wire \rvcpu|dp|rf|rd_data1[17]~14_combout ;
wire \rvcpu|dp|alu|Add1~35 ;
wire \rvcpu|dp|alu|Add1~36_combout ;
wire \rvcpu|dp|alu|Add0~35 ;
wire \rvcpu|dp|alu|Add0~36_combout ;
wire \rvcpu|dp|alu|Mux13~0_combout ;
wire \rvcpu|dp|alu|Mux13~1_combout ;
wire \rvcpu|dp|resultmux|y[18]~39_combout ;
wire \rvcpu|dp|rf|reg_file_arr~178_q ;
wire \rvcpu|dp|rf|reg_file_arr~1720_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1721_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1722_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1723_combout ;
wire \rvcpu|dp|rf|rd_data1[18]~13_combout ;
wire \rvcpu|dp|alu|Add0~37 ;
wire \rvcpu|dp|alu|Add0~38_combout ;
wire \rvcpu|dp|alu|Add1~37 ;
wire \rvcpu|dp|alu|Add1~38_combout ;
wire \rvcpu|dp|alu|Mux12~0_combout ;
wire \rvcpu|dp|alu|Mux12~1_combout ;
wire \rvcpu|dp|alu|Mux12~2_combout ;
wire \rvcpu|dp|resultmux|y[19]~41_combout ;
wire \rvcpu|dp|rf|reg_file_arr~179_q ;
wire \rvcpu|dp|rf|reg_file_arr~1716_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1717_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1718_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1719_combout ;
wire \rvcpu|dp|rf|rd_data1[19]~12_combout ;
wire \rvcpu|dp|alu|Add1~39 ;
wire \rvcpu|dp|alu|Add1~40_combout ;
wire \rvcpu|dp|alu|Add0~39 ;
wire \rvcpu|dp|alu|Add0~40_combout ;
wire \rvcpu|dp|alu|Mux11~0_combout ;
wire \rvcpu|dp|alu|Mux11~1_combout ;
wire \rvcpu|dp|resultmux|y[20]~43_combout ;
wire \rvcpu|dp|rf|reg_file_arr~180_q ;
wire \rvcpu|dp|rf|reg_file_arr~1712_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1713_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1714_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1715_combout ;
wire \rvcpu|dp|rf|rd_data1[20]~11_combout ;
wire \rvcpu|dp|alu|Add1~41 ;
wire \rvcpu|dp|alu|Add1~42_combout ;
wire \rvcpu|dp|alu|Add0~41 ;
wire \rvcpu|dp|alu|Add0~42_combout ;
wire \rvcpu|dp|alu|Mux10~0_combout ;
wire \rvcpu|dp|alu|Mux10~1_combout ;
wire \rvcpu|dp|alu|Mux10~2_combout ;
wire \rvcpu|dp|resultmux|y[21]~45_combout ;
wire \rvcpu|dp|rf|reg_file_arr~181_q ;
wire \rvcpu|dp|rf|reg_file_arr~1708_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1709_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1710_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1711_combout ;
wire \rvcpu|dp|rf|rd_data1[21]~10_combout ;
wire \rvcpu|dp|alu|Add1~43 ;
wire \rvcpu|dp|alu|Add1~44_combout ;
wire \rvcpu|dp|alu|Add0~43 ;
wire \rvcpu|dp|alu|Add0~44_combout ;
wire \rvcpu|dp|alu|Mux9~0_combout ;
wire \rvcpu|dp|alu|Mux9~1_combout ;
wire \rvcpu|dp|resultmux|y[22]~47_combout ;
wire \rvcpu|dp|rf|reg_file_arr~182_q ;
wire \rvcpu|dp|rf|reg_file_arr~1704_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1705_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1706_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1707_combout ;
wire \rvcpu|dp|rf|rd_data1[22]~9_combout ;
wire \rvcpu|dp|alu|Add1~45 ;
wire \rvcpu|dp|alu|Add1~46_combout ;
wire \rvcpu|dp|alu|Add0~45 ;
wire \rvcpu|dp|alu|Add0~46_combout ;
wire \rvcpu|dp|alu|Mux8~0_combout ;
wire \rvcpu|dp|alu|Mux8~1_combout ;
wire \rvcpu|dp|alu|Mux8~2_combout ;
wire \rvcpu|dp|resultmux|y[23]~49_combout ;
wire \rvcpu|dp|rf|reg_file_arr~183_q ;
wire \rvcpu|dp|rf|reg_file_arr~1700_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1701_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1702_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1703_combout ;
wire \rvcpu|dp|rf|rd_data1[23]~8_combout ;
wire \rvcpu|dp|alu|Add1~47 ;
wire \rvcpu|dp|alu|Add1~48_combout ;
wire \rvcpu|dp|alu|Add0~47 ;
wire \rvcpu|dp|alu|Add0~48_combout ;
wire \rvcpu|dp|alu|Mux7~0_combout ;
wire \rvcpu|dp|alu|Mux7~1_combout ;
wire \rvcpu|dp|resultmux|y[24]~51_combout ;
wire \rvcpu|dp|rf|reg_file_arr~184_q ;
wire \rvcpu|dp|rf|reg_file_arr~1696_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1697_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1698_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1699_combout ;
wire \rvcpu|dp|rf|rd_data1[24]~7_combout ;
wire \rvcpu|dp|alu|Add1~49 ;
wire \rvcpu|dp|alu|Add1~50_combout ;
wire \rvcpu|dp|alu|Add0~49 ;
wire \rvcpu|dp|alu|Add0~50_combout ;
wire \rvcpu|dp|alu|Mux6~0_combout ;
wire \rvcpu|dp|alu|Mux6~1_combout ;
wire \rvcpu|dp|alu|Mux6~2_combout ;
wire \rvcpu|dp|resultmux|y[25]~53_combout ;
wire \rvcpu|dp|rf|reg_file_arr~185_q ;
wire \rvcpu|dp|rf|reg_file_arr~1692_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1693_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1694_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1695_combout ;
wire \rvcpu|dp|rf|rd_data1[25]~6_combout ;
wire \rvcpu|dp|alu|Add1~51 ;
wire \rvcpu|dp|alu|Add1~52_combout ;
wire \rvcpu|dp|alu|Add0~51 ;
wire \rvcpu|dp|alu|Add0~52_combout ;
wire \rvcpu|dp|alu|Mux5~0_combout ;
wire \rvcpu|dp|alu|Mux5~1_combout ;
wire \rvcpu|dp|resultmux|y[26]~55_combout ;
wire \rvcpu|dp|rf|reg_file_arr~186_q ;
wire \rvcpu|dp|rf|reg_file_arr~1688_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1689_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1690_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1691_combout ;
wire \rvcpu|dp|rf|rd_data1[26]~5_combout ;
wire \rvcpu|dp|alu|Add1~53 ;
wire \rvcpu|dp|alu|Add1~54_combout ;
wire \rvcpu|dp|alu|Add0~53 ;
wire \rvcpu|dp|alu|Add0~54_combout ;
wire \rvcpu|dp|alu|Mux4~0_combout ;
wire \rvcpu|dp|alu|Mux4~1_combout ;
wire \rvcpu|dp|alu|Mux4~2_combout ;
wire \rvcpu|dp|resultmux|y[27]~57_combout ;
wire \rvcpu|dp|rf|reg_file_arr~187_q ;
wire \rvcpu|dp|rf|reg_file_arr~1684_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1685_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1686_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1687_combout ;
wire \rvcpu|dp|rf|rd_data1[27]~4_combout ;
wire \rvcpu|dp|alu|Add1~55 ;
wire \rvcpu|dp|alu|Add1~56_combout ;
wire \rvcpu|dp|alu|Add0~55 ;
wire \rvcpu|dp|alu|Add0~56_combout ;
wire \rvcpu|dp|alu|Mux3~0_combout ;
wire \rvcpu|dp|alu|Mux3~1_combout ;
wire \rvcpu|dp|resultmux|y[28]~59_combout ;
wire \rvcpu|dp|rf|reg_file_arr~188_q ;
wire \rvcpu|dp|rf|reg_file_arr~1680_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1681_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1682_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1683_combout ;
wire \rvcpu|dp|rf|rd_data1[28]~3_combout ;
wire \rvcpu|dp|alu|Add1~57 ;
wire \rvcpu|dp|alu|Add1~58_combout ;
wire \rvcpu|dp|alu|Add0~57 ;
wire \rvcpu|dp|alu|Add0~58_combout ;
wire \rvcpu|dp|alu|Mux2~0_combout ;
wire \rvcpu|dp|alu|Mux2~1_combout ;
wire \rvcpu|dp|alu|Mux2~2_combout ;
wire \rvcpu|dp|resultmux|y[29]~61_combout ;
wire \rvcpu|dp|rf|reg_file_arr~189_q ;
wire \rvcpu|dp|rf|reg_file_arr~1676_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1677_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1678_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1679_combout ;
wire \rvcpu|dp|rf|rd_data1[29]~2_combout ;
wire \rvcpu|dp|alu|Add1~59 ;
wire \rvcpu|dp|alu|Add1~60_combout ;
wire \rvcpu|dp|alu|Add0~59 ;
wire \rvcpu|dp|alu|Add0~60_combout ;
wire \rvcpu|dp|alu|Mux1~0_combout ;
wire \rvcpu|dp|alu|Mux1~1_combout ;
wire \rvcpu|dp|resultmux|y[30]~63_combout ;
wire \rvcpu|dp|rf|reg_file_arr~190_q ;
wire \rvcpu|dp|rf|reg_file_arr~1672_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1673_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1674_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1675_combout ;
wire \rvcpu|dp|rf|rd_data1[30]~1_combout ;
wire \rvcpu|dp|alu|Add1~61 ;
wire \rvcpu|dp|alu|Add1~62_combout ;
wire \rvcpu|dp|alu|Add0~61 ;
wire \rvcpu|dp|alu|Add0~62_combout ;
wire \rvcpu|dp|alu|Mux0~0_combout ;
wire \rvcpu|dp|alu|Mux0~1_combout ;
wire \rvcpu|dp|alu|Mux0~2_combout ;
wire \rvcpu|dp|resultmux|y[31]~65_combout ;
wire \rvcpu|dp|rf|reg_file_arr~95_q ;
wire \rvcpu|dp|rf|reg_file_arr~1668_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1669_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1670_combout ;
wire \rvcpu|dp|rf|reg_file_arr~1671_combout ;
wire \rvcpu|dp|rf|rd_data1[31]~0_combout ;
wire \rvcpu|dp|alu|LessThan0~1_cout ;
wire \rvcpu|dp|alu|LessThan0~3_cout ;
wire \rvcpu|dp|alu|LessThan0~5_cout ;
wire \rvcpu|dp|alu|LessThan0~7_cout ;
wire \rvcpu|dp|alu|LessThan0~9_cout ;
wire \rvcpu|dp|alu|LessThan0~11_cout ;
wire \rvcpu|dp|alu|LessThan0~13_cout ;
wire \rvcpu|dp|alu|LessThan0~15_cout ;
wire \rvcpu|dp|alu|LessThan0~17_cout ;
wire \rvcpu|dp|alu|LessThan0~19_cout ;
wire \rvcpu|dp|alu|LessThan0~21_cout ;
wire \rvcpu|dp|alu|LessThan0~23_cout ;
wire \rvcpu|dp|alu|LessThan0~25_cout ;
wire \rvcpu|dp|alu|LessThan0~27_cout ;
wire \rvcpu|dp|alu|LessThan0~29_cout ;
wire \rvcpu|dp|alu|LessThan0~31_cout ;
wire \rvcpu|dp|alu|LessThan0~33_cout ;
wire \rvcpu|dp|alu|LessThan0~35_cout ;
wire \rvcpu|dp|alu|LessThan0~37_cout ;
wire \rvcpu|dp|alu|LessThan0~39_cout ;
wire \rvcpu|dp|alu|LessThan0~41_cout ;
wire \rvcpu|dp|alu|LessThan0~43_cout ;
wire \rvcpu|dp|alu|LessThan0~45_cout ;
wire \rvcpu|dp|alu|LessThan0~47_cout ;
wire \rvcpu|dp|alu|LessThan0~49_cout ;
wire \rvcpu|dp|alu|LessThan0~51_cout ;
wire \rvcpu|dp|alu|LessThan0~53_cout ;
wire \rvcpu|dp|alu|LessThan0~55_cout ;
wire \rvcpu|dp|alu|LessThan0~57_cout ;
wire \rvcpu|dp|alu|LessThan0~59_cout ;
wire \rvcpu|dp|alu|LessThan0~61_cout ;
wire \rvcpu|dp|alu|LessThan0~62_combout ;
wire \rvcpu|dp|alu|Mux31~2_combout ;
wire \rvcpu|dp|alu|Add1~0_combout ;
wire \rvcpu|dp|alu|Add0~0_combout ;
wire \rvcpu|dp|alu|Mux31~0_combout ;
wire \rvcpu|dp|alu|Mux31~1_combout ;
wire \rvcpu|dp|alu|Mux31~3_combout ;
wire \rvcpu|c|PCSrc~2_combout ;
wire \rvcpu|c|PCSrc~14_combout ;
wire \rvcpu|c|PCSrc~3_combout ;
wire \rvcpu|c|PCSrc~4_combout ;
wire \rvcpu|c|PCSrc~5_combout ;
wire \rvcpu|c|PCSrc~6_combout ;
wire \rvcpu|c|PCSrc~7_combout ;
wire \rvcpu|c|PCSrc~8_combout ;
wire \rvcpu|c|PCSrc~9_combout ;
wire \rvcpu|c|PCSrc~10_combout ;
wire \rvcpu|c|PCSrc~11_combout ;
wire \rvcpu|c|PCSrc~12_combout ;
wire \rvcpu|c|PCSrc~13_combout ;
wire \rvcpu|c|PCSrc~combout ;
wire \rvcpu|dp|pcaddbranch|sum[0]~1 ;
wire \rvcpu|dp|pcaddbranch|sum[1]~2_combout ;
wire \rvcpu|dp|pcaddbranch|sum[1]~3 ;
wire \rvcpu|dp|pcaddbranch|sum[2]~5 ;
wire \rvcpu|dp|pcaddbranch|sum[3]~7 ;
wire \rvcpu|dp|pcaddbranch|sum[4]~9 ;
wire \rvcpu|dp|pcaddbranch|sum[5]~10_combout ;
wire \rvcpu|dp|pcmux|y[5]~8_combout ;
wire \instrmem|instr_ram~40_combout ;
wire \rvcpu|dp|ext|immext[4]~7_combout ;
wire \rvcpu|dp|pcaddbranch|sum[4]~8_combout ;
wire \rvcpu|dp|pcmux|y[4]~7_combout ;
wire \instrmem|instr_ram~13_combout ;
wire \rvcpu|dp|ext|immext[3]~8_combout ;
wire \rvcpu|dp|ext|immext[3]~9_combout ;
wire \rvcpu|dp|pcaddbranch|sum[3]~6_combout ;
wire \rvcpu|dp|pcmux|y[3]~6_combout ;
wire \instrmem|instr_ram~37_combout ;
wire \instrmem|instr_ram~50_combout ;
wire \rvcpu|dp|pcaddbranch|sum[6]~12_combout ;
wire \rvcpu|dp|pcmux|y[6]~4_combout ;
wire \instrmem|instr_ram~29_combout ;
wire \rvcpu|dp|ext|immext[2]~10_combout ;
wire \rvcpu|dp|pcaddbranch|sum[2]~4_combout ;
wire \rvcpu|dp|pcmux|y[2]~5_combout ;
wire \instrmem|instr_ram~26_combout ;
wire \instrmem|instr_ram~49_combout ;
wire \rvcpu|dp|pcaddbranch|sum[10]~20_combout ;
wire \rvcpu|dp|pcmux|y[10]~0_combout ;
wire \instrmem|instr_ram~0_combout ;
wire \instrmem|instr_ram~1_combout ;
wire \instrmem|instr_ram~2_combout ;
wire \rvcpu|c|md|controls~0_combout ;
wire \MemWrite~0_combout ;
wire \Ext_DataAdr[0]~input_o ;
wire \DataAdr~0_combout ;
wire \Ext_DataAdr[1]~input_o ;
wire \DataAdr~1_combout ;
wire \Ext_DataAdr[8]~input_o ;
wire \DataAdr~8_combout ;
wire \Ext_DataAdr[9]~input_o ;
wire \DataAdr~9_combout ;
wire \Ext_DataAdr[10]~input_o ;
wire \DataAdr~10_combout ;
wire \Ext_DataAdr[11]~input_o ;
wire \DataAdr~11_combout ;
wire \Ext_DataAdr[12]~input_o ;
wire \DataAdr~12_combout ;
wire \Ext_DataAdr[13]~input_o ;
wire \DataAdr~13_combout ;
wire \Ext_DataAdr[14]~input_o ;
wire \DataAdr~14_combout ;
wire \Ext_DataAdr[15]~input_o ;
wire \DataAdr~15_combout ;
wire \Ext_DataAdr[16]~input_o ;
wire \DataAdr~16_combout ;
wire \Ext_DataAdr[17]~input_o ;
wire \DataAdr~17_combout ;
wire \Ext_DataAdr[18]~input_o ;
wire \DataAdr~18_combout ;
wire \Ext_DataAdr[19]~input_o ;
wire \DataAdr~19_combout ;
wire \Ext_DataAdr[20]~input_o ;
wire \DataAdr~20_combout ;
wire \Ext_DataAdr[21]~input_o ;
wire \DataAdr~21_combout ;
wire \Ext_DataAdr[22]~input_o ;
wire \DataAdr~22_combout ;
wire \Ext_DataAdr[23]~input_o ;
wire \DataAdr~23_combout ;
wire \Ext_DataAdr[24]~input_o ;
wire \DataAdr~24_combout ;
wire \Ext_DataAdr[25]~input_o ;
wire \DataAdr~25_combout ;
wire \Ext_DataAdr[26]~input_o ;
wire \DataAdr~26_combout ;
wire \Ext_DataAdr[27]~input_o ;
wire \DataAdr~27_combout ;
wire \Ext_DataAdr[28]~input_o ;
wire \DataAdr~28_combout ;
wire \Ext_DataAdr[29]~input_o ;
wire \DataAdr~29_combout ;
wire \Ext_DataAdr[30]~input_o ;
wire \DataAdr~30_combout ;
wire \Ext_DataAdr[31]~input_o ;
wire \DataAdr~31_combout ;
wire [31:0] \rvcpu|dp|pcreg|q ;


cycloneive_io_obuf \MemWrite~output (
	.i(\MemWrite~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[0]~output (
	.i(\WriteData~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[1]~output (
	.i(\WriteData~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[2]~output (
	.i(\WriteData~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[3]~output (
	.i(\WriteData~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[4]~output (
	.i(\WriteData~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[5]~output (
	.i(\WriteData~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[6]~output (
	.i(\WriteData~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[7]~output (
	.i(\WriteData~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[8]~output (
	.i(\WriteData~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[9]~output (
	.i(\WriteData~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[10]~output (
	.i(\WriteData~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[11]~output (
	.i(\WriteData~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[12]~output (
	.i(\WriteData~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[13]~output (
	.i(\WriteData~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[14]~output (
	.i(\WriteData~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[15]~output (
	.i(\WriteData~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[16]~output (
	.i(\WriteData~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[17]~output (
	.i(\WriteData~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[18]~output (
	.i(\WriteData~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[19]~output (
	.i(\WriteData~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[20]~output (
	.i(\WriteData~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[21]~output (
	.i(\WriteData~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[22]~output (
	.i(\WriteData~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[23]~output (
	.i(\WriteData~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[24]~output (
	.i(\WriteData~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[25]~output (
	.i(\WriteData~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[26]~output (
	.i(\WriteData~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[27]~output (
	.i(\WriteData~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[28]~output (
	.i(\WriteData~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[29]~output (
	.i(\WriteData~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[30]~output (
	.i(\WriteData~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WriteData[31]~output (
	.i(\WriteData~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[0]~output (
	.i(\DataAdr~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[0]),
	.obar());
// synopsys translate_off
defparam \DataAdr[0]~output .bus_hold = "false";
defparam \DataAdr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[1]~output (
	.i(\DataAdr~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[1]),
	.obar());
// synopsys translate_off
defparam \DataAdr[1]~output .bus_hold = "false";
defparam \DataAdr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[2]~output (
	.i(\DataAdr~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[2]),
	.obar());
// synopsys translate_off
defparam \DataAdr[2]~output .bus_hold = "false";
defparam \DataAdr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[3]~output (
	.i(\DataAdr~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[3]),
	.obar());
// synopsys translate_off
defparam \DataAdr[3]~output .bus_hold = "false";
defparam \DataAdr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[4]~output (
	.i(\DataAdr~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[4]),
	.obar());
// synopsys translate_off
defparam \DataAdr[4]~output .bus_hold = "false";
defparam \DataAdr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[5]~output (
	.i(\DataAdr~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[5]),
	.obar());
// synopsys translate_off
defparam \DataAdr[5]~output .bus_hold = "false";
defparam \DataAdr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[6]~output (
	.i(\DataAdr~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[6]),
	.obar());
// synopsys translate_off
defparam \DataAdr[6]~output .bus_hold = "false";
defparam \DataAdr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[7]~output (
	.i(\DataAdr~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[7]),
	.obar());
// synopsys translate_off
defparam \DataAdr[7]~output .bus_hold = "false";
defparam \DataAdr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[8]~output (
	.i(\DataAdr~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[8]),
	.obar());
// synopsys translate_off
defparam \DataAdr[8]~output .bus_hold = "false";
defparam \DataAdr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[9]~output (
	.i(\DataAdr~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[9]),
	.obar());
// synopsys translate_off
defparam \DataAdr[9]~output .bus_hold = "false";
defparam \DataAdr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[10]~output (
	.i(\DataAdr~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[10]),
	.obar());
// synopsys translate_off
defparam \DataAdr[10]~output .bus_hold = "false";
defparam \DataAdr[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[11]~output (
	.i(\DataAdr~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[11]),
	.obar());
// synopsys translate_off
defparam \DataAdr[11]~output .bus_hold = "false";
defparam \DataAdr[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[12]~output (
	.i(\DataAdr~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[12]),
	.obar());
// synopsys translate_off
defparam \DataAdr[12]~output .bus_hold = "false";
defparam \DataAdr[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[13]~output (
	.i(\DataAdr~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[13]),
	.obar());
// synopsys translate_off
defparam \DataAdr[13]~output .bus_hold = "false";
defparam \DataAdr[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[14]~output (
	.i(\DataAdr~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[14]),
	.obar());
// synopsys translate_off
defparam \DataAdr[14]~output .bus_hold = "false";
defparam \DataAdr[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[15]~output (
	.i(\DataAdr~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[15]),
	.obar());
// synopsys translate_off
defparam \DataAdr[15]~output .bus_hold = "false";
defparam \DataAdr[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[16]~output (
	.i(\DataAdr~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[16]),
	.obar());
// synopsys translate_off
defparam \DataAdr[16]~output .bus_hold = "false";
defparam \DataAdr[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[17]~output (
	.i(\DataAdr~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[17]),
	.obar());
// synopsys translate_off
defparam \DataAdr[17]~output .bus_hold = "false";
defparam \DataAdr[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[18]~output (
	.i(\DataAdr~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[18]),
	.obar());
// synopsys translate_off
defparam \DataAdr[18]~output .bus_hold = "false";
defparam \DataAdr[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[19]~output (
	.i(\DataAdr~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[19]),
	.obar());
// synopsys translate_off
defparam \DataAdr[19]~output .bus_hold = "false";
defparam \DataAdr[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[20]~output (
	.i(\DataAdr~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[20]),
	.obar());
// synopsys translate_off
defparam \DataAdr[20]~output .bus_hold = "false";
defparam \DataAdr[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[21]~output (
	.i(\DataAdr~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[21]),
	.obar());
// synopsys translate_off
defparam \DataAdr[21]~output .bus_hold = "false";
defparam \DataAdr[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[22]~output (
	.i(\DataAdr~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[22]),
	.obar());
// synopsys translate_off
defparam \DataAdr[22]~output .bus_hold = "false";
defparam \DataAdr[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[23]~output (
	.i(\DataAdr~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[23]),
	.obar());
// synopsys translate_off
defparam \DataAdr[23]~output .bus_hold = "false";
defparam \DataAdr[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[24]~output (
	.i(\DataAdr~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[24]),
	.obar());
// synopsys translate_off
defparam \DataAdr[24]~output .bus_hold = "false";
defparam \DataAdr[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[25]~output (
	.i(\DataAdr~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[25]),
	.obar());
// synopsys translate_off
defparam \DataAdr[25]~output .bus_hold = "false";
defparam \DataAdr[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[26]~output (
	.i(\DataAdr~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[26]),
	.obar());
// synopsys translate_off
defparam \DataAdr[26]~output .bus_hold = "false";
defparam \DataAdr[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[27]~output (
	.i(\DataAdr~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[27]),
	.obar());
// synopsys translate_off
defparam \DataAdr[27]~output .bus_hold = "false";
defparam \DataAdr[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[28]~output (
	.i(\DataAdr~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[28]),
	.obar());
// synopsys translate_off
defparam \DataAdr[28]~output .bus_hold = "false";
defparam \DataAdr[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[29]~output (
	.i(\DataAdr~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[29]),
	.obar());
// synopsys translate_off
defparam \DataAdr[29]~output .bus_hold = "false";
defparam \DataAdr[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[30]~output (
	.i(\DataAdr~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[30]),
	.obar());
// synopsys translate_off
defparam \DataAdr[30]~output .bus_hold = "false";
defparam \DataAdr[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DataAdr[31]~output (
	.i(\DataAdr~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[31]),
	.obar());
// synopsys translate_off
defparam \DataAdr[31]~output .bus_hold = "false";
defparam \DataAdr[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[0]~output (
	.i(\datamem|data_ram~2089_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[0]),
	.obar());
// synopsys translate_off
defparam \ReadData[0]~output .bus_hold = "false";
defparam \ReadData[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[1]~output (
	.i(\datamem|data_ram~2131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[1]),
	.obar());
// synopsys translate_off
defparam \ReadData[1]~output .bus_hold = "false";
defparam \ReadData[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[2]~output (
	.i(\datamem|data_ram~2173_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[2]),
	.obar());
// synopsys translate_off
defparam \ReadData[2]~output .bus_hold = "false";
defparam \ReadData[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[3]~output (
	.i(\datamem|data_ram~2215_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[3]),
	.obar());
// synopsys translate_off
defparam \ReadData[3]~output .bus_hold = "false";
defparam \ReadData[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[4]~output (
	.i(\datamem|data_ram~2257_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[4]),
	.obar());
// synopsys translate_off
defparam \ReadData[4]~output .bus_hold = "false";
defparam \ReadData[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[5]~output (
	.i(\datamem|data_ram~2299_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[5]),
	.obar());
// synopsys translate_off
defparam \ReadData[5]~output .bus_hold = "false";
defparam \ReadData[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[6]~output (
	.i(\datamem|data_ram~2341_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[6]),
	.obar());
// synopsys translate_off
defparam \ReadData[6]~output .bus_hold = "false";
defparam \ReadData[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[7]~output (
	.i(\datamem|data_ram~2383_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[7]),
	.obar());
// synopsys translate_off
defparam \ReadData[7]~output .bus_hold = "false";
defparam \ReadData[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[8]~output (
	.i(\datamem|data_ram~2425_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[8]),
	.obar());
// synopsys translate_off
defparam \ReadData[8]~output .bus_hold = "false";
defparam \ReadData[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[9]~output (
	.i(\datamem|data_ram~2467_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[9]),
	.obar());
// synopsys translate_off
defparam \ReadData[9]~output .bus_hold = "false";
defparam \ReadData[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[10]~output (
	.i(\datamem|data_ram~2509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[10]),
	.obar());
// synopsys translate_off
defparam \ReadData[10]~output .bus_hold = "false";
defparam \ReadData[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[11]~output (
	.i(\datamem|data_ram~2551_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[11]),
	.obar());
// synopsys translate_off
defparam \ReadData[11]~output .bus_hold = "false";
defparam \ReadData[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[12]~output (
	.i(\datamem|data_ram~2593_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[12]),
	.obar());
// synopsys translate_off
defparam \ReadData[12]~output .bus_hold = "false";
defparam \ReadData[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[13]~output (
	.i(\datamem|data_ram~2635_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[13]),
	.obar());
// synopsys translate_off
defparam \ReadData[13]~output .bus_hold = "false";
defparam \ReadData[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[14]~output (
	.i(\datamem|data_ram~2677_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[14]),
	.obar());
// synopsys translate_off
defparam \ReadData[14]~output .bus_hold = "false";
defparam \ReadData[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[15]~output (
	.i(\datamem|data_ram~2719_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[15]),
	.obar());
// synopsys translate_off
defparam \ReadData[15]~output .bus_hold = "false";
defparam \ReadData[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[16]~output (
	.i(\datamem|data_ram~2761_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[16]),
	.obar());
// synopsys translate_off
defparam \ReadData[16]~output .bus_hold = "false";
defparam \ReadData[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[17]~output (
	.i(\datamem|data_ram~2803_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[17]),
	.obar());
// synopsys translate_off
defparam \ReadData[17]~output .bus_hold = "false";
defparam \ReadData[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[18]~output (
	.i(\datamem|data_ram~2845_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[18]),
	.obar());
// synopsys translate_off
defparam \ReadData[18]~output .bus_hold = "false";
defparam \ReadData[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[19]~output (
	.i(\datamem|data_ram~2887_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[19]),
	.obar());
// synopsys translate_off
defparam \ReadData[19]~output .bus_hold = "false";
defparam \ReadData[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[20]~output (
	.i(\datamem|data_ram~2929_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[20]),
	.obar());
// synopsys translate_off
defparam \ReadData[20]~output .bus_hold = "false";
defparam \ReadData[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[21]~output (
	.i(\datamem|data_ram~2971_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[21]),
	.obar());
// synopsys translate_off
defparam \ReadData[21]~output .bus_hold = "false";
defparam \ReadData[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[22]~output (
	.i(\datamem|data_ram~3013_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[22]),
	.obar());
// synopsys translate_off
defparam \ReadData[22]~output .bus_hold = "false";
defparam \ReadData[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[23]~output (
	.i(\datamem|data_ram~3055_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[23]),
	.obar());
// synopsys translate_off
defparam \ReadData[23]~output .bus_hold = "false";
defparam \ReadData[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[24]~output (
	.i(\datamem|data_ram~3097_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[24]),
	.obar());
// synopsys translate_off
defparam \ReadData[24]~output .bus_hold = "false";
defparam \ReadData[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[25]~output (
	.i(\datamem|data_ram~3139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[25]),
	.obar());
// synopsys translate_off
defparam \ReadData[25]~output .bus_hold = "false";
defparam \ReadData[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[26]~output (
	.i(\datamem|data_ram~3181_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[26]),
	.obar());
// synopsys translate_off
defparam \ReadData[26]~output .bus_hold = "false";
defparam \ReadData[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[27]~output (
	.i(\datamem|data_ram~3223_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[27]),
	.obar());
// synopsys translate_off
defparam \ReadData[27]~output .bus_hold = "false";
defparam \ReadData[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[28]~output (
	.i(\datamem|data_ram~3265_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[28]),
	.obar());
// synopsys translate_off
defparam \ReadData[28]~output .bus_hold = "false";
defparam \ReadData[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[29]~output (
	.i(\datamem|data_ram~3307_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[29]),
	.obar());
// synopsys translate_off
defparam \ReadData[29]~output .bus_hold = "false";
defparam \ReadData[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[30]~output (
	.i(\datamem|data_ram~3349_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[30]),
	.obar());
// synopsys translate_off
defparam \ReadData[30]~output .bus_hold = "false";
defparam \ReadData[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ReadData[31]~output (
	.i(\datamem|data_ram~3391_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ReadData[31]),
	.obar());
// synopsys translate_off
defparam \ReadData[31]~output .bus_hold = "false";
defparam \ReadData[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[0]~output (
	.i(\rvcpu|dp|pcreg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[1]~output (
	.i(\rvcpu|dp|pcreg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[2]~output (
	.i(\rvcpu|dp|pcreg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[3]~output (
	.i(\rvcpu|dp|pcreg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[4]~output (
	.i(\rvcpu|dp|pcreg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[5]~output (
	.i(\rvcpu|dp|pcreg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[6]~output (
	.i(\rvcpu|dp|pcreg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[7]~output (
	.i(\rvcpu|dp|pcreg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[8]~output (
	.i(\rvcpu|dp|pcreg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[9]~output (
	.i(\rvcpu|dp|pcreg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[10]~output (
	.i(\rvcpu|dp|pcreg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[11]~output (
	.i(\rvcpu|dp|pcreg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[12]~output (
	.i(\rvcpu|dp|pcreg|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[13]~output (
	.i(\rvcpu|dp|pcreg|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[14]~output (
	.i(\rvcpu|dp|pcreg|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[15]~output (
	.i(\rvcpu|dp|pcreg|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[16]~output (
	.i(\rvcpu|dp|pcreg|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[17]~output (
	.i(\rvcpu|dp|pcreg|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[18]~output (
	.i(\rvcpu|dp|pcreg|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[19]~output (
	.i(\rvcpu|dp|pcreg|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[20]~output (
	.i(\rvcpu|dp|pcreg|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[21]~output (
	.i(\rvcpu|dp|pcreg|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[22]~output (
	.i(\rvcpu|dp|pcreg|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[23]~output (
	.i(\rvcpu|dp|pcreg|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[24]~output (
	.i(\rvcpu|dp|pcreg|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[25]~output (
	.i(\rvcpu|dp|pcreg|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[26]~output (
	.i(\rvcpu|dp|pcreg|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[27]~output (
	.i(\rvcpu|dp|pcreg|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[28]~output (
	.i(\rvcpu|dp|pcreg|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[29]~output (
	.i(\rvcpu|dp|pcreg|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[30]~output (
	.i(\rvcpu|dp|pcreg|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC[31]~output (
	.i(\rvcpu|dp|pcreg|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[0]~output (
	.i(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[0]),
	.obar());
// synopsys translate_off
defparam \Result[0]~output .bus_hold = "false";
defparam \Result[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[1]~output (
	.i(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[1]),
	.obar());
// synopsys translate_off
defparam \Result[1]~output .bus_hold = "false";
defparam \Result[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[2]~output (
	.i(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[2]),
	.obar());
// synopsys translate_off
defparam \Result[2]~output .bus_hold = "false";
defparam \Result[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[3]~output (
	.i(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[3]),
	.obar());
// synopsys translate_off
defparam \Result[3]~output .bus_hold = "false";
defparam \Result[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[4]~output (
	.i(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[4]),
	.obar());
// synopsys translate_off
defparam \Result[4]~output .bus_hold = "false";
defparam \Result[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[5]~output (
	.i(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[5]),
	.obar());
// synopsys translate_off
defparam \Result[5]~output .bus_hold = "false";
defparam \Result[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[6]~output (
	.i(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[6]),
	.obar());
// synopsys translate_off
defparam \Result[6]~output .bus_hold = "false";
defparam \Result[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[7]~output (
	.i(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[7]),
	.obar());
// synopsys translate_off
defparam \Result[7]~output .bus_hold = "false";
defparam \Result[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[8]~output (
	.i(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[8]),
	.obar());
// synopsys translate_off
defparam \Result[8]~output .bus_hold = "false";
defparam \Result[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[9]~output (
	.i(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[9]),
	.obar());
// synopsys translate_off
defparam \Result[9]~output .bus_hold = "false";
defparam \Result[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[10]~output (
	.i(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[10]),
	.obar());
// synopsys translate_off
defparam \Result[10]~output .bus_hold = "false";
defparam \Result[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[11]~output (
	.i(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[11]),
	.obar());
// synopsys translate_off
defparam \Result[11]~output .bus_hold = "false";
defparam \Result[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[12]~output (
	.i(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[12]),
	.obar());
// synopsys translate_off
defparam \Result[12]~output .bus_hold = "false";
defparam \Result[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[13]~output (
	.i(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[13]),
	.obar());
// synopsys translate_off
defparam \Result[13]~output .bus_hold = "false";
defparam \Result[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[14]~output (
	.i(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[14]),
	.obar());
// synopsys translate_off
defparam \Result[14]~output .bus_hold = "false";
defparam \Result[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[15]~output (
	.i(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[15]),
	.obar());
// synopsys translate_off
defparam \Result[15]~output .bus_hold = "false";
defparam \Result[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[16]~output (
	.i(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[16]),
	.obar());
// synopsys translate_off
defparam \Result[16]~output .bus_hold = "false";
defparam \Result[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[17]~output (
	.i(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[17]),
	.obar());
// synopsys translate_off
defparam \Result[17]~output .bus_hold = "false";
defparam \Result[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[18]~output (
	.i(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[18]),
	.obar());
// synopsys translate_off
defparam \Result[18]~output .bus_hold = "false";
defparam \Result[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[19]~output (
	.i(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[19]),
	.obar());
// synopsys translate_off
defparam \Result[19]~output .bus_hold = "false";
defparam \Result[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[20]~output (
	.i(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[20]),
	.obar());
// synopsys translate_off
defparam \Result[20]~output .bus_hold = "false";
defparam \Result[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[21]~output (
	.i(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[21]),
	.obar());
// synopsys translate_off
defparam \Result[21]~output .bus_hold = "false";
defparam \Result[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[22]~output (
	.i(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[22]),
	.obar());
// synopsys translate_off
defparam \Result[22]~output .bus_hold = "false";
defparam \Result[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[23]~output (
	.i(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[23]),
	.obar());
// synopsys translate_off
defparam \Result[23]~output .bus_hold = "false";
defparam \Result[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[24]~output (
	.i(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[24]),
	.obar());
// synopsys translate_off
defparam \Result[24]~output .bus_hold = "false";
defparam \Result[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[25]~output (
	.i(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[25]),
	.obar());
// synopsys translate_off
defparam \Result[25]~output .bus_hold = "false";
defparam \Result[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[26]~output (
	.i(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[26]),
	.obar());
// synopsys translate_off
defparam \Result[26]~output .bus_hold = "false";
defparam \Result[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[27]~output (
	.i(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[27]),
	.obar());
// synopsys translate_off
defparam \Result[27]~output .bus_hold = "false";
defparam \Result[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[28]~output (
	.i(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[28]),
	.obar());
// synopsys translate_off
defparam \Result[28]~output .bus_hold = "false";
defparam \Result[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[29]~output (
	.i(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[29]),
	.obar());
// synopsys translate_off
defparam \Result[29]~output .bus_hold = "false";
defparam \Result[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[30]~output (
	.i(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[30]),
	.obar());
// synopsys translate_off
defparam \Result[30]~output .bus_hold = "false";
defparam \Result[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Result[31]~output (
	.i(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[31]),
	.obar());
// synopsys translate_off
defparam \Result[31]~output .bus_hold = "false";
defparam \Result[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_MemWrite~input (
	.i(Ext_MemWrite),
	.ibar(gnd),
	.o(\Ext_MemWrite~input_o ));
// synopsys translate_off
defparam \Ext_MemWrite~input .bus_hold = "false";
defparam \Ext_MemWrite~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~38 (
// Equation(s):
// \instrmem|instr_ram~38_combout  = (\rvcpu|dp|pcreg|q [4] & ((\rvcpu|dp|pcreg|q [2]) # ((\rvcpu|dp|pcreg|q [6])))) # (!\rvcpu|dp|pcreg|q [4] & ((\rvcpu|dp|pcreg|q [5]) # (\rvcpu|dp|pcreg|q [2] $ (\rvcpu|dp|pcreg|q [6]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~38 .lut_mask = 16'hEFE6;
defparam \instrmem|instr_ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~39 (
// Equation(s):
// \instrmem|instr_ram~39_combout  = (\instrmem|instr_ram~0_combout  & (\rvcpu|dp|pcreg|q [3] & !\instrmem|instr_ram~38_combout ))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(gnd),
	.datad(\instrmem|instr_ram~38_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~39 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~27 (
// Equation(s):
// \instrmem|instr_ram~27_combout  = (\rvcpu|dp|pcreg|q [4] & (!\rvcpu|dp|pcreg|q [2] & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\rvcpu|dp|pcreg|q [4]),
	.datab(gnd),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~27_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~27 .lut_mask = 16'h000A;
defparam \instrmem|instr_ram~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~43 (
// Equation(s):
// \instrmem|instr_ram~43_combout  = (\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcreg|q [6]) # (!\rvcpu|dp|pcreg|q [5]))) # (!\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcreg|q [5]))))) # (!\rvcpu|dp|pcreg|q [2] & (((\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~43 .lut_mask = 16'hF788;
defparam \instrmem|instr_ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~44 (
// Equation(s):
// \instrmem|instr_ram~44_combout  = (\rvcpu|dp|pcreg|q [5] & ((\instrmem|instr_ram~27_combout ) # ((!\rvcpu|dp|pcreg|q [4] & !\instrmem|instr_ram~43_combout )))) # (!\rvcpu|dp|pcreg|q [5] & (((!\rvcpu|dp|pcreg|q [4] & !\instrmem|instr_ram~43_combout ))))

	.dataa(\rvcpu|dp|pcreg|q [5]),
	.datab(\instrmem|instr_ram~27_combout ),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\instrmem|instr_ram~43_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~44 .lut_mask = 16'h888F;
defparam \instrmem|instr_ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~17 (
// Equation(s):
// \instrmem|instr_ram~17_combout  = (!\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [4])) # (!\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~17 .lut_mask = 16'h0018;
defparam \instrmem|instr_ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~18 (
// Equation(s):
// \instrmem|instr_ram~18_combout  = (\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5])) # (!\rvcpu|dp|pcreg|q [2] & ((!\rvcpu|dp|pcreg|q [5]) # (!\rvcpu|dp|pcreg|q [4]))))) # (!\rvcpu|dp|pcreg|q [3] & 
// (((\rvcpu|dp|pcreg|q [4] & \rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~18 .lut_mask = 16'h344C;
defparam \instrmem|instr_ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~45 (
// Equation(s):
// \instrmem|instr_ram~45_combout  = (\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~17_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((\instrmem|instr_ram~18_combout )))

	.dataa(\instrmem|instr_ram~17_combout ),
	.datab(\instrmem|instr_ram~18_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~45 .lut_mask = 16'hAACC;
defparam \instrmem|instr_ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~6 (
// Equation(s):
// \instrmem|instr_ram~6_combout  = (\rvcpu|dp|pcreg|q [6] & (!\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5])))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~6 .lut_mask = 16'h0002;
defparam \instrmem|instr_ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~7 (
// Equation(s):
// \instrmem|instr_ram~7_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~6_combout  & !\rvcpu|dp|pcreg|q [2]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~6_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~7 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~8 (
// Equation(s):
// \instrmem|instr_ram~8_combout  = (!\rvcpu|dp|pcreg|q [4] & (!\rvcpu|dp|pcreg|q [5] & (\rvcpu|dp|pcreg|q [2] $ (\rvcpu|dp|pcreg|q [3]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~8 .lut_mask = 16'h0006;
defparam \instrmem|instr_ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~9 (
// Equation(s):
// \instrmem|instr_ram~9_combout  = (\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [4]))) # (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [5] & (\rvcpu|dp|pcreg|q [2] $ (!\rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~9 .lut_mask = 16'h6140;
defparam \instrmem|instr_ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~10 (
// Equation(s):
// \instrmem|instr_ram~10_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~8_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((!\instrmem|instr_ram~9_combout )))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~8_combout ),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\instrmem|instr_ram~9_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~10 .lut_mask = 16'h808A;
defparam \instrmem|instr_ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~3 (
// Equation(s):
// \instrmem|instr_ram~3_combout  = (\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [3]) # ((\rvcpu|dp|pcreg|q [4])))) # (!\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [4] & ((!\rvcpu|dp|pcreg|q [5]) # (!\rvcpu|dp|pcreg|q [3]))) # (!\rvcpu|dp|pcreg|q [4] & 
// ((\rvcpu|dp|pcreg|q [5])))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~3 .lut_mask = 16'hBDF8;
defparam \instrmem|instr_ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~4 (
// Equation(s):
// \instrmem|instr_ram~4_combout  = (\rvcpu|dp|pcreg|q [5]) # ((\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcreg|q [4]))) # (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [2])))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~4 .lut_mask = 16'hFFE2;
defparam \instrmem|instr_ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~5 (
// Equation(s):
// \instrmem|instr_ram~5_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|pcreg|q [6] & ((!\instrmem|instr_ram~4_combout ))) # (!\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~3_combout ))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~3_combout ),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\instrmem|instr_ram~4_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~5 .lut_mask = 16'h08A8;
defparam \instrmem|instr_ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext~6 (
// Equation(s):
// \rvcpu|dp|ext|immext~6_combout  = (!\instrmem|instr_ram~7_combout  & (\instrmem|instr_ram~2_combout  & (!\instrmem|instr_ram~10_combout  & \instrmem|instr_ram~5_combout )))

	.dataa(\instrmem|instr_ram~7_combout ),
	.datab(\instrmem|instr_ram~2_combout ),
	.datac(\instrmem|instr_ram~10_combout ),
	.datad(\instrmem|instr_ram~5_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext~6 .lut_mask = 16'h0400;
defparam \rvcpu|dp|ext|immext~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[1]~11 (
// Equation(s):
// \rvcpu|dp|ext|immext[1]~11_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|ext|immext~6_combout  & (\instrmem|instr_ram~44_combout )) # (!\rvcpu|dp|ext|immext~6_combout  & ((\instrmem|instr_ram~45_combout )))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~44_combout ),
	.datac(\instrmem|instr_ram~45_combout ),
	.datad(\rvcpu|dp|ext|immext~6_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[1]~11 .lut_mask = 16'h88A0;
defparam \rvcpu|dp|ext|immext[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr3~2 (
// Equation(s):
// \rvcpu|c|md|WideOr3~2_combout  = (\instrmem|instr_ram~2_combout  & (!\instrmem|instr_ram~7_combout  & ((!\instrmem|instr_ram~5_combout ) # (!\instrmem|instr_ram~10_combout ))))

	.dataa(\instrmem|instr_ram~2_combout ),
	.datab(\instrmem|instr_ram~7_combout ),
	.datac(\instrmem|instr_ram~10_combout ),
	.datad(\instrmem|instr_ram~5_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr3~2 .lut_mask = 16'h0222;
defparam \rvcpu|c|md|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~46 (
// Equation(s):
// \instrmem|instr_ram~46_combout  = (\rvcpu|dp|pcreg|q [4] & (\rvcpu|dp|pcreg|q [3] $ (((!\rvcpu|dp|pcreg|q [5]) # (!\rvcpu|dp|pcreg|q [2]))))) # (!\rvcpu|dp|pcreg|q [4] & (\rvcpu|dp|pcreg|q [2] $ (((\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [5])))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~46 .lut_mask = 16'h9A36;
defparam \instrmem|instr_ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~47 (
// Equation(s):
// \instrmem|instr_ram~47_combout  = (\instrmem|instr_ram~6_combout  & (((\instrmem|instr_ram~46_combout  & !\rvcpu|dp|pcreg|q [6])) # (!\rvcpu|dp|pcreg|q [2]))) # (!\instrmem|instr_ram~6_combout  & (\instrmem|instr_ram~46_combout  & ((!\rvcpu|dp|pcreg|q 
// [6]))))

	.dataa(\instrmem|instr_ram~6_combout ),
	.datab(\instrmem|instr_ram~46_combout ),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~47 .lut_mask = 16'h0ACE;
defparam \instrmem|instr_ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~20 (
// Equation(s):
// \instrmem|instr_ram~20_combout  = (\rvcpu|dp|pcreg|q [2] & (((!\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [4])) # (!\rvcpu|dp|pcreg|q [5]))) # (!\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [5]) # ((!\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~20 .lut_mask = 16'h57BA;
defparam \instrmem|instr_ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~48 (
// Equation(s):
// \instrmem|instr_ram~48_combout  = (\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~8_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((!\instrmem|instr_ram~20_combout )))

	.dataa(\instrmem|instr_ram~8_combout ),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(gnd),
	.datad(\instrmem|instr_ram~20_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~48 .lut_mask = 16'h88BB;
defparam \instrmem|instr_ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~11 (
// Equation(s):
// \instrmem|instr_ram~11_combout  = (\rvcpu|dp|pcreg|q [4] & (!\rvcpu|dp|pcreg|q [5] & (\rvcpu|dp|pcreg|q [6] $ (\rvcpu|dp|pcreg|q [3])))) # (!\rvcpu|dp|pcreg|q [4] & (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [6] $ (\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~11 .lut_mask = 16'h0162;
defparam \instrmem|instr_ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~12 (
// Equation(s):
// \instrmem|instr_ram~12_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~11_combout  & !\rvcpu|dp|pcreg|q [2]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~11_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~12 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr1~0 (
// Equation(s):
// \rvcpu|c|md|WideOr1~0_combout  = (\instrmem|instr_ram~2_combout  & ((\instrmem|instr_ram~12_combout  & (!\instrmem|instr_ram~10_combout  & \instrmem|instr_ram~5_combout )) # (!\instrmem|instr_ram~12_combout  & ((!\instrmem|instr_ram~5_combout )))))

	.dataa(\instrmem|instr_ram~2_combout ),
	.datab(\instrmem|instr_ram~12_combout ),
	.datac(\instrmem|instr_ram~10_combout ),
	.datad(\instrmem|instr_ram~5_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr1~0 .lut_mask = 16'h0822;
defparam \rvcpu|c|md|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|Mux1~0 (
// Equation(s):
// \rvcpu|dp|ext|Mux1~0_combout  = (\rvcpu|c|md|WideOr1~0_combout  & ((\instrmem|instr_ram~7_combout  & (\instrmem|instr_ram~47_combout )) # (!\instrmem|instr_ram~7_combout  & ((\instrmem|instr_ram~48_combout ))))) # (!\rvcpu|c|md|WideOr1~0_combout  & 
// (\instrmem|instr_ram~47_combout ))

	.dataa(\instrmem|instr_ram~47_combout ),
	.datab(\instrmem|instr_ram~48_combout ),
	.datac(\rvcpu|c|md|WideOr1~0_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|Mux1~0 .lut_mask = 16'hAACA;
defparam \rvcpu|dp|ext|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|Mux1~1 (
// Equation(s):
// \rvcpu|dp|ext|Mux1~1_combout  = (\instrmem|instr_ram~0_combout  & (\rvcpu|c|md|WideOr3~2_combout  & (\rvcpu|dp|ext|Mux1~0_combout  & !\instrmem|instr_ram~12_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|c|md|WideOr3~2_combout ),
	.datac(\rvcpu|dp|ext|Mux1~0_combout ),
	.datad(\instrmem|instr_ram~12_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|Mux1~1 .lut_mask = 16'h0080;
defparam \rvcpu|dp|ext|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[0]~0 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[0]~0_combout  = (\rvcpu|dp|ext|Mux1~1_combout  & (\rvcpu|dp|pcreg|q [0] $ (VCC))) # (!\rvcpu|dp|ext|Mux1~1_combout  & (\rvcpu|dp|pcreg|q [0] & VCC))
// \rvcpu|dp|pcaddbranch|sum[0]~1  = CARRY((\rvcpu|dp|ext|Mux1~1_combout  & \rvcpu|dp|pcreg|q [0]))

	.dataa(\rvcpu|dp|ext|Mux1~1_combout ),
	.datab(\rvcpu|dp|pcreg|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rvcpu|dp|pcaddbranch|sum[0]~0_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[0]~1 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[0]~0 .lut_mask = 16'h6688;
defparam \rvcpu|dp|pcaddbranch|sum[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr5~8 (
// Equation(s):
// \rvcpu|c|md|WideOr5~8_combout  = \rvcpu|dp|pcreg|q [4] $ (((\rvcpu|dp|pcreg|q [2]) # (\rvcpu|dp|pcreg|q [3])))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr5~8 .lut_mask = 16'h1E1E;
defparam \rvcpu|c|md|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~22 (
// Equation(s):
// \instrmem|instr_ram~22_combout  = (\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5]))

	.dataa(\rvcpu|dp|pcreg|q [3]),
	.datab(gnd),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~22 .lut_mask = 16'h000A;
defparam \instrmem|instr_ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~23 (
// Equation(s):
// \instrmem|instr_ram~23_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~22_combout  & (!\rvcpu|dp|pcreg|q [2] & !\rvcpu|dp|pcreg|q [6])))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~22_combout ),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~23 .lut_mask = 16'h0008;
defparam \instrmem|instr_ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[5]~10 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[5]~10_combout  = (\instrmem|instr_ram~39_combout  & ((\rvcpu|dp|pcreg|q [5] & (\rvcpu|dp|pcaddbranch|sum[4]~9  & VCC)) # (!\rvcpu|dp|pcreg|q [5] & (!\rvcpu|dp|pcaddbranch|sum[4]~9 )))) # (!\instrmem|instr_ram~39_combout  & 
// ((\rvcpu|dp|pcreg|q [5] & (!\rvcpu|dp|pcaddbranch|sum[4]~9 )) # (!\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcaddbranch|sum[4]~9 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[5]~11  = CARRY((\instrmem|instr_ram~39_combout  & (!\rvcpu|dp|pcreg|q [5] & !\rvcpu|dp|pcaddbranch|sum[4]~9 )) # (!\instrmem|instr_ram~39_combout  & ((!\rvcpu|dp|pcaddbranch|sum[4]~9 ) # (!\rvcpu|dp|pcreg|q [5]))))

	.dataa(\instrmem|instr_ram~39_combout ),
	.datab(\rvcpu|dp|pcreg|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[4]~9 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[5]~10_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[5]~11 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[5]~10 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[6]~12 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[6]~12_combout  = ((\instrmem|instr_ram~50_combout  $ (\rvcpu|dp|pcreg|q [6] $ (!\rvcpu|dp|pcaddbranch|sum[5]~11 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[6]~13  = CARRY((\instrmem|instr_ram~50_combout  & ((\rvcpu|dp|pcreg|q [6]) # (!\rvcpu|dp|pcaddbranch|sum[5]~11 ))) # (!\instrmem|instr_ram~50_combout  & (\rvcpu|dp|pcreg|q [6] & !\rvcpu|dp|pcaddbranch|sum[5]~11 )))

	.dataa(\instrmem|instr_ram~50_combout ),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[5]~11 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[6]~12_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[6]~13 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[6]~12 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[7]~14 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[7]~14_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [7] & (\rvcpu|dp|pcaddbranch|sum[6]~13  & VCC)) # (!\rvcpu|dp|pcreg|q [7] & (!\rvcpu|dp|pcaddbranch|sum[6]~13 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [7] & (!\rvcpu|dp|pcaddbranch|sum[6]~13 )) # (!\rvcpu|dp|pcreg|q [7] & ((\rvcpu|dp|pcaddbranch|sum[6]~13 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[7]~15  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [7] & !\rvcpu|dp|pcaddbranch|sum[6]~13 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[6]~13 ) # (!\rvcpu|dp|pcreg|q [7]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[6]~13 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[7]~14_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[7]~15 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[7]~14 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[2]~0 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[2]~0_combout  = \rvcpu|dp|pcreg|q [2] $ (VCC)
// \rvcpu|dp|pcadd4|sum[2]~1  = CARRY(\rvcpu|dp|pcreg|q [2])

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rvcpu|dp|pcadd4|sum[2]~0_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[2]~1 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[2]~0 .lut_mask = 16'h55AA;
defparam \rvcpu|dp|pcadd4|sum[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[3]~2 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[3]~2_combout  = (\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcadd4|sum[2]~1 )) # (!\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcadd4|sum[2]~1 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[3]~3  = CARRY((!\rvcpu|dp|pcadd4|sum[2]~1 ) # (!\rvcpu|dp|pcreg|q [3]))

	.dataa(\rvcpu|dp|pcreg|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[2]~1 ),
	.combout(\rvcpu|dp|pcadd4|sum[3]~2_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[3]~3 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[3]~2 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[4]~4 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[4]~4_combout  = (\rvcpu|dp|pcreg|q [4] & (\rvcpu|dp|pcadd4|sum[3]~3  $ (GND))) # (!\rvcpu|dp|pcreg|q [4] & (!\rvcpu|dp|pcadd4|sum[3]~3  & VCC))
// \rvcpu|dp|pcadd4|sum[4]~5  = CARRY((\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcadd4|sum[3]~3 ))

	.dataa(\rvcpu|dp|pcreg|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[3]~3 ),
	.combout(\rvcpu|dp|pcadd4|sum[4]~4_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[4]~5 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[4]~4 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[5]~6 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[5]~6_combout  = (\rvcpu|dp|pcreg|q [5] & (!\rvcpu|dp|pcadd4|sum[4]~5 )) # (!\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcadd4|sum[4]~5 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[5]~7  = CARRY((!\rvcpu|dp|pcadd4|sum[4]~5 ) # (!\rvcpu|dp|pcreg|q [5]))

	.dataa(\rvcpu|dp|pcreg|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[4]~5 ),
	.combout(\rvcpu|dp|pcadd4|sum[5]~6_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[5]~7 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[5]~6 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[6]~8 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[6]~8_combout  = (\rvcpu|dp|pcreg|q [6] & (\rvcpu|dp|pcadd4|sum[5]~7  $ (GND))) # (!\rvcpu|dp|pcreg|q [6] & (!\rvcpu|dp|pcadd4|sum[5]~7  & VCC))
// \rvcpu|dp|pcadd4|sum[6]~9  = CARRY((\rvcpu|dp|pcreg|q [6] & !\rvcpu|dp|pcadd4|sum[5]~7 ))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[5]~7 ),
	.combout(\rvcpu|dp|pcadd4|sum[6]~8_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[6]~9 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[6]~8 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[7]~10 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[7]~10_combout  = (\rvcpu|dp|pcreg|q [7] & (!\rvcpu|dp|pcadd4|sum[6]~9 )) # (!\rvcpu|dp|pcreg|q [7] & ((\rvcpu|dp|pcadd4|sum[6]~9 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[7]~11  = CARRY((!\rvcpu|dp|pcadd4|sum[6]~9 ) # (!\rvcpu|dp|pcreg|q [7]))

	.dataa(\rvcpu|dp|pcreg|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[6]~9 ),
	.combout(\rvcpu|dp|pcadd4|sum[7]~10_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[7]~11 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[7]~10 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[7]~3 (
// Equation(s):
// \rvcpu|dp|pcmux|y[7]~3_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[7]~14_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[7]~10_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[7]~14_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[7]~10_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[7]~3 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[7] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[7] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr5~5 (
// Equation(s):
// \rvcpu|c|md|WideOr5~5_combout  = (!\rvcpu|dp|pcreg|q [7] & (((\rvcpu|c|md|WideOr5~8_combout  & !\rvcpu|dp|pcreg|q [5])) # (!\rvcpu|dp|pcreg|q [6])))

	.dataa(\rvcpu|c|md|WideOr5~8_combout ),
	.datab(\rvcpu|dp|pcreg|q [5]),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\rvcpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr5~5 .lut_mask = 16'h002F;
defparam \rvcpu|c|md|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[8]~16 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[8]~16_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [8] $ (!\rvcpu|dp|pcaddbranch|sum[7]~15 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[8]~17  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [8]) # (!\rvcpu|dp|pcaddbranch|sum[7]~15 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [8] & !\rvcpu|dp|pcaddbranch|sum[7]~15 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[7]~15 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[8]~16_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[8]~17 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[8]~16 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[8]~12 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[8]~12_combout  = (\rvcpu|dp|pcreg|q [8] & (\rvcpu|dp|pcadd4|sum[7]~11  $ (GND))) # (!\rvcpu|dp|pcreg|q [8] & (!\rvcpu|dp|pcadd4|sum[7]~11  & VCC))
// \rvcpu|dp|pcadd4|sum[8]~13  = CARRY((\rvcpu|dp|pcreg|q [8] & !\rvcpu|dp|pcadd4|sum[7]~11 ))

	.dataa(\rvcpu|dp|pcreg|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[7]~11 ),
	.combout(\rvcpu|dp|pcadd4|sum[8]~12_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[8]~13 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[8]~12 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[8]~2 (
// Equation(s):
// \rvcpu|dp|pcmux|y[8]~2_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[8]~16_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[8]~12_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[8]~16_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[8]~12_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[8]~2 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[8] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[8] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[9]~18 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[9]~18_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [9] & (\rvcpu|dp|pcaddbranch|sum[8]~17  & VCC)) # (!\rvcpu|dp|pcreg|q [9] & (!\rvcpu|dp|pcaddbranch|sum[8]~17 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [9] & (!\rvcpu|dp|pcaddbranch|sum[8]~17 )) # (!\rvcpu|dp|pcreg|q [9] & ((\rvcpu|dp|pcaddbranch|sum[8]~17 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[9]~19  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [9] & !\rvcpu|dp|pcaddbranch|sum[8]~17 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[8]~17 ) # (!\rvcpu|dp|pcreg|q [9]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[8]~17 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[9]~18_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[9]~19 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[9]~18 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[9]~14 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[9]~14_combout  = (\rvcpu|dp|pcreg|q [9] & (!\rvcpu|dp|pcadd4|sum[8]~13 )) # (!\rvcpu|dp|pcreg|q [9] & ((\rvcpu|dp|pcadd4|sum[8]~13 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[9]~15  = CARRY((!\rvcpu|dp|pcadd4|sum[8]~13 ) # (!\rvcpu|dp|pcreg|q [9]))

	.dataa(\rvcpu|dp|pcreg|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[8]~13 ),
	.combout(\rvcpu|dp|pcadd4|sum[9]~14_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[9]~15 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[9]~14 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[9]~1 (
// Equation(s):
// \rvcpu|dp|pcmux|y[9]~1_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[9]~18_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[9]~14_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[9]~18_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[9]~14_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[9]~1 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[9] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[9] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr5~21 (
// Equation(s):
// \rvcpu|c|md|WideOr5~21_combout  = (\rvcpu|c|md|WideOr5~5_combout  & (!\rvcpu|dp|pcreg|q [8] & (!\rvcpu|dp|pcreg|q [9] & !\rvcpu|dp|pcreg|q [10])))

	.dataa(\rvcpu|c|md|WideOr5~5_combout ),
	.datab(\rvcpu|dp|pcreg|q [8]),
	.datac(\rvcpu|dp|pcreg|q [9]),
	.datad(\rvcpu|dp|pcreg|q [10]),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr5~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr5~21 .lut_mask = 16'h0002;
defparam \rvcpu|c|md|WideOr5~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|Selector0~6 (
// Equation(s):
// \rvcpu|c|ad|Selector0~6_combout  = (\rvcpu|dp|pcreg|q [6] & (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5]))) # (!\rvcpu|dp|pcreg|q [6] & (\rvcpu|dp|pcreg|q [5] $ (((\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [4])))))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\rvcpu|c|ad|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|Selector0~6 .lut_mask = 16'h1560;
defparam \rvcpu|c|ad|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|Selector0~7 (
// Equation(s):
// \rvcpu|c|ad|Selector0~7_combout  = (!\rvcpu|dp|pcreg|q [6] & (\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [5]))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\rvcpu|c|ad|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|Selector0~7 .lut_mask = 16'h0044;
defparam \rvcpu|c|ad|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|Selector0~3 (
// Equation(s):
// \rvcpu|c|ad|Selector0~3_combout  = (!\rvcpu|dp|pcreg|q [7] & ((\rvcpu|dp|pcreg|q [2] & ((\rvcpu|c|ad|Selector0~7_combout ))) # (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|c|ad|Selector0~6_combout ))))

	.dataa(\rvcpu|c|ad|Selector0~6_combout ),
	.datab(\rvcpu|c|ad|Selector0~7_combout ),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\rvcpu|c|ad|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|Selector0~3 .lut_mask = 16'h00CA;
defparam \rvcpu|c|ad|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|Selector0~14 (
// Equation(s):
// \rvcpu|c|ad|Selector0~14_combout  = (\rvcpu|c|ad|Selector0~3_combout  & (!\rvcpu|dp|pcreg|q [8] & (!\rvcpu|dp|pcreg|q [9] & !\rvcpu|dp|pcreg|q [10])))

	.dataa(\rvcpu|c|ad|Selector0~3_combout ),
	.datab(\rvcpu|dp|pcreg|q [8]),
	.datac(\rvcpu|dp|pcreg|q [9]),
	.datad(\rvcpu|dp|pcreg|q [10]),
	.cin(gnd),
	.combout(\rvcpu|c|ad|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|Selector0~14 .lut_mask = 16'h0002;
defparam \rvcpu|c|ad|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~30 (
// Equation(s):
// \instrmem|instr_ram~30_combout  = (\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [4])) # (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5])))) # (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [5] $ 
// (((\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [4])))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~30_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~30 .lut_mask = 16'h1D68;
defparam \instrmem|instr_ram~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~24 (
// Equation(s):
// \instrmem|instr_ram~24_combout  = (\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [6] & \instrmem|instr_ram~22_combout ))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(\instrmem|instr_ram~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instrmem|instr_ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~24 .lut_mask = 16'h8080;
defparam \instrmem|instr_ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~31 (
// Equation(s):
// \instrmem|instr_ram~31_combout  = (\rvcpu|dp|pcreg|q [3] & (((!\rvcpu|dp|pcreg|q [2] & !\rvcpu|dp|pcreg|q [4])) # (!\rvcpu|dp|pcreg|q [5]))) # (!\rvcpu|dp|pcreg|q [3] & (((\rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~31_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~31 .lut_mask = 16'h34FC;
defparam \instrmem|instr_ram~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~32 (
// Equation(s):
// \instrmem|instr_ram~32_combout  = (\instrmem|instr_ram~0_combout  & ((\instrmem|instr_ram~24_combout ) # ((\instrmem|instr_ram~31_combout  & !\rvcpu|dp|pcreg|q [6]))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~24_combout ),
	.datac(\instrmem|instr_ram~31_combout ),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~32_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~32 .lut_mask = 16'h88A8;
defparam \instrmem|instr_ram~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~33 (
// Equation(s):
// \instrmem|instr_ram~33_combout  = (!\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcreg|q [3] & ((!\rvcpu|dp|pcreg|q [4]))) # (!\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [2] & \rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~33 .lut_mask = 16'h001C;
defparam \instrmem|instr_ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~34 (
// Equation(s):
// \instrmem|instr_ram~34_combout  = (\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcreg|q [4]))) # (!\rvcpu|dp|pcreg|q [5] & (\rvcpu|dp|pcreg|q [3])))) # (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [3] $ ((\rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~34 .lut_mask = 16'hB49C;
defparam \instrmem|instr_ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~35 (
// Equation(s):
// \instrmem|instr_ram~35_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~33_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((\instrmem|instr_ram~34_combout )))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~33_combout ),
	.datac(\instrmem|instr_ram~34_combout ),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~35 .lut_mask = 16'h88A0;
defparam \instrmem|instr_ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|Equal0~0 (
// Equation(s):
// \rvcpu|dp|rf|Equal0~0_combout  = (!\instrmem|instr_ram~32_combout  & (!\instrmem|instr_ram~35_combout  & ((!\instrmem|instr_ram~30_combout ) # (!\instrmem|instr_ram~29_combout ))))

	.dataa(\instrmem|instr_ram~29_combout ),
	.datab(\instrmem|instr_ram~30_combout ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\instrmem|instr_ram~35_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|Equal0~0 .lut_mask = 16'h0007;
defparam \rvcpu|dp|rf|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~36 (
// Equation(s):
// \instrmem|instr_ram~36_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~30_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~30_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~36 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[31]~input (
	.i(Ext_WriteData[31]),
	.ibar(gnd),
	.o(\Ext_WriteData[31]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[31]~input .bus_hold = "false";
defparam \Ext_WriteData[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1844 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1844_combout  = (\instrmem|instr_ram~0_combout  & (!\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~40_combout  & !\rvcpu|c|md|controls~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(\instrmem|instr_ram~40_combout ),
	.datad(\rvcpu|c|md|controls~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1844 .lut_mask = 16'h0020;
defparam \rvcpu|dp|rf|reg_file_arr~1844 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~51 (
// Equation(s):
// \instrmem|instr_ram~51_combout  = (\instrmem|instr_ram~0_combout  & \instrmem|instr_ram~47_combout )

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\instrmem|instr_ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~51 .lut_mask = 16'h8888;
defparam \instrmem|instr_ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~52 (
// Equation(s):
// \instrmem|instr_ram~52_combout  = (\instrmem|instr_ram~0_combout  & \instrmem|instr_ram~44_combout )

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\instrmem|instr_ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~52 .lut_mask = 16'h8888;
defparam \instrmem|instr_ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~42 (
// Equation(s):
// \instrmem|instr_ram~42_combout  = (\rvcpu|dp|pcreg|q [3] & (((\rvcpu|dp|pcreg|q [2] & !\rvcpu|dp|pcreg|q [5])) # (!\rvcpu|dp|pcreg|q [4]))) # (!\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcreg|q [4]) # ((\rvcpu|dp|pcreg|q [2] & \rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~42 .lut_mask = 16'h3EBC;
defparam \instrmem|instr_ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~53 (
// Equation(s):
// \instrmem|instr_ram~53_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~42_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~42_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~53 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~41 (
// Equation(s):
// \instrmem|instr_ram~41_combout  = (\rvcpu|dp|pcreg|q [5] & ((\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [4])) # (!\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [4]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~41 .lut_mask = 16'h8100;
defparam \instrmem|instr_ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~54 (
// Equation(s):
// \instrmem|instr_ram~54_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~41_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~41_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~54 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1806 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1806_combout  = (\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1806_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1806 .lut_mask = 16'h0020;
defparam \rvcpu|dp|rf|reg_file_arr~1806 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1807 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1807_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1806_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1806_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1807 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1807 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~703 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~703 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~703 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~15 (
// Equation(s):
// \instrmem|instr_ram~15_combout  = (\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [4] & (\rvcpu|dp|pcreg|q [3] $ (\rvcpu|dp|pcreg|q [5])))) # (!\rvcpu|dp|pcreg|q [2] & (((\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~15 .lut_mask = 16'h5708;
defparam \instrmem|instr_ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~16 (
// Equation(s):
// \instrmem|instr_ram~16_combout  = (\instrmem|instr_ram~0_combout  & (!\rvcpu|dp|pcreg|q [6] & !\instrmem|instr_ram~15_combout ))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(gnd),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\instrmem|instr_ram~15_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~16 .lut_mask = 16'h000A;
defparam \instrmem|instr_ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1804 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1804_combout  = (\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1804_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1804 .lut_mask = 16'h0200;
defparam \rvcpu|dp|rf|reg_file_arr~1804 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1805 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1805_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1804_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1804_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1805 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1805 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~831 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~831 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~831 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~14 (
// Equation(s):
// \instrmem|instr_ram~14_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~13_combout  & !\rvcpu|dp|pcreg|q [5]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~13_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~14 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1808 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1808_combout  = (\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1808_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1808 .lut_mask = 16'h0002;
defparam \rvcpu|dp|rf|reg_file_arr~1808 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1809 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1809_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1808_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1808_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1809 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1809 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~575 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~575 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1648 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1648_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~831_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~575_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~831_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~575_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1648_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1648 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1648 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1810 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1810_combout  = (\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1810_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1810 .lut_mask = 16'h2000;
defparam \rvcpu|dp|rf|reg_file_arr~1810 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1811 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1811_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1810_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1810_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1811 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1811 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~959 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~959 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1649 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1649_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1648_combout  & ((\rvcpu|dp|rf|reg_file_arr~959_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1648_combout  & (\rvcpu|dp|rf|reg_file_arr~703_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1648_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~703_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1648_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~959_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1649_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1649 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1649 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~21 (
// Equation(s):
// \instrmem|instr_ram~21_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~8_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((!\instrmem|instr_ram~20_combout )))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~8_combout ),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\instrmem|instr_ram~20_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~21 .lut_mask = 16'h808A;
defparam \instrmem|instr_ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1802 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1802_combout  = (!\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1802_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1802 .lut_mask = 16'h0400;
defparam \rvcpu|dp|rf|reg_file_arr~1802 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1803 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1803_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1802_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1802_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1803 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1803 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~863 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~863 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~863 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1796 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1796_combout  = (!\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1796_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1796 .lut_mask = 16'h0040;
defparam \rvcpu|dp|rf|reg_file_arr~1796 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1797 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1797_combout  = (\rvcpu|dp|rf|reg_file_arr~1796_combout  & \rvcpu|dp|rf|reg_file_arr~1844_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1796_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1797 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1797 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~735 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~735 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~735 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1798 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1798_combout  = (!\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1798_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1798 .lut_mask = 16'h0004;
defparam \rvcpu|dp|rf|reg_file_arr~1798 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1799 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1799_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1798_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1798_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1799 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1799 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~607 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~607 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1650 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1650_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~735_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~607_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~735_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~607_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1650_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1650 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1800 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1800_combout  = (!\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1800_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1800 .lut_mask = 16'h4000;
defparam \rvcpu|dp|rf|reg_file_arr~1800 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1801 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1801_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1800_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1800_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1801 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1801 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~991 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~991 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1651 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1651_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1650_combout  & ((\rvcpu|dp|rf|reg_file_arr~991_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1650_combout  & (\rvcpu|dp|rf|reg_file_arr~863_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1650_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~863_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1650_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~991_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1651_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1651 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1651 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~19 (
// Equation(s):
// \instrmem|instr_ram~19_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~17_combout )) # (!\rvcpu|dp|pcreg|q [6] & ((\instrmem|instr_ram~18_combout )))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~17_combout ),
	.datac(\instrmem|instr_ram~18_combout ),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~19 .lut_mask = 16'h88A0;
defparam \instrmem|instr_ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1818 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1818_combout  = (!\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1818_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1818 .lut_mask = 16'h0100;
defparam \rvcpu|dp|rf|reg_file_arr~1818 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1819 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1819_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1818_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1818_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1819 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1819 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~799 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~799 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~799 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1812 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1812_combout  = (!\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1812_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1812 .lut_mask = 16'h0010;
defparam \rvcpu|dp|rf|reg_file_arr~1812 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1813 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1813_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1812_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1812_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1813 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1813 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~671 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~671 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~671 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1814 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1814_combout  = (!\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1814_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1814 .lut_mask = 16'h0001;
defparam \rvcpu|dp|rf|reg_file_arr~1814 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1815 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1815_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1814_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1814_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1815 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1815 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~543 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~543 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1652 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1652_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~671_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~543_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~671_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~543_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1652_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1652 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1652 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1816 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1816_combout  = (!\instrmem|instr_ram~51_combout  & (!\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1816_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1816 .lut_mask = 16'h1000;
defparam \rvcpu|dp|rf|reg_file_arr~1816 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1817 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1817_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1816_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1816_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1817 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1817 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~927 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~927 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~927 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1653 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1653_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1652_combout  & ((\rvcpu|dp|rf|reg_file_arr~927_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1652_combout  & (\rvcpu|dp|rf|reg_file_arr~799_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1652_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~799_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1652_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~927_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1653_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1653 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1653 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1654 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1654_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1651_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1653_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1651_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1653_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1654_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1654 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1822 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1822_combout  = (\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1822_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1822 .lut_mask = 16'h0080;
defparam \rvcpu|dp|rf|reg_file_arr~1822 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1823 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1823_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1822_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1822_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1823 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1823 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~767 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~767 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~767 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1820 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1820_combout  = (\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1820_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1820 .lut_mask = 16'h0800;
defparam \rvcpu|dp|rf|reg_file_arr~1820 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1821 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1821_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1820_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1820_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1821 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1821 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~895 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~895 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~895 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1824 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1824_combout  = (\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (!\instrmem|instr_ram~53_combout  & !\instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1824_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1824 .lut_mask = 16'h0008;
defparam \rvcpu|dp|rf|reg_file_arr~1824 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1825 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1825_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1824_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1824_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1825 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1825 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~639 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~639 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1655 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1655_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~895_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~639_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~895_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~639_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1655_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1655 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1655 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1826 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1826_combout  = (\instrmem|instr_ram~51_combout  & (\instrmem|instr_ram~52_combout  & (\instrmem|instr_ram~53_combout  & \instrmem|instr_ram~54_combout )))

	.dataa(\instrmem|instr_ram~51_combout ),
	.datab(\instrmem|instr_ram~52_combout ),
	.datac(\instrmem|instr_ram~53_combout ),
	.datad(\instrmem|instr_ram~54_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1826_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1826 .lut_mask = 16'h8000;
defparam \rvcpu|dp|rf|reg_file_arr~1826 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1827 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1827_combout  = (\rvcpu|dp|rf|reg_file_arr~1844_combout  & \rvcpu|dp|rf|reg_file_arr~1826_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1844_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1826_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1827 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1827 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1023 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1023 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1656 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1656_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1655_combout  & ((\rvcpu|dp|rf|reg_file_arr~1023_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1655_combout  & (\rvcpu|dp|rf|reg_file_arr~767_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1655_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~767_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1655_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1023_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1656_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1656 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1656 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1657 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1657_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1654_combout  & ((\rvcpu|dp|rf|reg_file_arr~1656_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1654_combout  & (\rvcpu|dp|rf|reg_file_arr~1649_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1654_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1649_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1654_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1656_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1657_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1657 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1845 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1845_combout  = (!\rvcpu|c|md|controls~0_combout  & (((\rvcpu|dp|pcreg|q [6]) # (!\instrmem|instr_ram~40_combout )) # (!\instrmem|instr_ram~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(\instrmem|instr_ram~40_combout ),
	.datad(\rvcpu|c|md|controls~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1845 .lut_mask = 16'h00DF;
defparam \rvcpu|dp|rf|reg_file_arr~1845 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1833 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1833_combout  = (\rvcpu|dp|rf|reg_file_arr~1796_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1796_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1833 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1833 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~223 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~223 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~223 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1832 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1832_combout  = (\rvcpu|dp|rf|reg_file_arr~1806_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1806_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1832 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1832 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~191 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~191 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1834 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1834_combout  = (\rvcpu|dp|rf|reg_file_arr~1812_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1812_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1834 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1834 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~159 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~159 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1658 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1658_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~191_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~159_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~191_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~159_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1658_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1658 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1658 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1835 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1835_combout  = (\rvcpu|dp|rf|reg_file_arr~1822_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1822_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1835 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1835 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~255 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~255 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~255 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1659 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1659_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1658_combout  & ((\rvcpu|dp|rf|reg_file_arr~255_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1658_combout  & (\rvcpu|dp|rf|reg_file_arr~223_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1658_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~223_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1658_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~255_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1659_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1659 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1659 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1829 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1829_combout  = (\rvcpu|dp|rf|reg_file_arr~1804_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1804_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1829 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1829 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~319 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~319 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~319 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1828 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1828_combout  = (\rvcpu|dp|rf|reg_file_arr~1802_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1802_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1828 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1828 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~351 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~351 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~351 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1830 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1830_combout  = (\rvcpu|dp|rf|reg_file_arr~1818_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1818_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1830 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1830 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~287 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~287 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1660 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1660_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~351_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~287_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~351_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~287_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1660_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1660 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1831 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1831_combout  = (\rvcpu|dp|rf|reg_file_arr~1820_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1820_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1831 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1831 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~383 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~383 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~383 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1661 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1661_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1660_combout  & ((\rvcpu|dp|rf|reg_file_arr~383_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1660_combout  & (\rvcpu|dp|rf|reg_file_arr~319_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1660_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~319_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1660_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~383_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1661_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1661 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1837 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1837_combout  = (\rvcpu|dp|rf|reg_file_arr~1808_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1808_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1837 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1837 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~63 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~63 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1838 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1838_combout  = (\rvcpu|dp|rf|reg_file_arr~1814_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1814_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1838 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1838 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~31 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~31 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1662 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1662_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~95_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~31_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~95_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~31_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1662_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1662 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1662 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1839 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1839_combout  = (\rvcpu|dp|rf|reg_file_arr~1824_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1824_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1839 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1839 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~127 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~127 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~127 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1663 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1663_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1662_combout  & ((\rvcpu|dp|rf|reg_file_arr~127_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1662_combout  & (\rvcpu|dp|rf|reg_file_arr~63_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1662_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~63_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1662_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~127_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1663_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1663 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1663 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1664 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1664_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1661_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1663_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1661_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1663_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1664_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1664 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1664 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1843 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1843_combout  = (\rvcpu|dp|rf|reg_file_arr~1800_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1800_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1843 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1843 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~479 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~479 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~479 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1840 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1840_combout  = (\rvcpu|dp|rf|reg_file_arr~1810_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1810_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1840 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1840 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~447 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~447 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~447 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1841 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1841_combout  = (\rvcpu|dp|rf|reg_file_arr~1816_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1816_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1841 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1841 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~415 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~415 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1665 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1665_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~447_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~415_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~447_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~415_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1665_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1665 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1665 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1842 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1842_combout  = (\rvcpu|dp|rf|reg_file_arr~1826_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1826_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1842 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1842 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~511 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~511 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~511 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1666 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1666_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1665_combout  & ((\rvcpu|dp|rf|reg_file_arr~511_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1665_combout  & (\rvcpu|dp|rf|reg_file_arr~479_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1665_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~479_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1665_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~511_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1666_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1666 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1666 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1667 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1667_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1664_combout  & ((\rvcpu|dp|rf|reg_file_arr~1666_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1664_combout  & (\rvcpu|dp|rf|reg_file_arr~1659_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1664_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1659_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1664_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1666_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1667_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1667 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|Equal1~3 (
// Equation(s):
// \rvcpu|dp|rf|Equal1~3_combout  = (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|pcreg|q [5]) # (!\instrmem|instr_ram~13_combout )) # (!\instrmem|instr_ram~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~13_combout ),
	.datac(\rvcpu|dp|pcreg|q [5]),
	.datad(\instrmem|instr_ram~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|Equal1~3 .lut_mask = 16'h00F7;
defparam \rvcpu|dp|rf|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|Equal1~2 (
// Equation(s):
// \rvcpu|dp|rf|Equal1~2_combout  = (\rvcpu|dp|rf|Equal1~3_combout  & (!\instrmem|instr_ram~16_combout  & (!\instrmem|instr_ram~19_combout  & !\instrmem|instr_ram~23_combout )))

	.dataa(\rvcpu|dp|rf|Equal1~3_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\instrmem|instr_ram~23_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|Equal1~2 .lut_mask = 16'h0002;
defparam \rvcpu|dp|rf|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[31]~31 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[31]~31_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1657_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1667_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1657_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1667_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[31]~31 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~31 (
// Equation(s):
// \WriteData~31_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[31]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[31]~31_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[31]~31_combout ))))

	.dataa(\Ext_WriteData[31]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[31]~31_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~31_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~31 .lut_mask = 16'hACCC;
defparam \WriteData~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[6]~input (
	.i(Ext_DataAdr[6]),
	.ibar(gnd),
	.o(\Ext_DataAdr[6]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[6]~input .bus_hold = "false";
defparam \Ext_DataAdr[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[6]~input (
	.i(Ext_WriteData[6]),
	.ibar(gnd),
	.o(\Ext_WriteData[6]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[6]~input .bus_hold = "false";
defparam \Ext_WriteData[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~710 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~710 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~710 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~838 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~838 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~838 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~582 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~582 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1148 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1148_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~838_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~582_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~838_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~582_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1148_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1148 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~966 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~966 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1149 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1149_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1148_combout  & ((\rvcpu|dp|rf|reg_file_arr~966_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1148_combout  & (\rvcpu|dp|rf|reg_file_arr~710_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1148_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~710_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1148_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~966_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1149_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1149 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~806 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~806 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~806 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~678 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~678 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~678 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~550 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~550 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1150 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1150_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~678_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~550_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~678_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~550_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1150_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1150 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1150 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~934 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~934 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1151 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1151_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1150_combout  & ((\rvcpu|dp|rf|reg_file_arr~934_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1150_combout  & (\rvcpu|dp|rf|reg_file_arr~806_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1150_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~806_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1150_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~934_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1151_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1151 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~646 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~646 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~646 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~518 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~518 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~518 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~902 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~902 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~902 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~774 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~774 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~774 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1152 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1152_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~902_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~774_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~902_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~774_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1152_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1152 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1153 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1153_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1152_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1152_combout  & (\rvcpu|dp|rf|reg_file_arr~646_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1152_combout  & ((\rvcpu|dp|rf|reg_file_arr~518_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~646_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~518_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1152_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1153_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1153 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1154 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1154_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1151_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1153_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1151_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1153_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1154_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1154 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~870 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~870 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~870 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~742 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~742 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~742 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~614 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~614 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1155 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1155_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~742_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~614_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~742_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~614_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1155_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1155 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~998 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~998 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1156 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1156_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1155_combout  & ((\rvcpu|dp|rf|reg_file_arr~998_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1155_combout  & (\rvcpu|dp|rf|reg_file_arr~870_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1155_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~870_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1155_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~998_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1156_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1156 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1157 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1157_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1154_combout  & ((\rvcpu|dp|rf|reg_file_arr~1156_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1154_combout  & (\rvcpu|dp|rf|reg_file_arr~1149_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1154_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1149_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1154_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1156_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1157_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1157 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~326 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~326 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~326 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~294 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~294 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~294 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~262 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~262 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1158 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1158_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~294_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~262_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~294_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~262_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1158_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1158 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~358 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~358 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~358 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1159 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1159_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1158_combout  & ((\rvcpu|dp|rf|reg_file_arr~358_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1158_combout  & (\rvcpu|dp|rf|reg_file_arr~326_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1158_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~326_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1158_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~358_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1159_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1159 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~198 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~198 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~198 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~134 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~134 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1160 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1160_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~198_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~134_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~198_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~134_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1160_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1160 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1160 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~230 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~230 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~230 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1161 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1161_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1160_combout  & ((\rvcpu|dp|rf|reg_file_arr~230_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1160_combout  & (\rvcpu|dp|rf|reg_file_arr~166_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1160_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~166_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1160_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~230_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1161_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1161 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1836 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1836_combout  = (\rvcpu|dp|rf|reg_file_arr~1798_combout  & \rvcpu|dp|rf|reg_file_arr~1845_combout )

	.dataa(\rvcpu|dp|rf|reg_file_arr~1798_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1845_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1836 .lut_mask = 16'h8888;
defparam \rvcpu|dp|rf|reg_file_arr~1836 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~70 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~70 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~70 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~38 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~38 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~38 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~6 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~6 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1162 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1162_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~38_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~6_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~38_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~6_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1162_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1162 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~102 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~102 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~102 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1163 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1163_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1162_combout  & ((\rvcpu|dp|rf|reg_file_arr~102_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1162_combout  & (\rvcpu|dp|rf|reg_file_arr~70_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1162_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~70_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1162_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~102_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1163_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1163 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1164 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1164_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1161_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1163_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1161_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1163_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1164_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1164 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~422 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~422 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~422 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~454 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~454 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~454 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~390 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~390 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1165 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1165_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~454_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~390_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~454_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~390_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1165_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1165 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~486 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~486 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~486 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1166 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1166_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1165_combout  & ((\rvcpu|dp|rf|reg_file_arr~486_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1165_combout  & (\rvcpu|dp|rf|reg_file_arr~422_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1165_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~422_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1165_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~486_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1166_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1166 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1167 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1167_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1164_combout  & ((\rvcpu|dp|rf|reg_file_arr~1166_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1164_combout  & (\rvcpu|dp|rf|reg_file_arr~1159_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1164_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1159_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1164_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1166_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1167_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1167 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[6]~6 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[6]~6_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1157_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1167_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1157_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1167_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[6]~6 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~6 (
// Equation(s):
// \WriteData~6_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[6]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[6]~6_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[6]~6_combout ))))

	.dataa(\Ext_WriteData[6]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[6]~6_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~6_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~6 .lut_mask = 16'hACCC;
defparam \WriteData~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[7]~input (
	.i(Ext_DataAdr[7]),
	.ibar(gnd),
	.o(\Ext_DataAdr[7]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[7]~input .bus_hold = "false";
defparam \Ext_DataAdr[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[7]~input (
	.i(Ext_WriteData[7]),
	.ibar(gnd),
	.o(\Ext_WriteData[7]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[7]~input .bus_hold = "false";
defparam \Ext_WriteData[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~679 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~679 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~679 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~807 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~807 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~807 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~551 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~551 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1168 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1168_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~807_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~551_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~807_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~551_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1168_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1168 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~935 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~935 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1169 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1169_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1168_combout  & ((\rvcpu|dp|rf|reg_file_arr~935_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1168_combout  & (\rvcpu|dp|rf|reg_file_arr~679_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1168_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~679_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1168_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~935_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1169_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1169 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~839 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~839 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~839 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~711 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~711 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~711 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~583 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~583 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1170 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1170_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~711_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~583_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~711_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~583_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1170_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1170 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~967 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~967 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1171 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1171_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1170_combout  & ((\rvcpu|dp|rf|reg_file_arr~967_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1170_combout  & (\rvcpu|dp|rf|reg_file_arr~839_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1170_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~839_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1170_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~967_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1171_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1171 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~775 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~775 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~775 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~647 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~647 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~647 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~519 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~519 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1172 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1172_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~647_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~519_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~647_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~519_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1172_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1172 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~903 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~903 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~903 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1173 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1173_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1172_combout  & ((\rvcpu|dp|rf|reg_file_arr~903_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1172_combout  & (\rvcpu|dp|rf|reg_file_arr~775_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1172_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~775_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1172_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~903_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1173_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1173 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1174 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1174_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1171_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1173_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1171_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1173_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1174_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1174 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~743 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~743 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~743 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~871 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~871 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~871 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~615 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~615 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1175 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1175_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~871_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~615_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~871_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~615_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1175_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1175 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~999 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~999 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1176 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1176_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1175_combout  & ((\rvcpu|dp|rf|reg_file_arr~999_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1175_combout  & (\rvcpu|dp|rf|reg_file_arr~743_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1175_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~743_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1175_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~999_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1176_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1176 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1177 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1177_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1174_combout  & ((\rvcpu|dp|rf|reg_file_arr~1176_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1174_combout  & (\rvcpu|dp|rf|reg_file_arr~1169_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1174_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1169_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1174_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1176_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1177_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1177 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~199 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~199 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~199 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~135 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~135 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1178 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1178_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~167_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~135_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~167_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~135_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1178_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1178 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~231 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~231 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~231 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1179 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1179_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1178_combout  & ((\rvcpu|dp|rf|reg_file_arr~231_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1178_combout  & (\rvcpu|dp|rf|reg_file_arr~199_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1178_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~199_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1178_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~231_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1179_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1179 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~295 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~295 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~295 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~327 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~327 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~327 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~263 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~263 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1180 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1180_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~327_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~263_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~327_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~263_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1180_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1180 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~359 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~359 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~359 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1181 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1181_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1180_combout  & ((\rvcpu|dp|rf|reg_file_arr~359_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1180_combout  & (\rvcpu|dp|rf|reg_file_arr~295_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1180_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~295_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1180_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~359_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1181_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1181 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~39 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~39 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~39 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~71 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~71 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~71 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~7 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~7 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1182 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1182_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~71_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~7_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~71_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~7_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1182_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1182 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~103 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~103 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~103 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1183 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1183_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1182_combout  & ((\rvcpu|dp|rf|reg_file_arr~103_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1182_combout  & (\rvcpu|dp|rf|reg_file_arr~39_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1182_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~39_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1182_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~103_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1183_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1183 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1184 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1184_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1181_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1183_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1181_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1183_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1184_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1184 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~455 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~455 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~455 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~423 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~423 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~423 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~391 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~391 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1185 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1185_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~423_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~391_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~423_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~391_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1185_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1185 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~487 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~487 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~487 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1186 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1186_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1185_combout  & ((\rvcpu|dp|rf|reg_file_arr~487_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1185_combout  & (\rvcpu|dp|rf|reg_file_arr~455_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1185_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~455_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1185_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~487_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1186_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1186 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1187 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1187_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1184_combout  & ((\rvcpu|dp|rf|reg_file_arr~1186_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1184_combout  & (\rvcpu|dp|rf|reg_file_arr~1179_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1184_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1179_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1184_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1186_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1187_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1187 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[7]~7 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[7]~7_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1177_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1187_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1177_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1187_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[7]~7 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~7 (
// Equation(s):
// \WriteData~7_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[7]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[7]~7_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[7]~7_combout ))))

	.dataa(\Ext_WriteData[7]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[7]~7_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~7_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~7 .lut_mask = 16'hACCC;
defparam \WriteData~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~679 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~679 .is_wysiwyg = "true";
defparam \datamem|data_ram~679 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[4]~input (
	.i(Ext_DataAdr[4]),
	.ibar(gnd),
	.o(\Ext_DataAdr[4]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[4]~input .bus_hold = "false";
defparam \Ext_DataAdr[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[4]~input (
	.i(Ext_WriteData[4]),
	.ibar(gnd),
	.o(\Ext_WriteData[4]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[4]~input .bus_hold = "false";
defparam \Ext_WriteData[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~708 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~708 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~708 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~580 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~580 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~580 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~964 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~964 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~964 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~836 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~836 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~836 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1108 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1108_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~964_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~836_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~964_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~836_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1108_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1108 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1109 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1109_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1108_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1108_combout  & (\rvcpu|dp|rf|reg_file_arr~708_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1108_combout  & ((\rvcpu|dp|rf|reg_file_arr~580_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~708_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~580_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1108_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1109_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1109 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~804 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~804 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~804 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~676 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~676 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~676 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~548 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~548 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1110 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1110_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~676_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~548_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~676_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~548_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1110_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1110 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~932 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~932 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~932 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1111 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1111_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1110_combout  & ((\rvcpu|dp|rf|reg_file_arr~932_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1110_combout  & (\rvcpu|dp|rf|reg_file_arr~804_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1110_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~804_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1110_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~932_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1111_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1111 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~644 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~644 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~644 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~516 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~516 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~516 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~900 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~900 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~900 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~772 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~772 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~772 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1112 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1112_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~900_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~772_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~900_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~772_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1112_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1112 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1113 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1113_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1112_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1112_combout  & (\rvcpu|dp|rf|reg_file_arr~644_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1112_combout  & ((\rvcpu|dp|rf|reg_file_arr~516_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~644_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~516_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1112_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1113_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1113 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1114 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1114_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1111_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1113_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1111_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1113_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1114_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1114 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~868 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~868 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~868 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~740 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~740 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~740 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~612 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~612 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1115 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1115_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~740_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~612_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~740_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~612_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1115_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1115 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~996 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~996 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1116 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1116_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1115_combout  & ((\rvcpu|dp|rf|reg_file_arr~996_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1115_combout  & (\rvcpu|dp|rf|reg_file_arr~868_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1115_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~868_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1115_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~996_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1116_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1116 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1117 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1117_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1114_combout  & ((\rvcpu|dp|rf|reg_file_arr~1116_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1114_combout  & (\rvcpu|dp|rf|reg_file_arr~1109_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1114_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1109_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1114_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1116_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1117_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1117 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~324 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~324 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~324 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~292 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~292 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~292 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~260 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~260 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~260 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1118 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1118_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~292_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~260_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~292_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~260_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1118_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1118 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~356 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~356 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~356 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1119 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1119_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1118_combout  & ((\rvcpu|dp|rf|reg_file_arr~356_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1118_combout  & (\rvcpu|dp|rf|reg_file_arr~324_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1118_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~324_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1118_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~356_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1119_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1119 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~196 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~196 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~196 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~132 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~132 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~132 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1120 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1120_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~196_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~132_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~196_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~132_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1120_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1120 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~228 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~228 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~228 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1121 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1121_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1120_combout  & ((\rvcpu|dp|rf|reg_file_arr~228_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1120_combout  & (\rvcpu|dp|rf|reg_file_arr~164_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1120_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~164_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1120_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~228_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1121_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1121 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~68 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~68 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~68 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~36 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~36 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~36 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~4 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~4 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1122 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1122_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~36_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~4_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~36_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~4_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1122_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1122 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~100 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~100 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~100 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1123 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1123_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1122_combout  & ((\rvcpu|dp|rf|reg_file_arr~100_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1122_combout  & (\rvcpu|dp|rf|reg_file_arr~68_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1122_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~68_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1122_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~100_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1123_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1123 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1124 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1124_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1121_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1123_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1121_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1123_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1124_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1124 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~420 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~420 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~420 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~452 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~452 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~452 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~388 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~388 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~388 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1125 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1125_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~452_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~388_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~452_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~388_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1125_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1125 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~484 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~484 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~484 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1126 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1126_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1125_combout  & ((\rvcpu|dp|rf|reg_file_arr~484_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1125_combout  & (\rvcpu|dp|rf|reg_file_arr~420_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1125_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~420_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1125_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~484_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1126_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1126 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1127 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1127_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1124_combout  & ((\rvcpu|dp|rf|reg_file_arr~1126_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1124_combout  & (\rvcpu|dp|rf|reg_file_arr~1119_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1124_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1119_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1124_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1126_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1127_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1127 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[4]~4 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[4]~4_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1117_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1127_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1117_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1127_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[4]~4 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~4 (
// Equation(s):
// \WriteData~4_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[4]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[4]~4_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[4]~4_combout ))))

	.dataa(\Ext_WriteData[4]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[4]~4_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~4_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~4 .lut_mask = 16'hACCC;
defparam \WriteData~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1348 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1348 .is_wysiwyg = "true";
defparam \datamem|data_ram~1348 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[3]~input (
	.i(Ext_DataAdr[3]),
	.ibar(gnd),
	.o(\Ext_DataAdr[3]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[3]~input .bus_hold = "false";
defparam \Ext_DataAdr[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[3]~input (
	.i(Ext_WriteData[3]),
	.ibar(gnd),
	.o(\Ext_WriteData[3]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[3]~input .bus_hold = "false";
defparam \Ext_WriteData[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~675 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~675 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~675 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~547 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~547 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~547 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~931 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~931 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~931 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~803 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~803 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~803 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1088 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1088_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~931_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~803_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~931_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~803_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1088_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1088 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1088 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1089 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1089_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1088_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1088_combout  & (\rvcpu|dp|rf|reg_file_arr~675_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1088_combout  & ((\rvcpu|dp|rf|reg_file_arr~547_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~675_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~547_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1088_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1089_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1089 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1089 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~835 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~835 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~835 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~707 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~707 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~707 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~579 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~579 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1090 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1090_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~707_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~579_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~707_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~579_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1090_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1090 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1090 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~963 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~963 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1091 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1091_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1090_combout  & ((\rvcpu|dp|rf|reg_file_arr~963_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1090_combout  & (\rvcpu|dp|rf|reg_file_arr~835_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1090_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~835_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1090_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~963_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1091_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1091 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~771 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~771 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~771 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~643 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~643 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~643 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~515 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~515 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~515 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1092 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1092_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~643_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~515_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~643_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~515_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1092_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1092 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~899 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~899 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~899 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1093 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1093_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1092_combout  & ((\rvcpu|dp|rf|reg_file_arr~899_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1092_combout  & (\rvcpu|dp|rf|reg_file_arr~771_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1092_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~771_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1092_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~899_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1093_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1093 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1093 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1094 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1094_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1091_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1093_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1091_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1093_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1094_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1094 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~739 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~739 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~739 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~867 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~867 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~867 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~611 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~611 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1095 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1095_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~867_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~611_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~867_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~611_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1095_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1095 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1095 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~995 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~995 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1096 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1096_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1095_combout  & ((\rvcpu|dp|rf|reg_file_arr~995_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1095_combout  & (\rvcpu|dp|rf|reg_file_arr~739_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1095_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~739_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1095_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~995_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1096_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1096 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1096 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1097 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1097_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1094_combout  & ((\rvcpu|dp|rf|reg_file_arr~1096_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1094_combout  & (\rvcpu|dp|rf|reg_file_arr~1089_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1094_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1089_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1094_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1096_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1097_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1097 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1097 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~195 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~195 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~195 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~131 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~131 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~131 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1098 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1098_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~163_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~131_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~163_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~131_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1098_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1098 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~227 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~227 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~227 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1099 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1099_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1098_combout  & ((\rvcpu|dp|rf|reg_file_arr~227_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1098_combout  & (\rvcpu|dp|rf|reg_file_arr~195_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1098_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~195_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1098_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~227_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1099_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1099 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~291 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~291 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~291 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~259 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~259 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~259 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~355 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~355 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~355 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~323 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~323 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~323 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1100 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1100_combout  = (\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~355_q )) # (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~323_q ))))) # 
// (!\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~355_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~323_q ),
	.datad(\instrmem|instr_ram~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1100_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1100 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1101 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1101_combout  = (\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1100_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1100_combout  & (\rvcpu|dp|rf|reg_file_arr~291_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1100_combout  & ((\rvcpu|dp|rf|reg_file_arr~259_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~291_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~259_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1100_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1101_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1101 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~35 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~35 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~35 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~67 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~67 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~67 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~3 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~3 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1102 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1102_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~67_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~3_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~67_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~3_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1102_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1102 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~99 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~99 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~99 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1103 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1103_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1102_combout  & ((\rvcpu|dp|rf|reg_file_arr~99_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1102_combout  & (\rvcpu|dp|rf|reg_file_arr~35_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1102_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~35_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1102_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~99_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1103_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1103 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1104 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1104_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1101_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1103_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1101_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1103_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1104_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1104 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~451 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~451 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~451 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~419 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~419 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~419 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~387 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~387 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~387 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1105 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1105_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~419_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~387_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~419_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~387_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1105_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1105 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~483 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~483 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~483 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1106 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1106_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1105_combout  & ((\rvcpu|dp|rf|reg_file_arr~483_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1105_combout  & (\rvcpu|dp|rf|reg_file_arr~451_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1105_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~451_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1105_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~483_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1106_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1106 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1107 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1107_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1104_combout  & ((\rvcpu|dp|rf|reg_file_arr~1106_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1104_combout  & (\rvcpu|dp|rf|reg_file_arr~1099_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1104_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1099_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1104_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1106_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1107_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1107 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[3]~3 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[3]~3_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1097_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1107_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1097_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1107_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[3]~3 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~3 (
// Equation(s):
// \WriteData~3_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[3]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[3]~3_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[3]~3_combout ))))

	.dataa(\Ext_WriteData[3]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[3]~3_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~3_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~3 .lut_mask = 16'hACCC;
defparam \WriteData~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~675 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~675 .is_wysiwyg = "true";
defparam \datamem|data_ram~675 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[2]~input (
	.i(Ext_DataAdr[2]),
	.ibar(gnd),
	.o(\Ext_DataAdr[2]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[2]~input .bus_hold = "false";
defparam \Ext_DataAdr[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[2]~input (
	.i(Ext_WriteData[2]),
	.ibar(gnd),
	.o(\Ext_WriteData[2]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[2]~input .bus_hold = "false";
defparam \Ext_WriteData[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~706 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~706 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~706 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~578 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~578 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~578 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~962 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~962 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~962 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~834 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~834 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~834 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1068 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1068_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~962_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~834_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~962_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~834_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1068_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1068 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1068 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1069 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1069_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1068_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1068_combout  & (\rvcpu|dp|rf|reg_file_arr~706_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1068_combout  & ((\rvcpu|dp|rf|reg_file_arr~578_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~706_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~578_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1068_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1069_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1069 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1069 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~802 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~802 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~802 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~674 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~674 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~674 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~546 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~546 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1070 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1070_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~674_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~546_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~674_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~546_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1070_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1070 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1070 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~930 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~930 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~930 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1071 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1071_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1070_combout  & ((\rvcpu|dp|rf|reg_file_arr~930_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1070_combout  & (\rvcpu|dp|rf|reg_file_arr~802_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1070_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~802_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1070_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~930_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1071_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1071 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1071 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~642 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~642 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~642 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~770 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~770 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~770 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~514 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~514 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~514 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1072 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1072_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~770_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~514_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~770_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~514_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1072_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1072 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1072 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~898 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~898 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~898 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1073 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1073_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1072_combout  & ((\rvcpu|dp|rf|reg_file_arr~898_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1072_combout  & (\rvcpu|dp|rf|reg_file_arr~642_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1072_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~642_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1072_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~898_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1073_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1073 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1073 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1074 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1074_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1071_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1073_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1071_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1073_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1074_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1074 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1074 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~866 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~866 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~866 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~738 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~738 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~738 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~610 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~610 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1075 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1075_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~738_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~610_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~738_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~610_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1075_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1075 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1075 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~994 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~994 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1076 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1076_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1075_combout  & ((\rvcpu|dp|rf|reg_file_arr~994_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1075_combout  & (\rvcpu|dp|rf|reg_file_arr~866_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1075_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~866_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1075_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~994_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1076_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1076 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1076 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1077 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1077_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1074_combout  & ((\rvcpu|dp|rf|reg_file_arr~1076_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1074_combout  & (\rvcpu|dp|rf|reg_file_arr~1069_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1074_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1069_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1074_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1076_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1077_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1077 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1077 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~322 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~322 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~322 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~290 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~290 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~290 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~258 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~258 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~258 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1078 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1078_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~290_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~258_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~290_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~258_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1078_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1078 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1078 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~354 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~354 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~354 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1079 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1079_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1078_combout  & ((\rvcpu|dp|rf|reg_file_arr~354_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1078_combout  & (\rvcpu|dp|rf|reg_file_arr~322_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1078_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~322_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1078_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~354_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1079_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1079 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1079 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~194 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~194 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~194 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~130 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~130 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~130 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1080 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1080_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~194_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~130_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~194_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~130_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1080_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1080 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1080 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~226 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~226 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~226 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1081 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1081_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1080_combout  & ((\rvcpu|dp|rf|reg_file_arr~226_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1080_combout  & (\rvcpu|dp|rf|reg_file_arr~162_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1080_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~162_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1080_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~226_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1081_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1081 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1081 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~66 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~66 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~66 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~2 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~2 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~2 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~98 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~98 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~98 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~34 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~34 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~34 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1082 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1082_combout  = (\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~98_q )) # (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~34_q ))))) # 
// (!\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~98_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~34_q ),
	.datad(\instrmem|instr_ram~19_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1082_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1082 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1082 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1083 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1083_combout  = (\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1082_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1082_combout  & (\rvcpu|dp|rf|reg_file_arr~66_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1082_combout  & ((\rvcpu|dp|rf|reg_file_arr~2_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~66_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~2_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1082_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1083_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1083 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1083 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1084 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1084_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1081_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1083_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1081_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1083_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1084_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1084 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1084 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~418 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~418 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~418 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~450 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~450 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~450 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~386 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~386 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~386 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1085 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1085_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~450_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~386_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~450_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~386_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1085_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1085 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1085 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~482 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~482 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~482 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1086 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1086_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1085_combout  & ((\rvcpu|dp|rf|reg_file_arr~482_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1085_combout  & (\rvcpu|dp|rf|reg_file_arr~418_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1085_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~418_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1085_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~482_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1086_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1086 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1086 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1087 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1087_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1084_combout  & ((\rvcpu|dp|rf|reg_file_arr~1086_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1084_combout  & (\rvcpu|dp|rf|reg_file_arr~1079_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1084_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1079_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1084_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1086_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1087_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1087 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[2]~2 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[2]~2_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1077_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1087_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1077_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1087_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[2]~2 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~2 (
// Equation(s):
// \WriteData~2_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[2]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[2]~2_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[2]~2_combout ))))

	.dataa(\Ext_WriteData[2]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[2]~2_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~2_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~2 .lut_mask = 16'hACCC;
defparam \WriteData~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1346 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1346 .is_wysiwyg = "true";
defparam \datamem|data_ram~1346 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3395 (
// Equation(s):
// \datamem|data_ram~3395_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3394_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3394_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3395_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3395 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1314 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1314 .is_wysiwyg = "true";
defparam \datamem|data_ram~1314 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[5]~input (
	.i(Ext_DataAdr[5]),
	.ibar(gnd),
	.o(\Ext_DataAdr[5]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[5]~input .bus_hold = "false";
defparam \Ext_DataAdr[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[5]~input (
	.i(Ext_WriteData[5]),
	.ibar(gnd),
	.o(\Ext_WriteData[5]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[5]~input .bus_hold = "false";
defparam \Ext_WriteData[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~677 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~677 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~677 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~805 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~805 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~805 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~549 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~549 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1128 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1128_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~805_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~549_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~805_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~549_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1128_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1128 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~933 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~933 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~933 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1129 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1129_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1128_combout  & ((\rvcpu|dp|rf|reg_file_arr~933_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1128_combout  & (\rvcpu|dp|rf|reg_file_arr~677_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1128_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~677_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1128_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~933_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1129_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1129 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~837 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~837 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~837 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~709 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~709 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~709 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~581 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~581 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1130 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1130_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~709_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~581_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~709_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~581_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1130_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1130 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~965 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~965 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1131 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1131_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1130_combout  & ((\rvcpu|dp|rf|reg_file_arr~965_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1130_combout  & (\rvcpu|dp|rf|reg_file_arr~837_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1130_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~837_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1130_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~965_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1131_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1131 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~773 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~773 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~773 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~645 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~645 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~645 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~517 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~517 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~517 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1132 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1132_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~645_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~517_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~645_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~517_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1132_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1132 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~901 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~901 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~901 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1133 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1133_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1132_combout  & ((\rvcpu|dp|rf|reg_file_arr~901_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1132_combout  & (\rvcpu|dp|rf|reg_file_arr~773_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1132_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~773_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1132_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~901_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1133_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1133 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1134 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1134_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1131_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1133_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1131_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1133_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1134_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1134 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~741 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~741 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~741 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~869 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~869 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~869 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~613 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~613 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1135 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1135_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~869_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~613_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~869_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~613_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1135_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1135 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~997 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~997 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1136 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1136_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1135_combout  & ((\rvcpu|dp|rf|reg_file_arr~997_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1135_combout  & (\rvcpu|dp|rf|reg_file_arr~741_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1135_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~741_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1135_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~997_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1136_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1136 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1137 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1137_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1134_combout  & ((\rvcpu|dp|rf|reg_file_arr~1136_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1134_combout  & (\rvcpu|dp|rf|reg_file_arr~1129_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1134_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1129_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1134_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1136_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1137_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1137 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1137 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~197 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~197 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~197 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~133 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~133 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~133 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1138 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1138_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~165_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~133_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~165_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~133_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1138_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1138 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~229 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~229 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~229 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1139 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1139_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1138_combout  & ((\rvcpu|dp|rf|reg_file_arr~229_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1138_combout  & (\rvcpu|dp|rf|reg_file_arr~197_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1138_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~197_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1138_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~229_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1139_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1139 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~293 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~293 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~293 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~325 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~325 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~325 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~261 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~261 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~261 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1140 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1140_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~325_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~261_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~325_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~261_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1140_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1140 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~357 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~357 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~357 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1141 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1141_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1140_combout  & ((\rvcpu|dp|rf|reg_file_arr~357_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1140_combout  & (\rvcpu|dp|rf|reg_file_arr~293_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1140_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~293_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1140_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~357_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1141_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1141 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~37 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~37 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~37 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~5 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~5 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~5 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~101 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~101 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~101 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~69 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~69 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1142 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1142_combout  = (\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~101_q )) # (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~69_q ))))) # 
// (!\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~101_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~69_q ),
	.datad(\instrmem|instr_ram~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1142_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1142 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1143 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1143_combout  = (\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1142_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1142_combout  & (\rvcpu|dp|rf|reg_file_arr~37_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1142_combout  & ((\rvcpu|dp|rf|reg_file_arr~5_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~37_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~5_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1142_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1143_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1143 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1144 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1144_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1141_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1143_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1141_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1143_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1144_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1144 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~453 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~453 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~453 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~421 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~421 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~421 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~389 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~389 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~389 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1145 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1145_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~421_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~389_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~421_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~389_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1145_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1145 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~485 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~485 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~485 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1146 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1146_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1145_combout  & ((\rvcpu|dp|rf|reg_file_arr~485_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1145_combout  & (\rvcpu|dp|rf|reg_file_arr~453_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1145_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~453_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1145_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~485_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1146_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1146 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1147 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1147_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1144_combout  & ((\rvcpu|dp|rf|reg_file_arr~1146_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1144_combout  & (\rvcpu|dp|rf|reg_file_arr~1139_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1144_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1139_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1144_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1146_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1147_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1147 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[5]~5 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[5]~5_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1137_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1147_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1137_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1147_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[5]~5 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~5 (
// Equation(s):
// \WriteData~5_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[5]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[5]~5_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[5]~5_combout ))))

	.dataa(\Ext_WriteData[5]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[5]~5_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~5_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~5 .lut_mask = 16'hACCC;
defparam \WriteData~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~677 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~677 .is_wysiwyg = "true";
defparam \datamem|data_ram~677 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~805 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~805 .is_wysiwyg = "true";
defparam \datamem|data_ram~805 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3410 (
// Equation(s):
// \datamem|data_ram~3410_combout  = (\DataAdr~2_combout  & (!\DataAdr~3_combout  & (!\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3410_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3410 .lut_mask = 16'h0002;
defparam \datamem|data_ram~3410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3426 (
// Equation(s):
// \datamem|data_ram~3426_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3410_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3410_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3426_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3426 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~549 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~549 .is_wysiwyg = "true";
defparam \datamem|data_ram~549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2258 (
// Equation(s):
// \datamem|data_ram~2258_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~805_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~549_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~805_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~549_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2258_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2258 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3416 (
// Equation(s):
// \datamem|data_ram~3416_combout  = (\DataAdr~2_combout  & (!\DataAdr~3_combout  & (\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3416_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3416 .lut_mask = 16'h2000;
defparam \datamem|data_ram~3416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3427 (
// Equation(s):
// \datamem|data_ram~3427_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3416_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3416_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3427_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3427 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3427 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~933 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~933 .is_wysiwyg = "true";
defparam \datamem|data_ram~933 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2259 (
// Equation(s):
// \datamem|data_ram~2259_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2258_combout  & ((\datamem|data_ram~933_q ))) # (!\datamem|data_ram~2258_combout  & (\datamem|data_ram~677_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2258_combout ))))

	.dataa(\datamem|data_ram~677_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2258_combout ),
	.datad(\datamem|data_ram~933_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2259_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2259 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3392 (
// Equation(s):
// \datamem|data_ram~3392_combout  = (!\DataAdr~2_combout  & (\DataAdr~3_combout  & (!\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3392_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3392 .lut_mask = 16'h0400;
defparam \datamem|data_ram~3392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3428 (
// Equation(s):
// \datamem|data_ram~3428_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3392_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3392_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3428_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3428 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~837 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~837 .is_wysiwyg = "true";
defparam \datamem|data_ram~837 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3402 (
// Equation(s):
// \datamem|data_ram~3402_combout  = (!\DataAdr~2_combout  & (\DataAdr~3_combout  & (\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3402_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3402 .lut_mask = 16'h0040;
defparam \datamem|data_ram~3402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3429 (
// Equation(s):
// \datamem|data_ram~3429_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3402_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3402_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3429_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3429 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~709 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~709 .is_wysiwyg = "true";
defparam \datamem|data_ram~709 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3408 (
// Equation(s):
// \datamem|data_ram~3408_combout  = (!\DataAdr~2_combout  & (\DataAdr~3_combout  & (!\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3408_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3408 .lut_mask = 16'h0004;
defparam \datamem|data_ram~3408 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3430 (
// Equation(s):
// \datamem|data_ram~3430_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3408_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3408_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3430_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3430 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~581 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~581 .is_wysiwyg = "true";
defparam \datamem|data_ram~581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2260 (
// Equation(s):
// \datamem|data_ram~2260_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~709_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~581_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~709_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~581_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2260_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2260 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3418 (
// Equation(s):
// \datamem|data_ram~3418_combout  = (!\DataAdr~2_combout  & (\DataAdr~3_combout  & (\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3418_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3418 .lut_mask = 16'h4000;
defparam \datamem|data_ram~3418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3431 (
// Equation(s):
// \datamem|data_ram~3431_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3418_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3418_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3431_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3431 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~965 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~965 .is_wysiwyg = "true";
defparam \datamem|data_ram~965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2261 (
// Equation(s):
// \datamem|data_ram~2261_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2260_combout  & ((\datamem|data_ram~965_q ))) # (!\datamem|data_ram~2260_combout  & (\datamem|data_ram~837_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2260_combout ))))

	.dataa(\datamem|data_ram~837_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2260_combout ),
	.datad(\datamem|data_ram~965_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2261_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2261 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3432 (
// Equation(s):
// \datamem|data_ram~3432_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3396_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3396_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3432_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3432 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~773 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~773 .is_wysiwyg = "true";
defparam \datamem|data_ram~773 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3404 (
// Equation(s):
// \datamem|data_ram~3404_combout  = (!\DataAdr~2_combout  & (!\DataAdr~3_combout  & (\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3404_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3404 .lut_mask = 16'h0010;
defparam \datamem|data_ram~3404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3433 (
// Equation(s):
// \datamem|data_ram~3433_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3404_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3404_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3433_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3433 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~645 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~645 .is_wysiwyg = "true";
defparam \datamem|data_ram~645 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3412 (
// Equation(s):
// \datamem|data_ram~3412_combout  = (!\DataAdr~2_combout  & (!\DataAdr~3_combout  & (!\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3412_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3412 .lut_mask = 16'h0001;
defparam \datamem|data_ram~3412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3434 (
// Equation(s):
// \datamem|data_ram~3434_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3412_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3412_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3434_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3434 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~517 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~517 .is_wysiwyg = "true";
defparam \datamem|data_ram~517 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2262 (
// Equation(s):
// \datamem|data_ram~2262_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~645_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~517_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~645_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~517_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2262_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2262 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3420 (
// Equation(s):
// \datamem|data_ram~3420_combout  = (!\DataAdr~2_combout  & (!\DataAdr~3_combout  & (\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3420_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3420 .lut_mask = 16'h1000;
defparam \datamem|data_ram~3420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3435 (
// Equation(s):
// \datamem|data_ram~3435_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3420_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3420_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3435_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3435 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~901 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~901 .is_wysiwyg = "true";
defparam \datamem|data_ram~901 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2263 (
// Equation(s):
// \datamem|data_ram~2263_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2262_combout  & ((\datamem|data_ram~901_q ))) # (!\datamem|data_ram~2262_combout  & (\datamem|data_ram~773_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2262_combout ))))

	.dataa(\datamem|data_ram~773_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2262_combout ),
	.datad(\datamem|data_ram~901_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2263_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2263 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2264 (
// Equation(s):
// \datamem|data_ram~2264_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2261_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2263_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2261_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2263_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2264_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2264 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3406 (
// Equation(s):
// \datamem|data_ram~3406_combout  = (\DataAdr~2_combout  & (\DataAdr~3_combout  & (\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3406_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3406 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3436 (
// Equation(s):
// \datamem|data_ram~3436_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3406_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3406_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3436_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3436 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~741 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~741 .is_wysiwyg = "true";
defparam \datamem|data_ram~741 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3398 (
// Equation(s):
// \datamem|data_ram~3398_combout  = (\DataAdr~2_combout  & (\DataAdr~3_combout  & (!\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3398_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3398 .lut_mask = 16'h0800;
defparam \datamem|data_ram~3398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3437 (
// Equation(s):
// \datamem|data_ram~3437_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3398_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3398_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3437_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3437 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~869 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~869 .is_wysiwyg = "true";
defparam \datamem|data_ram~869 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3414 (
// Equation(s):
// \datamem|data_ram~3414_combout  = (\DataAdr~2_combout  & (\DataAdr~3_combout  & (!\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3414_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3414 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3438 (
// Equation(s):
// \datamem|data_ram~3438_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3414_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3414_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3438_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3438 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~613 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~613 .is_wysiwyg = "true";
defparam \datamem|data_ram~613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2265 (
// Equation(s):
// \datamem|data_ram~2265_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~869_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~613_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~869_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~613_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2265_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2265 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3422 (
// Equation(s):
// \datamem|data_ram~3422_combout  = (\DataAdr~2_combout  & (\DataAdr~3_combout  & (\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3422_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3422 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3439 (
// Equation(s):
// \datamem|data_ram~3439_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3422_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3422_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3439_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3439 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~997 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~997 .is_wysiwyg = "true";
defparam \datamem|data_ram~997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2266 (
// Equation(s):
// \datamem|data_ram~2266_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2265_combout  & ((\datamem|data_ram~997_q ))) # (!\datamem|data_ram~2265_combout  & (\datamem|data_ram~741_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2265_combout ))))

	.dataa(\datamem|data_ram~741_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2265_combout ),
	.datad(\datamem|data_ram~997_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2266_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2266 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2267 (
// Equation(s):
// \datamem|data_ram~2267_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2264_combout  & ((\datamem|data_ram~2266_combout ))) # (!\datamem|data_ram~2264_combout  & (\datamem|data_ram~2259_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2264_combout ))))

	.dataa(\datamem|data_ram~2259_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2264_combout ),
	.datad(\datamem|data_ram~2266_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2267_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2267 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1349 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1349 .is_wysiwyg = "true";
defparam \datamem|data_ram~1349 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1317 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1317 .is_wysiwyg = "true";
defparam \datamem|data_ram~1317 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1285 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1285 .is_wysiwyg = "true";
defparam \datamem|data_ram~1285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2268 (
// Equation(s):
// \datamem|data_ram~2268_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1317_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1285_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1317_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1285_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2268_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2268 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3399 (
// Equation(s):
// \datamem|data_ram~3399_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3398_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3398_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3399_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3399 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1381 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1381 .is_wysiwyg = "true";
defparam \datamem|data_ram~1381 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2269 (
// Equation(s):
// \datamem|data_ram~2269_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2268_combout  & ((\datamem|data_ram~1381_q ))) # (!\datamem|data_ram~2268_combout  & (\datamem|data_ram~1349_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2268_combout 
// ))))

	.dataa(\datamem|data_ram~1349_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2268_combout ),
	.datad(\datamem|data_ram~1381_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2269_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2269 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3400 (
// Equation(s):
// \datamem|data_ram~3400_combout  = (\DataAdr~2_combout  & (!\DataAdr~3_combout  & (\DataAdr~4_combout  & !\DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3400_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3400 .lut_mask = 16'h0020;
defparam \datamem|data_ram~3400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3401 (
// Equation(s):
// \datamem|data_ram~3401_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3400_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3400_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3401_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3401 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1189 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1189 .is_wysiwyg = "true";
defparam \datamem|data_ram~1189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3403 (
// Equation(s):
// \datamem|data_ram~3403_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3402_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3402_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3403_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3403 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1221 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1221 .is_wysiwyg = "true";
defparam \datamem|data_ram~1221 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3405 (
// Equation(s):
// \datamem|data_ram~3405_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3404_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3404_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3405_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3405 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1157 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1157 .is_wysiwyg = "true";
defparam \datamem|data_ram~1157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2270 (
// Equation(s):
// \datamem|data_ram~2270_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1221_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1157_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1221_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1157_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2270_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2270 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3407 (
// Equation(s):
// \datamem|data_ram~3407_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3406_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3406_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3407_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3407 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3407 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1253 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1253 .is_wysiwyg = "true";
defparam \datamem|data_ram~1253 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2271 (
// Equation(s):
// \datamem|data_ram~2271_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2270_combout  & ((\datamem|data_ram~1253_q ))) # (!\datamem|data_ram~2270_combout  & (\datamem|data_ram~1189_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2270_combout 
// ))))

	.dataa(\datamem|data_ram~1189_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2270_combout ),
	.datad(\datamem|data_ram~1253_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2271_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2271 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3409 (
// Equation(s):
// \datamem|data_ram~3409_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3408_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3408_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3409_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3409 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1093 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1093 .is_wysiwyg = "true";
defparam \datamem|data_ram~1093 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3411 (
// Equation(s):
// \datamem|data_ram~3411_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3410_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3410_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3411_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3411 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1061 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1061 .is_wysiwyg = "true";
defparam \datamem|data_ram~1061 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3413 (
// Equation(s):
// \datamem|data_ram~3413_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3412_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3412_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3413_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3413 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1029 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1029 .is_wysiwyg = "true";
defparam \datamem|data_ram~1029 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2272 (
// Equation(s):
// \datamem|data_ram~2272_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1061_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1029_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1061_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1029_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2272_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2272 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3415 (
// Equation(s):
// \datamem|data_ram~3415_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3414_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3414_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3415_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3415 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1125 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1125 .is_wysiwyg = "true";
defparam \datamem|data_ram~1125 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2273 (
// Equation(s):
// \datamem|data_ram~2273_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2272_combout  & ((\datamem|data_ram~1125_q ))) # (!\datamem|data_ram~2272_combout  & (\datamem|data_ram~1093_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2272_combout 
// ))))

	.dataa(\datamem|data_ram~1093_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2272_combout ),
	.datad(\datamem|data_ram~1125_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2273_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2273 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2274 (
// Equation(s):
// \datamem|data_ram~2274_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2271_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2273_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2271_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2273_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2274_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2274 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3417 (
// Equation(s):
// \datamem|data_ram~3417_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3416_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3416_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3417_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3417 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1445 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1445 .is_wysiwyg = "true";
defparam \datamem|data_ram~1445 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3419 (
// Equation(s):
// \datamem|data_ram~3419_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3418_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3418_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3419_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3419 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1477 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1477 .is_wysiwyg = "true";
defparam \datamem|data_ram~1477 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3421 (
// Equation(s):
// \datamem|data_ram~3421_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3420_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3420_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3421_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3421 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1413 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1413 .is_wysiwyg = "true";
defparam \datamem|data_ram~1413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2275 (
// Equation(s):
// \datamem|data_ram~2275_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1477_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1413_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1477_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1413_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2275_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2275 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3423 (
// Equation(s):
// \datamem|data_ram~3423_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3422_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3422_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3423_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3423 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1509 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1509 .is_wysiwyg = "true";
defparam \datamem|data_ram~1509 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2276 (
// Equation(s):
// \datamem|data_ram~2276_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2275_combout  & ((\datamem|data_ram~1509_q ))) # (!\datamem|data_ram~2275_combout  & (\datamem|data_ram~1445_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2275_combout 
// ))))

	.dataa(\datamem|data_ram~1445_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2275_combout ),
	.datad(\datamem|data_ram~1509_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2276_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2276 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2277 (
// Equation(s):
// \datamem|data_ram~2277_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2274_combout  & ((\datamem|data_ram~2276_combout ))) # (!\datamem|data_ram~2274_combout  & (\datamem|data_ram~2269_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2274_combout ))))

	.dataa(\datamem|data_ram~2269_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2274_combout ),
	.datad(\datamem|data_ram~2276_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2277_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2277 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3440 (
// Equation(s):
// \datamem|data_ram~3440_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3402_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3402_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3440_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3440 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3440 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~197 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~197 .is_wysiwyg = "true";
defparam \datamem|data_ram~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3441 (
// Equation(s):
// \datamem|data_ram~3441_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3400_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3400_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3441_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3441 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~165 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~165 .is_wysiwyg = "true";
defparam \datamem|data_ram~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3442 (
// Equation(s):
// \datamem|data_ram~3442_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3404_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3404_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3442_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3442 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~133 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~133 .is_wysiwyg = "true";
defparam \datamem|data_ram~133 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2278 (
// Equation(s):
// \datamem|data_ram~2278_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~165_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~133_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~165_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~133_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2278_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2278 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3443 (
// Equation(s):
// \datamem|data_ram~3443_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3406_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3406_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3443_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3443 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~229 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~229 .is_wysiwyg = "true";
defparam \datamem|data_ram~229 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2279 (
// Equation(s):
// \datamem|data_ram~2279_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2278_combout  & ((\datamem|data_ram~229_q ))) # (!\datamem|data_ram~2278_combout  & (\datamem|data_ram~197_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2278_combout ))))

	.dataa(\datamem|data_ram~197_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2278_combout ),
	.datad(\datamem|data_ram~229_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2279_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2279 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3444 (
// Equation(s):
// \datamem|data_ram~3444_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3394_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3394_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3444_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3444 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~293 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~293 .is_wysiwyg = "true";
defparam \datamem|data_ram~293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3445 (
// Equation(s):
// \datamem|data_ram~3445_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3392_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3392_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3445_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3445 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~325 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~325 .is_wysiwyg = "true";
defparam \datamem|data_ram~325 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3446 (
// Equation(s):
// \datamem|data_ram~3446_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3396_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3396_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3446_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3446 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~261 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~261 .is_wysiwyg = "true";
defparam \datamem|data_ram~261 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2280 (
// Equation(s):
// \datamem|data_ram~2280_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~325_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~261_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~325_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~261_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2280_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2280 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3447 (
// Equation(s):
// \datamem|data_ram~3447_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3398_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3398_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3447_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3447 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3447 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~357 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~357 .is_wysiwyg = "true";
defparam \datamem|data_ram~357 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2281 (
// Equation(s):
// \datamem|data_ram~2281_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2280_combout  & ((\datamem|data_ram~357_q ))) # (!\datamem|data_ram~2280_combout  & (\datamem|data_ram~293_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2280_combout ))))

	.dataa(\datamem|data_ram~293_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2280_combout ),
	.datad(\datamem|data_ram~357_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2281_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2281 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3448 (
// Equation(s):
// \datamem|data_ram~3448_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3410_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3410_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3448_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3448 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~37 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~37 .is_wysiwyg = "true";
defparam \datamem|data_ram~37 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3449 (
// Equation(s):
// \datamem|data_ram~3449_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3408_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3408_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3449_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3449 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~69 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~69 .is_wysiwyg = "true";
defparam \datamem|data_ram~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3450 (
// Equation(s):
// \datamem|data_ram~3450_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3412_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3412_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3450_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3450 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3450 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~5 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~5 .is_wysiwyg = "true";
defparam \datamem|data_ram~5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2282 (
// Equation(s):
// \datamem|data_ram~2282_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~69_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~5_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~69_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~5_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2282_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2282 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3451 (
// Equation(s):
// \datamem|data_ram~3451_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3414_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3414_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3451_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3451 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~101 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~101 .is_wysiwyg = "true";
defparam \datamem|data_ram~101 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2283 (
// Equation(s):
// \datamem|data_ram~2283_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2282_combout  & ((\datamem|data_ram~101_q ))) # (!\datamem|data_ram~2282_combout  & (\datamem|data_ram~37_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2282_combout ))))

	.dataa(\datamem|data_ram~37_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2282_combout ),
	.datad(\datamem|data_ram~101_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2283_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2283 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2284 (
// Equation(s):
// \datamem|data_ram~2284_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2281_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2283_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2281_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2283_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2284_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2284 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3452 (
// Equation(s):
// \datamem|data_ram~3452_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3418_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3418_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3452_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3452 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~453 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~453 .is_wysiwyg = "true";
defparam \datamem|data_ram~453 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3453 (
// Equation(s):
// \datamem|data_ram~3453_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3416_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3416_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3453_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3453 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~421 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~421 .is_wysiwyg = "true";
defparam \datamem|data_ram~421 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3454 (
// Equation(s):
// \datamem|data_ram~3454_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3420_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3420_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3454_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3454 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~389 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~389 .is_wysiwyg = "true";
defparam \datamem|data_ram~389 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2285 (
// Equation(s):
// \datamem|data_ram~2285_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~421_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~389_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~421_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~389_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2285_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2285 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3455 (
// Equation(s):
// \datamem|data_ram~3455_combout  = (\MemWrite~0_combout  & (\datamem|data_ram~3422_combout  & (!\DataAdr~6_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\datamem|data_ram~3422_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3455_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3455 .lut_mask = 16'h0008;
defparam \datamem|data_ram~3455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~485 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~485 .is_wysiwyg = "true";
defparam \datamem|data_ram~485 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2286 (
// Equation(s):
// \datamem|data_ram~2286_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2285_combout  & ((\datamem|data_ram~485_q ))) # (!\datamem|data_ram~2285_combout  & (\datamem|data_ram~453_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2285_combout ))))

	.dataa(\datamem|data_ram~453_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2285_combout ),
	.datad(\datamem|data_ram~485_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2286_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2286 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2287 (
// Equation(s):
// \datamem|data_ram~2287_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2284_combout  & ((\datamem|data_ram~2286_combout ))) # (!\datamem|data_ram~2284_combout  & (\datamem|data_ram~2279_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2284_combout ))))

	.dataa(\datamem|data_ram~2279_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2284_combout ),
	.datad(\datamem|data_ram~2286_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2287_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2287 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2288 (
// Equation(s):
// \datamem|data_ram~2288_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2277_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2287_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2277_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2287_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2288_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2288 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3456 (
// Equation(s):
// \datamem|data_ram~3456_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3402_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3402_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3456_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3456 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1733 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1733 .is_wysiwyg = "true";
defparam \datamem|data_ram~1733 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3457 (
// Equation(s):
// \datamem|data_ram~3457_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3392_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3392_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3457_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3457 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3457 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1861 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1861 .is_wysiwyg = "true";
defparam \datamem|data_ram~1861 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3458 (
// Equation(s):
// \datamem|data_ram~3458_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3408_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3408_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3458_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3458 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1605 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1605 .is_wysiwyg = "true";
defparam \datamem|data_ram~1605 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2289 (
// Equation(s):
// \datamem|data_ram~2289_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1861_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1605_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1861_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1605_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2289_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2289 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3459 (
// Equation(s):
// \datamem|data_ram~3459_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3418_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3418_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3459_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3459 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1989 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1989 .is_wysiwyg = "true";
defparam \datamem|data_ram~1989 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2290 (
// Equation(s):
// \datamem|data_ram~2290_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2289_combout  & ((\datamem|data_ram~1989_q ))) # (!\datamem|data_ram~2289_combout  & (\datamem|data_ram~1733_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2289_combout 
// ))))

	.dataa(\datamem|data_ram~1733_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2289_combout ),
	.datad(\datamem|data_ram~1989_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2290_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2290 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3460 (
// Equation(s):
// \datamem|data_ram~3460_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3394_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3394_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3460_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3460 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3460 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1829 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1829 .is_wysiwyg = "true";
defparam \datamem|data_ram~1829 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3461 (
// Equation(s):
// \datamem|data_ram~3461_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3400_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3400_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3461_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3461 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1701 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1701 .is_wysiwyg = "true";
defparam \datamem|data_ram~1701 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3462 (
// Equation(s):
// \datamem|data_ram~3462_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3410_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3410_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3462_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3462 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1573 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1573 .is_wysiwyg = "true";
defparam \datamem|data_ram~1573 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2291 (
// Equation(s):
// \datamem|data_ram~2291_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1701_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1573_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1701_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1573_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2291_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2291 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3463 (
// Equation(s):
// \datamem|data_ram~3463_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3416_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3416_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3463_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3463 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1957 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1957 .is_wysiwyg = "true";
defparam \datamem|data_ram~1957 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2292 (
// Equation(s):
// \datamem|data_ram~2292_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2291_combout  & ((\datamem|data_ram~1957_q ))) # (!\datamem|data_ram~2291_combout  & (\datamem|data_ram~1829_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2291_combout 
// ))))

	.dataa(\datamem|data_ram~1829_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2291_combout ),
	.datad(\datamem|data_ram~1957_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2292_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2292 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3464 (
// Equation(s):
// \datamem|data_ram~3464_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3404_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3404_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3464_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3464 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1669 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1669 .is_wysiwyg = "true";
defparam \datamem|data_ram~1669 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3465 (
// Equation(s):
// \datamem|data_ram~3465_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3396_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3396_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3465_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3465 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1797 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1797 .is_wysiwyg = "true";
defparam \datamem|data_ram~1797 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3466 (
// Equation(s):
// \datamem|data_ram~3466_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3412_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3412_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3466_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3466 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3466 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1541 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1541 .is_wysiwyg = "true";
defparam \datamem|data_ram~1541 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2293 (
// Equation(s):
// \datamem|data_ram~2293_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1797_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1541_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1797_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1541_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2293_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2293 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3467 (
// Equation(s):
// \datamem|data_ram~3467_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3420_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3420_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3467_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3467 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3467 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1925 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1925 .is_wysiwyg = "true";
defparam \datamem|data_ram~1925 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2294 (
// Equation(s):
// \datamem|data_ram~2294_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2293_combout  & ((\datamem|data_ram~1925_q ))) # (!\datamem|data_ram~2293_combout  & (\datamem|data_ram~1669_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2293_combout 
// ))))

	.dataa(\datamem|data_ram~1669_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2293_combout ),
	.datad(\datamem|data_ram~1925_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2294_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2294 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2295 (
// Equation(s):
// \datamem|data_ram~2295_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2292_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2294_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2292_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2294_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2295_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2295 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3468 (
// Equation(s):
// \datamem|data_ram~3468_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3398_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3398_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3468_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3468 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1893 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1893 .is_wysiwyg = "true";
defparam \datamem|data_ram~1893 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3469 (
// Equation(s):
// \datamem|data_ram~3469_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3406_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3406_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3469_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3469 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1765 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1765 .is_wysiwyg = "true";
defparam \datamem|data_ram~1765 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3470 (
// Equation(s):
// \datamem|data_ram~3470_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3414_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3414_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3470_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3470 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1637 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1637 .is_wysiwyg = "true";
defparam \datamem|data_ram~1637 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2296 (
// Equation(s):
// \datamem|data_ram~2296_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1765_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1637_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1765_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1637_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2296_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2296 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3471 (
// Equation(s):
// \datamem|data_ram~3471_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\DataAdr~7_combout  & \datamem|data_ram~3422_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3422_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3471_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3471 .lut_mask = 16'h8000;
defparam \datamem|data_ram~3471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2021 (
	.clk(\clk~input_o ),
	.d(\WriteData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2021 .is_wysiwyg = "true";
defparam \datamem|data_ram~2021 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2297 (
// Equation(s):
// \datamem|data_ram~2297_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2296_combout  & ((\datamem|data_ram~2021_q ))) # (!\datamem|data_ram~2296_combout  & (\datamem|data_ram~1893_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2296_combout 
// ))))

	.dataa(\datamem|data_ram~1893_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2296_combout ),
	.datad(\datamem|data_ram~2021_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2297_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2297 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2298 (
// Equation(s):
// \datamem|data_ram~2298_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2295_combout  & ((\datamem|data_ram~2297_combout ))) # (!\datamem|data_ram~2295_combout  & (\datamem|data_ram~2290_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2295_combout ))))

	.dataa(\datamem|data_ram~2290_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2295_combout ),
	.datad(\datamem|data_ram~2297_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2298_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2298 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2299 (
// Equation(s):
// \datamem|data_ram~2299_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2288_combout  & ((\datamem|data_ram~2298_combout ))) # (!\datamem|data_ram~2288_combout  & (\datamem|data_ram~2267_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2288_combout ))))

	.dataa(\datamem|data_ram~2267_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2288_combout ),
	.datad(\datamem|data_ram~2298_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2299_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2299 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|ALUOp[1]~1 (
// Equation(s):
// \rvcpu|c|md|ALUOp[1]~1_combout  = (\instrmem|instr_ram~2_combout  & (!\instrmem|instr_ram~12_combout  & !\instrmem|instr_ram~7_combout ))

	.dataa(\instrmem|instr_ram~2_combout ),
	.datab(gnd),
	.datac(\instrmem|instr_ram~12_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|ALUOp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|ALUOp[1]~1 .lut_mask = 16'h000A;
defparam \rvcpu|c|md|ALUOp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[0]~0 (
// Equation(s):
// \rvcpu|dp|resultmux|y[0]~0_combout  = (\rvcpu|c|md|ALUOp[1]~1_combout  & (\rvcpu|c|md|WideOr5~21_combout  & (!\instrmem|instr_ram~5_combout  & !\instrmem|instr_ram~10_combout )))

	.dataa(\rvcpu|c|md|ALUOp[1]~1_combout ),
	.datab(\rvcpu|c|md|WideOr5~21_combout ),
	.datac(\instrmem|instr_ram~5_combout ),
	.datad(\instrmem|instr_ram~10_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[0]~0 .lut_mask = 16'h0008;
defparam \rvcpu|dp|resultmux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[5]~12 (
// Equation(s):
// \rvcpu|dp|resultmux|y[5]~12_combout  = (\datamem|data_ram~2299_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[5]~6_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2299_combout  & 
// (((\rvcpu|dp|pcadd4|sum[5]~6_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2299_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[5]~6_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[5]~12 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[0]~2 (
// Equation(s):
// \rvcpu|dp|resultmux|y[0]~2_combout  = (\rvcpu|c|md|WideOr5~21_combout  & ((\instrmem|instr_ram~5_combout ) # ((\instrmem|instr_ram~10_combout ) # (!\rvcpu|c|md|ALUOp[1]~1_combout ))))

	.dataa(\rvcpu|c|md|WideOr5~21_combout ),
	.datab(\instrmem|instr_ram~5_combout ),
	.datac(\instrmem|instr_ram~10_combout ),
	.datad(\rvcpu|c|md|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[0]~2 .lut_mask = 16'hA8AA;
defparam \rvcpu|dp|resultmux|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|ALUOp[1]~0 (
// Equation(s):
// \rvcpu|c|md|ALUOp[1]~0_combout  = (\instrmem|instr_ram~2_combout  & (\instrmem|instr_ram~10_combout  & (!\instrmem|instr_ram~12_combout  & !\instrmem|instr_ram~7_combout )))

	.dataa(\instrmem|instr_ram~2_combout ),
	.datab(\instrmem|instr_ram~10_combout ),
	.datac(\instrmem|instr_ram~12_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|ALUOp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|ALUOp[1]~0 .lut_mask = 16'h0008;
defparam \rvcpu|c|md|ALUOp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~55 (
// Equation(s):
// \instrmem|instr_ram~55_combout  = (!\rvcpu|dp|pcreg|q [9] & (!\rvcpu|dp|pcreg|q [8] & !\rvcpu|dp|pcreg|q [7]))

	.dataa(gnd),
	.datab(\rvcpu|dp|pcreg|q [9]),
	.datac(\rvcpu|dp|pcreg|q [8]),
	.datad(\rvcpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~55 .lut_mask = 16'h0003;
defparam \instrmem|instr_ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~25 (
// Equation(s):
// \instrmem|instr_ram~25_combout  = (\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [2] $ (((\rvcpu|dp|pcreg|q [5]))))) # (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] & (\rvcpu|dp|pcreg|q [2] $ (!\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~25 .lut_mask = 16'h6498;
defparam \instrmem|instr_ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~56 (
// Equation(s):
// \instrmem|instr_ram~56_combout  = (\instrmem|instr_ram~55_combout  & ((\instrmem|instr_ram~24_combout ) # ((\instrmem|instr_ram~25_combout  & !\rvcpu|dp|pcreg|q [6]))))

	.dataa(\instrmem|instr_ram~55_combout ),
	.datab(\instrmem|instr_ram~24_combout ),
	.datac(\instrmem|instr_ram~25_combout ),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~56 .lut_mask = 16'h88A8;
defparam \instrmem|instr_ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~28 (
// Equation(s):
// \instrmem|instr_ram~28_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~17_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~17_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~28_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~28 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|ALUControl[2]~2 (
// Equation(s):
// \rvcpu|c|ad|ALUControl[2]~2_combout  = (\rvcpu|c|md|ALUOp[1]~0_combout  & (\instrmem|instr_ram~56_combout  & (!\rvcpu|dp|pcreg|q [10] & !\instrmem|instr_ram~28_combout )))

	.dataa(\rvcpu|c|md|ALUOp[1]~0_combout ),
	.datab(\instrmem|instr_ram~56_combout ),
	.datac(\rvcpu|dp|pcreg|q [10]),
	.datad(\instrmem|instr_ram~28_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|ALUControl[2]~2 .lut_mask = 16'h0008;
defparam \rvcpu|c|ad|ALUControl[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[5]~13 (
// Equation(s):
// \rvcpu|dp|resultmux|y[5]~13_combout  = (\rvcpu|dp|resultmux|y[5]~12_combout ) # ((\rvcpu|dp|alu|Mux26~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[5]~12_combout ),
	.datab(\rvcpu|dp|alu|Mux26~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[5]~13 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~165 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~165 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1772 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1772_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~197_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~133_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~197_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~133_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1772_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1772 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1772 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1773 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1773_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1772_combout  & ((\rvcpu|dp|rf|reg_file_arr~229_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1772_combout  & (\rvcpu|dp|rf|reg_file_arr~165_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1772_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~165_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1772_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~229_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1773_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1773 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1773 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1774 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1774_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~37_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~5_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~37_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~5_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1774_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1774 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1774 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1775 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1775_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1774_combout  & ((\rvcpu|dp|rf|reg_file_arr~101_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1774_combout  & (\rvcpu|dp|rf|reg_file_arr~69_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1774_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~69_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1774_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~101_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1775_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1775 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1775 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[5]~26 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[5]~26_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1773_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1775_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1773_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1775_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[5]~26 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|WideOr3~3 (
// Equation(s):
// \rvcpu|c|md|WideOr3~3_combout  = (\rvcpu|c|md|WideOr3~2_combout  & (((\rvcpu|dp|pcreg|q [2]) # (!\instrmem|instr_ram~11_combout )) # (!\instrmem|instr_ram~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~11_combout ),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|c|md|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|WideOr3~3 .lut_mask = 16'hF700;
defparam \rvcpu|c|md|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[5]~26 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[5]~26_combout  = (\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1137_combout )))) # (!\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|rf|Equal1~2_combout  & ((\rvcpu|dp|rf|reg_file_arr~1147_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|Equal1~2_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1137_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1147_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[5]~26 .lut_mask = 16'hB1A0;
defparam \rvcpu|dp|srcbmux|y[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[5]~27 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[5]~27_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~39_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|srcbmux|y[5]~26_combout )))

	.dataa(\instrmem|instr_ram~39_combout ),
	.datab(\rvcpu|c|md|WideOr3~3_combout ),
	.datac(\rvcpu|dp|srcbmux|y[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[5]~27 .lut_mask = 16'hB8B8;
defparam \rvcpu|dp|srcbmux|y[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[4]~28 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[4]~28_combout  = (\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1117_combout )))) # (!\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|rf|Equal1~2_combout  & ((\rvcpu|dp|rf|reg_file_arr~1127_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|Equal1~2_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1117_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1127_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[4]~28 .lut_mask = 16'hB1A0;
defparam \rvcpu|dp|srcbmux|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[4]~29 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[4]~29_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[4]~7_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|srcbmux|y[4]~28_combout )))

	.dataa(\rvcpu|dp|ext|immext[4]~7_combout ),
	.datab(\rvcpu|c|md|WideOr3~3_combout ),
	.datac(\rvcpu|dp|srcbmux|y[4]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[4]~29 .lut_mask = 16'hB8B8;
defparam \rvcpu|dp|srcbmux|y[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[3]~30 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[3]~30_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[3]~9_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[3]~3_combout )))

	.dataa(\rvcpu|dp|ext|immext[3]~9_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[3]~3_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[3]~30 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[2]~31 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[2]~31_combout  = (\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1077_combout )))) # (!\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|rf|Equal1~2_combout  & ((\rvcpu|dp|rf|reg_file_arr~1087_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|Equal1~2_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1077_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1087_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[2]~31 .lut_mask = 16'hB1A0;
defparam \rvcpu|dp|srcbmux|y[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[2]~32 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[2]~32_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[2]~10_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|srcbmux|y[2]~31_combout )))

	.dataa(\rvcpu|dp|ext|immext[2]~10_combout ),
	.datab(\rvcpu|c|md|WideOr3~3_combout ),
	.datac(\rvcpu|dp|srcbmux|y[2]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[2]~32 .lut_mask = 16'hB8B8;
defparam \rvcpu|dp|srcbmux|y[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[1]~input (
	.i(Ext_WriteData[1]),
	.ibar(gnd),
	.o(\Ext_WriteData[1]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[1]~input .bus_hold = "false";
defparam \Ext_WriteData[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~673 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~673 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~673 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~545 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~545 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~545 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~929 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~929 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~929 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~801 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~801 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~801 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1048 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1048_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~929_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~801_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~929_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~801_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1048_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1048 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1048 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1049 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1049_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1048_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1048_combout  & (\rvcpu|dp|rf|reg_file_arr~673_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1048_combout  & ((\rvcpu|dp|rf|reg_file_arr~545_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~673_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~545_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1048_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1049_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1049 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1049 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~833 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~833 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~833 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~705 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~705 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~705 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~577 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~577 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1050 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1050_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~705_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~577_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~705_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~577_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1050_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1050 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1050 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~961 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~961 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1051 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1051_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1050_combout  & ((\rvcpu|dp|rf|reg_file_arr~961_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1050_combout  & (\rvcpu|dp|rf|reg_file_arr~833_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1050_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~833_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1050_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~961_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1051_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1051 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1051 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~769 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~769 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~769 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~641 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~641 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~641 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~513 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~513 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~513 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1052 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1052_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~641_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~513_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~641_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~513_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1052_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1052 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1052 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~897 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~897 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~897 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1053 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1053_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1052_combout  & ((\rvcpu|dp|rf|reg_file_arr~897_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1052_combout  & (\rvcpu|dp|rf|reg_file_arr~769_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1052_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~769_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1052_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~897_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1053_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1053 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1053 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1054 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1054_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1051_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1053_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1051_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1053_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1054_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1054 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1054 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~737 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~737 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~737 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~865 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~865 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~865 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~609 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~609 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1055 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1055_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~865_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~609_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~865_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~609_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1055_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1055 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1055 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~993 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~993 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1056 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1056_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1055_combout  & ((\rvcpu|dp|rf|reg_file_arr~993_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1055_combout  & (\rvcpu|dp|rf|reg_file_arr~737_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1055_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~737_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1055_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~993_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1056_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1056 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1056 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1057 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1057_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1054_combout  & ((\rvcpu|dp|rf|reg_file_arr~1056_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1054_combout  & (\rvcpu|dp|rf|reg_file_arr~1049_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1054_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1049_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1054_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1056_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1057_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1057 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1057 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~193 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~193 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~193 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~129 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~129 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~129 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1058 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1058_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~161_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~129_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~161_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~129_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1058_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1058 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1058 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~225 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~225 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~225 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1059 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1059_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1058_combout  & ((\rvcpu|dp|rf|reg_file_arr~225_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1058_combout  & (\rvcpu|dp|rf|reg_file_arr~193_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1058_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~193_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1058_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~225_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1059_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1059 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1059 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~289 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~289 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~289 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~321 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~321 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~321 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~257 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~257 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~257 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1060 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1060_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~321_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~257_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~321_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~257_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1060_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1060 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1060 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~353 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~353 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~353 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1061 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1061_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1060_combout  & ((\rvcpu|dp|rf|reg_file_arr~353_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1060_combout  & (\rvcpu|dp|rf|reg_file_arr~289_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1060_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~289_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1060_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~353_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1061_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1061 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1061 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~33 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~33 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~33 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~65 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~65 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~65 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1062 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1062_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~65_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~65_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1062_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1062 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1062 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~97 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~97 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~97 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1063 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1063_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1062_combout  & ((\rvcpu|dp|rf|reg_file_arr~97_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1062_combout  & (\rvcpu|dp|rf|reg_file_arr~33_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1062_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~33_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1062_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~97_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1063_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1063 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1063 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1064 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1064_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1061_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1063_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1061_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1063_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1064_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1064 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1064 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~449 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~449 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~449 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~417 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~417 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~417 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~385 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~385 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~385 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1065 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1065_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~417_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~385_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~417_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~385_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1065_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1065 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1065 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~481 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~481 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~481 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1066 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1066_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1065_combout  & ((\rvcpu|dp|rf|reg_file_arr~481_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1065_combout  & (\rvcpu|dp|rf|reg_file_arr~449_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1065_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~449_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1065_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~481_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1066_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1066 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1066 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1067 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1067_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1064_combout  & ((\rvcpu|dp|rf|reg_file_arr~1066_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1064_combout  & (\rvcpu|dp|rf|reg_file_arr~1059_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1064_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1059_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1064_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1066_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1067_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1067 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1067 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[1]~1 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[1]~1_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1057_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1067_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1057_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1067_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[1]~1 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~1 (
// Equation(s):
// \WriteData~1_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[1]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[1]~1_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[1]~1_combout ))))

	.dataa(\Ext_WriteData[1]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~1_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~1 .lut_mask = 16'hACCC;
defparam \WriteData~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~673 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~673 .is_wysiwyg = "true";
defparam \datamem|data_ram~673 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~801 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~801 .is_wysiwyg = "true";
defparam \datamem|data_ram~801 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~545 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~545 .is_wysiwyg = "true";
defparam \datamem|data_ram~545 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2090 (
// Equation(s):
// \datamem|data_ram~2090_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~801_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~545_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~801_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~545_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2090_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2090 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2090 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~929 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~929 .is_wysiwyg = "true";
defparam \datamem|data_ram~929 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2091 (
// Equation(s):
// \datamem|data_ram~2091_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2090_combout  & ((\datamem|data_ram~929_q ))) # (!\datamem|data_ram~2090_combout  & (\datamem|data_ram~673_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2090_combout ))))

	.dataa(\datamem|data_ram~673_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2090_combout ),
	.datad(\datamem|data_ram~929_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2091_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2091 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~833 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~833 .is_wysiwyg = "true";
defparam \datamem|data_ram~833 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~705 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~705 .is_wysiwyg = "true";
defparam \datamem|data_ram~705 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~577 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~577 .is_wysiwyg = "true";
defparam \datamem|data_ram~577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2092 (
// Equation(s):
// \datamem|data_ram~2092_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~705_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~577_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~705_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~577_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2092_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2092 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~961 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~961 .is_wysiwyg = "true";
defparam \datamem|data_ram~961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2093 (
// Equation(s):
// \datamem|data_ram~2093_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2092_combout  & ((\datamem|data_ram~961_q ))) # (!\datamem|data_ram~2092_combout  & (\datamem|data_ram~833_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2092_combout ))))

	.dataa(\datamem|data_ram~833_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2092_combout ),
	.datad(\datamem|data_ram~961_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2093_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2093 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2093 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~769 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~769 .is_wysiwyg = "true";
defparam \datamem|data_ram~769 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~641 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~641 .is_wysiwyg = "true";
defparam \datamem|data_ram~641 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~513 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~513 .is_wysiwyg = "true";
defparam \datamem|data_ram~513 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2094 (
// Equation(s):
// \datamem|data_ram~2094_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~641_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~513_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~641_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~513_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2094_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2094 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~897 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~897 .is_wysiwyg = "true";
defparam \datamem|data_ram~897 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2095 (
// Equation(s):
// \datamem|data_ram~2095_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2094_combout  & ((\datamem|data_ram~897_q ))) # (!\datamem|data_ram~2094_combout  & (\datamem|data_ram~769_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2094_combout ))))

	.dataa(\datamem|data_ram~769_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2094_combout ),
	.datad(\datamem|data_ram~897_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2095_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2095 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2095 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2096 (
// Equation(s):
// \datamem|data_ram~2096_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2093_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2095_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2093_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2095_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2096_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2096 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2096 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~737 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~737 .is_wysiwyg = "true";
defparam \datamem|data_ram~737 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~865 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~865 .is_wysiwyg = "true";
defparam \datamem|data_ram~865 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~609 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~609 .is_wysiwyg = "true";
defparam \datamem|data_ram~609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2097 (
// Equation(s):
// \datamem|data_ram~2097_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~865_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~609_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~865_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~609_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2097_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2097 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2097 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~993 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~993 .is_wysiwyg = "true";
defparam \datamem|data_ram~993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2098 (
// Equation(s):
// \datamem|data_ram~2098_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2097_combout  & ((\datamem|data_ram~993_q ))) # (!\datamem|data_ram~2097_combout  & (\datamem|data_ram~737_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2097_combout ))))

	.dataa(\datamem|data_ram~737_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2097_combout ),
	.datad(\datamem|data_ram~993_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2098_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2098 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2098 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2099 (
// Equation(s):
// \datamem|data_ram~2099_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2096_combout  & ((\datamem|data_ram~2098_combout ))) # (!\datamem|data_ram~2096_combout  & (\datamem|data_ram~2091_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2096_combout ))))

	.dataa(\datamem|data_ram~2091_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2096_combout ),
	.datad(\datamem|data_ram~2098_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2099_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2099 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1345 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1345 .is_wysiwyg = "true";
defparam \datamem|data_ram~1345 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1313 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1313 .is_wysiwyg = "true";
defparam \datamem|data_ram~1313 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1281 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1281 .is_wysiwyg = "true";
defparam \datamem|data_ram~1281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2100 (
// Equation(s):
// \datamem|data_ram~2100_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1313_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1281_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1313_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1281_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2100_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2100 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1377 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1377 .is_wysiwyg = "true";
defparam \datamem|data_ram~1377 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2101 (
// Equation(s):
// \datamem|data_ram~2101_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2100_combout  & ((\datamem|data_ram~1377_q ))) # (!\datamem|data_ram~2100_combout  & (\datamem|data_ram~1345_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2100_combout 
// ))))

	.dataa(\datamem|data_ram~1345_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2100_combout ),
	.datad(\datamem|data_ram~1377_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2101_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2101 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1185 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1185 .is_wysiwyg = "true";
defparam \datamem|data_ram~1185 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1217 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1217 .is_wysiwyg = "true";
defparam \datamem|data_ram~1217 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1153 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1153 .is_wysiwyg = "true";
defparam \datamem|data_ram~1153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2102 (
// Equation(s):
// \datamem|data_ram~2102_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1217_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1153_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1217_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1153_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2102_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2102 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1249 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1249 .is_wysiwyg = "true";
defparam \datamem|data_ram~1249 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2103 (
// Equation(s):
// \datamem|data_ram~2103_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2102_combout  & ((\datamem|data_ram~1249_q ))) # (!\datamem|data_ram~2102_combout  & (\datamem|data_ram~1185_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2102_combout 
// ))))

	.dataa(\datamem|data_ram~1185_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2102_combout ),
	.datad(\datamem|data_ram~1249_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2103_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2103 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1089 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1089 .is_wysiwyg = "true";
defparam \datamem|data_ram~1089 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1057 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1057 .is_wysiwyg = "true";
defparam \datamem|data_ram~1057 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1025 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1025 .is_wysiwyg = "true";
defparam \datamem|data_ram~1025 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2104 (
// Equation(s):
// \datamem|data_ram~2104_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1057_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1025_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1057_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1025_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2104_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2104 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1121 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1121 .is_wysiwyg = "true";
defparam \datamem|data_ram~1121 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2105 (
// Equation(s):
// \datamem|data_ram~2105_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2104_combout  & ((\datamem|data_ram~1121_q ))) # (!\datamem|data_ram~2104_combout  & (\datamem|data_ram~1089_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2104_combout 
// ))))

	.dataa(\datamem|data_ram~1089_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2104_combout ),
	.datad(\datamem|data_ram~1121_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2105_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2105 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2106 (
// Equation(s):
// \datamem|data_ram~2106_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2103_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2105_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2103_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2105_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2106_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2106 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1441 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1441 .is_wysiwyg = "true";
defparam \datamem|data_ram~1441 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1473 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1473 .is_wysiwyg = "true";
defparam \datamem|data_ram~1473 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1409 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1409 .is_wysiwyg = "true";
defparam \datamem|data_ram~1409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2107 (
// Equation(s):
// \datamem|data_ram~2107_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1473_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1409_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1473_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1409_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2107_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2107 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1505 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1505 .is_wysiwyg = "true";
defparam \datamem|data_ram~1505 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2108 (
// Equation(s):
// \datamem|data_ram~2108_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2107_combout  & ((\datamem|data_ram~1505_q ))) # (!\datamem|data_ram~2107_combout  & (\datamem|data_ram~1441_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2107_combout 
// ))))

	.dataa(\datamem|data_ram~1441_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2107_combout ),
	.datad(\datamem|data_ram~1505_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2108_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2108 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2109 (
// Equation(s):
// \datamem|data_ram~2109_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2106_combout  & ((\datamem|data_ram~2108_combout ))) # (!\datamem|data_ram~2106_combout  & (\datamem|data_ram~2101_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2106_combout ))))

	.dataa(\datamem|data_ram~2101_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2106_combout ),
	.datad(\datamem|data_ram~2108_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2109_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2109 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~193 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~193 .is_wysiwyg = "true";
defparam \datamem|data_ram~193 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~161 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~161 .is_wysiwyg = "true";
defparam \datamem|data_ram~161 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~129 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~129 .is_wysiwyg = "true";
defparam \datamem|data_ram~129 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2110 (
// Equation(s):
// \datamem|data_ram~2110_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~161_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~129_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~161_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~129_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2110_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2110 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~225 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~225 .is_wysiwyg = "true";
defparam \datamem|data_ram~225 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2111 (
// Equation(s):
// \datamem|data_ram~2111_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2110_combout  & ((\datamem|data_ram~225_q ))) # (!\datamem|data_ram~2110_combout  & (\datamem|data_ram~193_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2110_combout ))))

	.dataa(\datamem|data_ram~193_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2110_combout ),
	.datad(\datamem|data_ram~225_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2111_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2111 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~289 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~289 .is_wysiwyg = "true";
defparam \datamem|data_ram~289 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~321 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~321 .is_wysiwyg = "true";
defparam \datamem|data_ram~321 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~257 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~257 .is_wysiwyg = "true";
defparam \datamem|data_ram~257 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2112 (
// Equation(s):
// \datamem|data_ram~2112_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~321_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~257_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~321_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~257_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2112_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2112 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~353 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~353 .is_wysiwyg = "true";
defparam \datamem|data_ram~353 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2113 (
// Equation(s):
// \datamem|data_ram~2113_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2112_combout  & ((\datamem|data_ram~353_q ))) # (!\datamem|data_ram~2112_combout  & (\datamem|data_ram~289_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2112_combout ))))

	.dataa(\datamem|data_ram~289_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2112_combout ),
	.datad(\datamem|data_ram~353_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2113_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2113 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~33 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~33 .is_wysiwyg = "true";
defparam \datamem|data_ram~33 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~65 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~65 .is_wysiwyg = "true";
defparam \datamem|data_ram~65 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1 .is_wysiwyg = "true";
defparam \datamem|data_ram~1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2114 (
// Equation(s):
// \datamem|data_ram~2114_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~65_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~65_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2114_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2114 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~97 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~97 .is_wysiwyg = "true";
defparam \datamem|data_ram~97 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2115 (
// Equation(s):
// \datamem|data_ram~2115_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2114_combout  & ((\datamem|data_ram~97_q ))) # (!\datamem|data_ram~2114_combout  & (\datamem|data_ram~33_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2114_combout ))))

	.dataa(\datamem|data_ram~33_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2114_combout ),
	.datad(\datamem|data_ram~97_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2115_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2115 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2116 (
// Equation(s):
// \datamem|data_ram~2116_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2113_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2115_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2113_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2115_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2116_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2116 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~449 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~449 .is_wysiwyg = "true";
defparam \datamem|data_ram~449 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~417 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~417 .is_wysiwyg = "true";
defparam \datamem|data_ram~417 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~385 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~385 .is_wysiwyg = "true";
defparam \datamem|data_ram~385 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2117 (
// Equation(s):
// \datamem|data_ram~2117_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~417_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~385_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~417_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~385_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2117_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2117 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~481 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~481 .is_wysiwyg = "true";
defparam \datamem|data_ram~481 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2118 (
// Equation(s):
// \datamem|data_ram~2118_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2117_combout  & ((\datamem|data_ram~481_q ))) # (!\datamem|data_ram~2117_combout  & (\datamem|data_ram~449_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2117_combout ))))

	.dataa(\datamem|data_ram~449_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2117_combout ),
	.datad(\datamem|data_ram~481_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2118_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2118 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2119 (
// Equation(s):
// \datamem|data_ram~2119_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2116_combout  & ((\datamem|data_ram~2118_combout ))) # (!\datamem|data_ram~2116_combout  & (\datamem|data_ram~2111_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2116_combout ))))

	.dataa(\datamem|data_ram~2111_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2116_combout ),
	.datad(\datamem|data_ram~2118_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2119_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2119 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2120 (
// Equation(s):
// \datamem|data_ram~2120_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2109_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2119_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2109_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2119_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2120_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2120 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1729 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1729 .is_wysiwyg = "true";
defparam \datamem|data_ram~1729 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1857 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1857 .is_wysiwyg = "true";
defparam \datamem|data_ram~1857 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1601 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1601 .is_wysiwyg = "true";
defparam \datamem|data_ram~1601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2121 (
// Equation(s):
// \datamem|data_ram~2121_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1857_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1601_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1857_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1601_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2121_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2121 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1985 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1985 .is_wysiwyg = "true";
defparam \datamem|data_ram~1985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2122 (
// Equation(s):
// \datamem|data_ram~2122_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2121_combout  & ((\datamem|data_ram~1985_q ))) # (!\datamem|data_ram~2121_combout  & (\datamem|data_ram~1729_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2121_combout 
// ))))

	.dataa(\datamem|data_ram~1729_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2121_combout ),
	.datad(\datamem|data_ram~1985_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2122_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2122 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1825 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1825 .is_wysiwyg = "true";
defparam \datamem|data_ram~1825 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1697 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1697 .is_wysiwyg = "true";
defparam \datamem|data_ram~1697 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1569 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1569 .is_wysiwyg = "true";
defparam \datamem|data_ram~1569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2123 (
// Equation(s):
// \datamem|data_ram~2123_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1697_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1569_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1697_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1569_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2123_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2123 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1953 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1953 .is_wysiwyg = "true";
defparam \datamem|data_ram~1953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2124 (
// Equation(s):
// \datamem|data_ram~2124_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2123_combout  & ((\datamem|data_ram~1953_q ))) # (!\datamem|data_ram~2123_combout  & (\datamem|data_ram~1825_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2123_combout 
// ))))

	.dataa(\datamem|data_ram~1825_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2123_combout ),
	.datad(\datamem|data_ram~1953_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2124_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2124 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1665 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1665 .is_wysiwyg = "true";
defparam \datamem|data_ram~1665 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1793 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1793 .is_wysiwyg = "true";
defparam \datamem|data_ram~1793 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1537 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1537 .is_wysiwyg = "true";
defparam \datamem|data_ram~1537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2125 (
// Equation(s):
// \datamem|data_ram~2125_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1793_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1537_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1793_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1537_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2125_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2125 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1921 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1921 .is_wysiwyg = "true";
defparam \datamem|data_ram~1921 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2126 (
// Equation(s):
// \datamem|data_ram~2126_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2125_combout  & ((\datamem|data_ram~1921_q ))) # (!\datamem|data_ram~2125_combout  & (\datamem|data_ram~1665_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2125_combout 
// ))))

	.dataa(\datamem|data_ram~1665_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2125_combout ),
	.datad(\datamem|data_ram~1921_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2126_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2126 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2127 (
// Equation(s):
// \datamem|data_ram~2127_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2124_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2126_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2124_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2126_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2127_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2127 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1889 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1889 .is_wysiwyg = "true";
defparam \datamem|data_ram~1889 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1761 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1761 .is_wysiwyg = "true";
defparam \datamem|data_ram~1761 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1633 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1633 .is_wysiwyg = "true";
defparam \datamem|data_ram~1633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2128 (
// Equation(s):
// \datamem|data_ram~2128_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1761_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1633_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1761_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1633_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2128_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2128 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2017 (
	.clk(\clk~input_o ),
	.d(\WriteData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2017 .is_wysiwyg = "true";
defparam \datamem|data_ram~2017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2129 (
// Equation(s):
// \datamem|data_ram~2129_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2128_combout  & ((\datamem|data_ram~2017_q ))) # (!\datamem|data_ram~2128_combout  & (\datamem|data_ram~1889_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2128_combout 
// ))))

	.dataa(\datamem|data_ram~1889_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2128_combout ),
	.datad(\datamem|data_ram~2017_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2129_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2129 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2130 (
// Equation(s):
// \datamem|data_ram~2130_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2127_combout  & ((\datamem|data_ram~2129_combout ))) # (!\datamem|data_ram~2127_combout  & (\datamem|data_ram~2122_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2127_combout ))))

	.dataa(\datamem|data_ram~2122_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2127_combout ),
	.datad(\datamem|data_ram~2129_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2130_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2130 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2131 (
// Equation(s):
// \datamem|data_ram~2131_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2120_combout  & ((\datamem|data_ram~2130_combout ))) # (!\datamem|data_ram~2120_combout  & (\datamem|data_ram~2099_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2120_combout ))))

	.dataa(\datamem|data_ram~2099_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2120_combout ),
	.datad(\datamem|data_ram~2130_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2131_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2131 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[1]~4 (
// Equation(s):
// \rvcpu|dp|resultmux|y[1]~4_combout  = (\datamem|data_ram~2131_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcreg|q [1] & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2131_combout  & (((\rvcpu|dp|pcreg|q [1] & 
// !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2131_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcreg|q [1]),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[1]~4 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[1]~33 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[1]~33_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[1]~11_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[1]~1_combout )))

	.dataa(\rvcpu|dp|ext|immext[1]~11_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[1]~1_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[1]~33 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[0]~input (
	.i(Ext_WriteData[0]),
	.ibar(gnd),
	.o(\Ext_WriteData[0]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[0]~input .bus_hold = "false";
defparam \Ext_WriteData[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~704 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~704 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~704 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~576 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~576 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~576 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~960 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~960 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~960 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~832 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~832 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~832 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1028 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1028_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~960_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~832_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~960_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~832_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1028_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1028 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1028 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1029 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1029_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1028_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1028_combout  & (\rvcpu|dp|rf|reg_file_arr~704_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1028_combout  & ((\rvcpu|dp|rf|reg_file_arr~576_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~704_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~576_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1028_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1029_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1029 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1029 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~800 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~800 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~800 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~672 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~672 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~672 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~544 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~544 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1030 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1030_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~672_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~544_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~672_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~544_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1030_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1030 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1030 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~928 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~928 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~928 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1031 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1031_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1030_combout  & ((\rvcpu|dp|rf|reg_file_arr~928_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1030_combout  & (\rvcpu|dp|rf|reg_file_arr~800_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1030_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~800_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1030_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~928_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1031_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1031 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1031 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~640 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~640 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~640 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~512 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~512 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~512 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~896 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~896 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~896 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~768 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~768 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~768 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1032 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1032_combout  = (\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~896_q )) # (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~768_q ))))) # 
// (!\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~896_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~768_q ),
	.datad(\instrmem|instr_ram~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1032_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1032 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1032 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1033 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1033_combout  = (\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1032_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1032_combout  & (\rvcpu|dp|rf|reg_file_arr~640_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1032_combout  & ((\rvcpu|dp|rf|reg_file_arr~512_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~640_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~512_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1032_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1033_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1033 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1033 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1034 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1034_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1031_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1033_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1031_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1033_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1034_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1034 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1034 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~864 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~864 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~864 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~736 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~736 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~736 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~608 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~608 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1035 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1035_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~736_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~608_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~736_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~608_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1035_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1035 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1035 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~992 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~992 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1036 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1036_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1035_combout  & ((\rvcpu|dp|rf|reg_file_arr~992_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1035_combout  & (\rvcpu|dp|rf|reg_file_arr~864_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1035_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~864_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1035_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~992_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1036_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1036 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1036 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1037 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1037_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1034_combout  & ((\rvcpu|dp|rf|reg_file_arr~1036_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1034_combout  & (\rvcpu|dp|rf|reg_file_arr~1029_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1034_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1029_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1034_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1036_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1037_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1037 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1037 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~320 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~320 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~320 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~288 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~288 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~288 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~256 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~256 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~256 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1038 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1038_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~288_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~256_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~288_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~256_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1038_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1038 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1038 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~352 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~352 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~352 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1039 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1039_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1038_combout  & ((\rvcpu|dp|rf|reg_file_arr~352_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1038_combout  & (\rvcpu|dp|rf|reg_file_arr~320_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1038_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~320_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1038_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~352_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1039_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1039 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1039 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~192 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~192 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~192 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~128 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~128 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~128 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1040 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1040_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~192_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~128_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~192_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~128_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1040_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1040 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1040 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~224 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~224 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~224 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1041 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1041_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1040_combout  & ((\rvcpu|dp|rf|reg_file_arr~224_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1040_combout  & (\rvcpu|dp|rf|reg_file_arr~160_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1040_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~160_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1040_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~224_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1041_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1041 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1041 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~64 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~64 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~64 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~32 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~32 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~32 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~0 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~0 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1042 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1042_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~32_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~0_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~32_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~0_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1042_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1042 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1042 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~96 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~96 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~96 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1043 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1043_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1042_combout  & ((\rvcpu|dp|rf|reg_file_arr~96_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1042_combout  & (\rvcpu|dp|rf|reg_file_arr~64_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1042_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~64_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1042_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~96_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1043_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1043 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1043 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1044 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1044_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1041_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1043_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1041_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1043_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1044_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1044 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1044 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~416 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~416 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~416 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~384 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~384 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~384 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~480 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~480 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~480 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~448 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~448 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~448 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1045 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1045_combout  = (\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~480_q )) # (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~448_q ))))) # 
// (!\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~480_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~448_q ),
	.datad(\instrmem|instr_ram~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1045_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1045 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1045 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1046 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1046_combout  = (\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1045_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1045_combout  & (\rvcpu|dp|rf|reg_file_arr~416_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1045_combout  & ((\rvcpu|dp|rf|reg_file_arr~384_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~416_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~384_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1045_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1046_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1046 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1046 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1047 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1047_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1044_combout  & ((\rvcpu|dp|rf|reg_file_arr~1046_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1044_combout  & (\rvcpu|dp|rf|reg_file_arr~1039_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1044_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1039_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1044_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1046_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1047_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1047 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1047 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[0]~0 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[0]~0_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1037_combout )) # (!\instrmem|instr_ram~23_combout  & (((\rvcpu|dp|rf|reg_file_arr~1047_combout  & !\rvcpu|dp|rf|Equal1~2_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1037_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1047_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[0]~0 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|rf|rd_data2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~0 (
// Equation(s):
// \WriteData~0_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[0]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[0]~0_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[0]~0_combout ))))

	.dataa(\Ext_WriteData[0]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[0]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~0_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~0 .lut_mask = 16'hACCC;
defparam \WriteData~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1344 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1344 .is_wysiwyg = "true";
defparam \datamem|data_ram~1344 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1312 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1312 .is_wysiwyg = "true";
defparam \datamem|data_ram~1312 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1280 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1280 .is_wysiwyg = "true";
defparam \datamem|data_ram~1280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2048 (
// Equation(s):
// \datamem|data_ram~2048_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1312_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1280_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1312_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1280_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2048_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2048 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2048 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1376 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1376 .is_wysiwyg = "true";
defparam \datamem|data_ram~1376 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2049 (
// Equation(s):
// \datamem|data_ram~2049_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2048_combout  & ((\datamem|data_ram~1376_q ))) # (!\datamem|data_ram~2048_combout  & (\datamem|data_ram~1344_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2048_combout 
// ))))

	.dataa(\datamem|data_ram~1344_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2048_combout ),
	.datad(\datamem|data_ram~1376_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2049_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2049 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2049 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1184 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1184 .is_wysiwyg = "true";
defparam \datamem|data_ram~1184 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1216 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1216 .is_wysiwyg = "true";
defparam \datamem|data_ram~1216 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1152 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1152 .is_wysiwyg = "true";
defparam \datamem|data_ram~1152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2050 (
// Equation(s):
// \datamem|data_ram~2050_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1216_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1152_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1216_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1152_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2050_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2050 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2050 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1248 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1248 .is_wysiwyg = "true";
defparam \datamem|data_ram~1248 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2051 (
// Equation(s):
// \datamem|data_ram~2051_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2050_combout  & ((\datamem|data_ram~1248_q ))) # (!\datamem|data_ram~2050_combout  & (\datamem|data_ram~1184_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2050_combout 
// ))))

	.dataa(\datamem|data_ram~1184_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2050_combout ),
	.datad(\datamem|data_ram~1248_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2051_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2051 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2051 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1088 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1088 .is_wysiwyg = "true";
defparam \datamem|data_ram~1088 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1056 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1056 .is_wysiwyg = "true";
defparam \datamem|data_ram~1056 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1024 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1024 .is_wysiwyg = "true";
defparam \datamem|data_ram~1024 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2052 (
// Equation(s):
// \datamem|data_ram~2052_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1056_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1024_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1056_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1024_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2052_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2052 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2052 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1120 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1120 .is_wysiwyg = "true";
defparam \datamem|data_ram~1120 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2053 (
// Equation(s):
// \datamem|data_ram~2053_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2052_combout  & ((\datamem|data_ram~1120_q ))) # (!\datamem|data_ram~2052_combout  & (\datamem|data_ram~1088_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2052_combout 
// ))))

	.dataa(\datamem|data_ram~1088_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2052_combout ),
	.datad(\datamem|data_ram~1120_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2053_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2053 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2053 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2054 (
// Equation(s):
// \datamem|data_ram~2054_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2051_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2053_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2051_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2053_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2054_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2054 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2054 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1440 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1440 .is_wysiwyg = "true";
defparam \datamem|data_ram~1440 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1472 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1472 .is_wysiwyg = "true";
defparam \datamem|data_ram~1472 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1408 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1408 .is_wysiwyg = "true";
defparam \datamem|data_ram~1408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2055 (
// Equation(s):
// \datamem|data_ram~2055_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1472_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1408_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1472_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1408_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2055_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2055 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2055 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1504 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1504 .is_wysiwyg = "true";
defparam \datamem|data_ram~1504 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2056 (
// Equation(s):
// \datamem|data_ram~2056_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2055_combout  & ((\datamem|data_ram~1504_q ))) # (!\datamem|data_ram~2055_combout  & (\datamem|data_ram~1440_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2055_combout 
// ))))

	.dataa(\datamem|data_ram~1440_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2055_combout ),
	.datad(\datamem|data_ram~1504_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2056_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2056 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2056 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2057 (
// Equation(s):
// \datamem|data_ram~2057_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2054_combout  & ((\datamem|data_ram~2056_combout ))) # (!\datamem|data_ram~2054_combout  & (\datamem|data_ram~2049_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2054_combout ))))

	.dataa(\datamem|data_ram~2049_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2054_combout ),
	.datad(\datamem|data_ram~2056_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2057_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2057 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2057 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~672 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~672 .is_wysiwyg = "true";
defparam \datamem|data_ram~672 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~800 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~800 .is_wysiwyg = "true";
defparam \datamem|data_ram~800 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~544 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~544 .is_wysiwyg = "true";
defparam \datamem|data_ram~544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2058 (
// Equation(s):
// \datamem|data_ram~2058_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~800_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~544_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~800_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~544_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2058_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2058 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2058 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~928 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~928 .is_wysiwyg = "true";
defparam \datamem|data_ram~928 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2059 (
// Equation(s):
// \datamem|data_ram~2059_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2058_combout  & ((\datamem|data_ram~928_q ))) # (!\datamem|data_ram~2058_combout  & (\datamem|data_ram~672_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2058_combout ))))

	.dataa(\datamem|data_ram~672_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2058_combout ),
	.datad(\datamem|data_ram~928_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2059_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2059 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2059 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~832 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~832 .is_wysiwyg = "true";
defparam \datamem|data_ram~832 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~704 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~704 .is_wysiwyg = "true";
defparam \datamem|data_ram~704 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~576 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~576 .is_wysiwyg = "true";
defparam \datamem|data_ram~576 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2060 (
// Equation(s):
// \datamem|data_ram~2060_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~704_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~576_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~704_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~576_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2060_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2060 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2060 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~960 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~960 .is_wysiwyg = "true";
defparam \datamem|data_ram~960 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2061 (
// Equation(s):
// \datamem|data_ram~2061_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2060_combout  & ((\datamem|data_ram~960_q ))) # (!\datamem|data_ram~2060_combout  & (\datamem|data_ram~832_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2060_combout ))))

	.dataa(\datamem|data_ram~832_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2060_combout ),
	.datad(\datamem|data_ram~960_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2061_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2061 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2061 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~768 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~768 .is_wysiwyg = "true";
defparam \datamem|data_ram~768 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~640 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~640 .is_wysiwyg = "true";
defparam \datamem|data_ram~640 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~512 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~512 .is_wysiwyg = "true";
defparam \datamem|data_ram~512 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2062 (
// Equation(s):
// \datamem|data_ram~2062_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~640_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~512_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~640_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~512_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2062_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2062 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2062 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~896 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~896 .is_wysiwyg = "true";
defparam \datamem|data_ram~896 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2063 (
// Equation(s):
// \datamem|data_ram~2063_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2062_combout  & ((\datamem|data_ram~896_q ))) # (!\datamem|data_ram~2062_combout  & (\datamem|data_ram~768_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2062_combout ))))

	.dataa(\datamem|data_ram~768_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2062_combout ),
	.datad(\datamem|data_ram~896_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2063_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2063 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2063 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2064 (
// Equation(s):
// \datamem|data_ram~2064_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2061_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2063_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2061_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2063_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2064_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2064 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2064 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~736 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~736 .is_wysiwyg = "true";
defparam \datamem|data_ram~736 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~864 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~864 .is_wysiwyg = "true";
defparam \datamem|data_ram~864 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~608 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~608 .is_wysiwyg = "true";
defparam \datamem|data_ram~608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2065 (
// Equation(s):
// \datamem|data_ram~2065_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~864_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~608_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~864_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~608_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2065_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2065 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2065 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~992 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~992 .is_wysiwyg = "true";
defparam \datamem|data_ram~992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2066 (
// Equation(s):
// \datamem|data_ram~2066_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2065_combout  & ((\datamem|data_ram~992_q ))) # (!\datamem|data_ram~2065_combout  & (\datamem|data_ram~736_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2065_combout ))))

	.dataa(\datamem|data_ram~736_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2065_combout ),
	.datad(\datamem|data_ram~992_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2066_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2066 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2066 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2067 (
// Equation(s):
// \datamem|data_ram~2067_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2064_combout  & ((\datamem|data_ram~2066_combout ))) # (!\datamem|data_ram~2064_combout  & (\datamem|data_ram~2059_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2064_combout ))))

	.dataa(\datamem|data_ram~2059_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2064_combout ),
	.datad(\datamem|data_ram~2066_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2067_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2067 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2067 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~192 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~192 .is_wysiwyg = "true";
defparam \datamem|data_ram~192 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~160 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~160 .is_wysiwyg = "true";
defparam \datamem|data_ram~160 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~128 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~128 .is_wysiwyg = "true";
defparam \datamem|data_ram~128 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2068 (
// Equation(s):
// \datamem|data_ram~2068_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~160_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~128_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~160_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~128_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2068_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2068 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2068 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~224 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~224 .is_wysiwyg = "true";
defparam \datamem|data_ram~224 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2069 (
// Equation(s):
// \datamem|data_ram~2069_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2068_combout  & ((\datamem|data_ram~224_q ))) # (!\datamem|data_ram~2068_combout  & (\datamem|data_ram~192_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2068_combout ))))

	.dataa(\datamem|data_ram~192_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2068_combout ),
	.datad(\datamem|data_ram~224_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2069_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2069 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2069 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~288 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~288 .is_wysiwyg = "true";
defparam \datamem|data_ram~288 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~320 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~320 .is_wysiwyg = "true";
defparam \datamem|data_ram~320 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~256 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~256 .is_wysiwyg = "true";
defparam \datamem|data_ram~256 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2070 (
// Equation(s):
// \datamem|data_ram~2070_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~320_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~256_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~320_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~256_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2070_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2070 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2070 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~352 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~352 .is_wysiwyg = "true";
defparam \datamem|data_ram~352 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2071 (
// Equation(s):
// \datamem|data_ram~2071_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2070_combout  & ((\datamem|data_ram~352_q ))) # (!\datamem|data_ram~2070_combout  & (\datamem|data_ram~288_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2070_combout ))))

	.dataa(\datamem|data_ram~288_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2070_combout ),
	.datad(\datamem|data_ram~352_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2071_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2071 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2071 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~32 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~32 .is_wysiwyg = "true";
defparam \datamem|data_ram~32 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~64 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~64 .is_wysiwyg = "true";
defparam \datamem|data_ram~64 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~0 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~0 .is_wysiwyg = "true";
defparam \datamem|data_ram~0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2072 (
// Equation(s):
// \datamem|data_ram~2072_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~64_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~0_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~64_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~0_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2072_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2072 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2072 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~96 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~96 .is_wysiwyg = "true";
defparam \datamem|data_ram~96 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2073 (
// Equation(s):
// \datamem|data_ram~2073_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2072_combout  & ((\datamem|data_ram~96_q ))) # (!\datamem|data_ram~2072_combout  & (\datamem|data_ram~32_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2072_combout ))))

	.dataa(\datamem|data_ram~32_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2072_combout ),
	.datad(\datamem|data_ram~96_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2073_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2073 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2073 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2074 (
// Equation(s):
// \datamem|data_ram~2074_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2071_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2073_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2071_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2073_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2074_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2074 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2074 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~448 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~448 .is_wysiwyg = "true";
defparam \datamem|data_ram~448 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~416 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~416 .is_wysiwyg = "true";
defparam \datamem|data_ram~416 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~384 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~384 .is_wysiwyg = "true";
defparam \datamem|data_ram~384 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2075 (
// Equation(s):
// \datamem|data_ram~2075_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~416_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~384_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~416_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~384_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2075_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2075 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2075 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~480 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~480 .is_wysiwyg = "true";
defparam \datamem|data_ram~480 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2076 (
// Equation(s):
// \datamem|data_ram~2076_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2075_combout  & ((\datamem|data_ram~480_q ))) # (!\datamem|data_ram~2075_combout  & (\datamem|data_ram~448_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2075_combout ))))

	.dataa(\datamem|data_ram~448_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2075_combout ),
	.datad(\datamem|data_ram~480_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2076_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2076 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2076 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2077 (
// Equation(s):
// \datamem|data_ram~2077_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2074_combout  & ((\datamem|data_ram~2076_combout ))) # (!\datamem|data_ram~2074_combout  & (\datamem|data_ram~2069_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2074_combout ))))

	.dataa(\datamem|data_ram~2069_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2074_combout ),
	.datad(\datamem|data_ram~2076_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2077_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2077 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2077 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2078 (
// Equation(s):
// \datamem|data_ram~2078_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2067_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2077_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2067_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2077_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2078_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2078 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2078 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1728 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1728 .is_wysiwyg = "true";
defparam \datamem|data_ram~1728 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1856 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1856 .is_wysiwyg = "true";
defparam \datamem|data_ram~1856 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1600 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1600 .is_wysiwyg = "true";
defparam \datamem|data_ram~1600 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2079 (
// Equation(s):
// \datamem|data_ram~2079_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1856_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1600_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1856_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1600_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2079_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2079 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2079 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1984 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1984 .is_wysiwyg = "true";
defparam \datamem|data_ram~1984 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2080 (
// Equation(s):
// \datamem|data_ram~2080_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2079_combout  & ((\datamem|data_ram~1984_q ))) # (!\datamem|data_ram~2079_combout  & (\datamem|data_ram~1728_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2079_combout 
// ))))

	.dataa(\datamem|data_ram~1728_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2079_combout ),
	.datad(\datamem|data_ram~1984_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2080_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2080 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2080 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1824 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1824 .is_wysiwyg = "true";
defparam \datamem|data_ram~1824 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1696 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1696 .is_wysiwyg = "true";
defparam \datamem|data_ram~1696 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1568 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1568 .is_wysiwyg = "true";
defparam \datamem|data_ram~1568 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2081 (
// Equation(s):
// \datamem|data_ram~2081_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1696_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1568_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1696_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1568_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2081_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2081 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2081 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1952 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1952 .is_wysiwyg = "true";
defparam \datamem|data_ram~1952 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2082 (
// Equation(s):
// \datamem|data_ram~2082_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2081_combout  & ((\datamem|data_ram~1952_q ))) # (!\datamem|data_ram~2081_combout  & (\datamem|data_ram~1824_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2081_combout 
// ))))

	.dataa(\datamem|data_ram~1824_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2081_combout ),
	.datad(\datamem|data_ram~1952_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2082_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2082 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1664 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1664 .is_wysiwyg = "true";
defparam \datamem|data_ram~1664 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1792 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1792 .is_wysiwyg = "true";
defparam \datamem|data_ram~1792 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1536 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1536 .is_wysiwyg = "true";
defparam \datamem|data_ram~1536 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2083 (
// Equation(s):
// \datamem|data_ram~2083_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1792_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1536_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1792_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1536_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2083_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2083 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2083 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1920 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1920 .is_wysiwyg = "true";
defparam \datamem|data_ram~1920 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2084 (
// Equation(s):
// \datamem|data_ram~2084_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2083_combout  & ((\datamem|data_ram~1920_q ))) # (!\datamem|data_ram~2083_combout  & (\datamem|data_ram~1664_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2083_combout 
// ))))

	.dataa(\datamem|data_ram~1664_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2083_combout ),
	.datad(\datamem|data_ram~1920_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2084_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2084 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2084 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2085 (
// Equation(s):
// \datamem|data_ram~2085_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2082_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2084_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2082_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2084_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2085_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2085 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2085 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1888 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1888 .is_wysiwyg = "true";
defparam \datamem|data_ram~1888 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1760 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1760 .is_wysiwyg = "true";
defparam \datamem|data_ram~1760 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1632 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1632 .is_wysiwyg = "true";
defparam \datamem|data_ram~1632 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2086 (
// Equation(s):
// \datamem|data_ram~2086_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1760_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1632_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1760_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1632_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2086_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2086 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2086 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2016 (
	.clk(\clk~input_o ),
	.d(\WriteData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2016 .is_wysiwyg = "true";
defparam \datamem|data_ram~2016 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2087 (
// Equation(s):
// \datamem|data_ram~2087_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2086_combout  & ((\datamem|data_ram~2016_q ))) # (!\datamem|data_ram~2086_combout  & (\datamem|data_ram~1888_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2086_combout 
// ))))

	.dataa(\datamem|data_ram~1888_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2086_combout ),
	.datad(\datamem|data_ram~2016_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2087_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2087 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2088 (
// Equation(s):
// \datamem|data_ram~2088_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2085_combout  & ((\datamem|data_ram~2087_combout ))) # (!\datamem|data_ram~2085_combout  & (\datamem|data_ram~2080_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2085_combout ))))

	.dataa(\datamem|data_ram~2080_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2085_combout ),
	.datad(\datamem|data_ram~2087_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2088_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2088 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2088 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2089 (
// Equation(s):
// \datamem|data_ram~2089_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2078_combout  & ((\datamem|data_ram~2088_combout ))) # (!\datamem|data_ram~2078_combout  & (\datamem|data_ram~2057_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2078_combout ))))

	.dataa(\datamem|data_ram~2057_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2078_combout ),
	.datad(\datamem|data_ram~2088_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2089_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2089 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2089 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[0]~1 (
// Equation(s):
// \rvcpu|dp|resultmux|y[0]~1_combout  = (\datamem|data_ram~2089_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcreg|q [0] & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2089_combout  & (((\rvcpu|dp|pcreg|q [0] & 
// !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2089_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcreg|q [0]),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[0]~1 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[0]~3 (
// Equation(s):
// \rvcpu|dp|resultmux|y[0]~3_combout  = (\rvcpu|dp|resultmux|y[0]~1_combout ) # ((\rvcpu|dp|alu|Mux31~3_combout  & \rvcpu|dp|resultmux|y[0]~2_combout ))

	.dataa(\rvcpu|dp|resultmux|y[0]~1_combout ),
	.datab(\rvcpu|dp|alu|Mux31~3_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[0]~3 .lut_mask = 16'hEAEA;
defparam \rvcpu|dp|resultmux|y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~160 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~160 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1792 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1792_combout  = (\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~224_q )) # (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~192_q ))))) # 
// (!\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~224_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~192_q ),
	.datad(\instrmem|instr_ram~32_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1792_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1792 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1792 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1793 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1793_combout  = (\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1792_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1792_combout  & (\rvcpu|dp|rf|reg_file_arr~160_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1792_combout  & ((\rvcpu|dp|rf|reg_file_arr~128_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~160_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~128_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1792_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1793_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1793 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1793 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1794 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1794_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~32_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~0_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~32_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~0_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1794_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1794 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1794 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1795 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1795_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1794_combout  & ((\rvcpu|dp|rf|reg_file_arr~96_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1794_combout  & (\rvcpu|dp|rf|reg_file_arr~64_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1794_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~64_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1794_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~96_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1795_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1795 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1795 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[0]~31 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[0]~31_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1793_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1795_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1793_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1795_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[0]~31 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[0]~34 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[0]~34_combout  = (\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1037_combout )) # (!\instrmem|instr_ram~23_combout  & (((!\rvcpu|dp|rf|Equal1~2_combout  & \rvcpu|dp|rf|reg_file_arr~1047_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1037_combout ),
	.datab(\instrmem|instr_ram~23_combout ),
	.datac(\rvcpu|dp|rf|Equal1~2_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1047_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[0]~34 .lut_mask = 16'h8B88;
defparam \rvcpu|dp|srcbmux|y[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[0]~35 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[0]~35_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~0_combout  & (\rvcpu|dp|ext|Mux1~0_combout ))) # (!\rvcpu|c|md|WideOr3~3_combout  & (((\rvcpu|dp|srcbmux|y[0]~34_combout ))))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|dp|ext|Mux1~0_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(\rvcpu|dp|srcbmux|y[0]~34_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[0]~35 .lut_mask = 16'h8F80;
defparam \rvcpu|dp|srcbmux|y[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~0 (
// Equation(s):
// \rvcpu|dp|alu|Add0~0_combout  = (\rvcpu|dp|rf|rd_data1[0]~31_combout  & (\rvcpu|dp|srcbmux|y[0]~35_combout  $ (VCC))) # (!\rvcpu|dp|rf|rd_data1[0]~31_combout  & (\rvcpu|dp|srcbmux|y[0]~35_combout  & VCC))
// \rvcpu|dp|alu|Add0~1  = CARRY((\rvcpu|dp|rf|rd_data1[0]~31_combout  & \rvcpu|dp|srcbmux|y[0]~35_combout ))

	.dataa(\rvcpu|dp|rf|rd_data1[0]~31_combout ),
	.datab(\rvcpu|dp|srcbmux|y[0]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Add0~0_combout ),
	.cout(\rvcpu|dp|alu|Add0~1 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~0 .lut_mask = 16'h6688;
defparam \rvcpu|dp|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~2 (
// Equation(s):
// \rvcpu|dp|alu|Add0~2_combout  = (\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((\rvcpu|dp|srcbmux|y[1]~33_combout  & (\rvcpu|dp|alu|Add0~1  & VCC)) # (!\rvcpu|dp|srcbmux|y[1]~33_combout  & (!\rvcpu|dp|alu|Add0~1 )))) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & 
// ((\rvcpu|dp|srcbmux|y[1]~33_combout  & (!\rvcpu|dp|alu|Add0~1 )) # (!\rvcpu|dp|srcbmux|y[1]~33_combout  & ((\rvcpu|dp|alu|Add0~1 ) # (GND)))))
// \rvcpu|dp|alu|Add0~3  = CARRY((\rvcpu|dp|rf|rd_data1[1]~30_combout  & (!\rvcpu|dp|srcbmux|y[1]~33_combout  & !\rvcpu|dp|alu|Add0~1 )) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((!\rvcpu|dp|alu|Add0~1 ) # (!\rvcpu|dp|srcbmux|y[1]~33_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[1]~30_combout ),
	.datab(\rvcpu|dp|srcbmux|y[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~1 ),
	.combout(\rvcpu|dp|alu|Add0~2_combout ),
	.cout(\rvcpu|dp|alu|Add0~3 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~2 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~0 (
// Equation(s):
// \rvcpu|dp|alu|Add1~0_combout  = (\rvcpu|dp|rf|rd_data1[0]~31_combout  & ((GND) # (!\rvcpu|dp|srcbmux|y[0]~35_combout ))) # (!\rvcpu|dp|rf|rd_data1[0]~31_combout  & (\rvcpu|dp|srcbmux|y[0]~35_combout  $ (GND)))
// \rvcpu|dp|alu|Add1~1  = CARRY((\rvcpu|dp|rf|rd_data1[0]~31_combout ) # (!\rvcpu|dp|srcbmux|y[0]~35_combout ))

	.dataa(\rvcpu|dp|rf|rd_data1[0]~31_combout ),
	.datab(\rvcpu|dp|srcbmux|y[0]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Add1~0_combout ),
	.cout(\rvcpu|dp|alu|Add1~1 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~0 .lut_mask = 16'h66BB;
defparam \rvcpu|dp|alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~2 (
// Equation(s):
// \rvcpu|dp|alu|Add1~2_combout  = (\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((\rvcpu|dp|srcbmux|y[1]~33_combout  & (!\rvcpu|dp|alu|Add1~1 )) # (!\rvcpu|dp|srcbmux|y[1]~33_combout  & (\rvcpu|dp|alu|Add1~1  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & 
// ((\rvcpu|dp|srcbmux|y[1]~33_combout  & ((\rvcpu|dp|alu|Add1~1 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[1]~33_combout  & (!\rvcpu|dp|alu|Add1~1 ))))
// \rvcpu|dp|alu|Add1~3  = CARRY((\rvcpu|dp|rf|rd_data1[1]~30_combout  & (\rvcpu|dp|srcbmux|y[1]~33_combout  & !\rvcpu|dp|alu|Add1~1 )) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((\rvcpu|dp|srcbmux|y[1]~33_combout ) # (!\rvcpu|dp|alu|Add1~1 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[1]~30_combout ),
	.datab(\rvcpu|dp|srcbmux|y[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~1 ),
	.combout(\rvcpu|dp|alu|Add1~2_combout ),
	.cout(\rvcpu|dp|alu|Add1~3 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~2 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|ad|ALUControl[1]~3 (
// Equation(s):
// \rvcpu|c|ad|ALUControl[1]~3_combout  = (\instrmem|instr_ram~0_combout  & (!\rvcpu|dp|pcreg|q [6] & (\instrmem|instr_ram~17_combout  & \rvcpu|c|md|ALUOp[1]~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\rvcpu|dp|pcreg|q [6]),
	.datac(\instrmem|instr_ram~17_combout ),
	.datad(\rvcpu|c|md|ALUOp[1]~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|ad|ALUControl[1]~3 .lut_mask = 16'h2000;
defparam \rvcpu|c|ad|ALUControl[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux30~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux30~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[1]~11_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[1]~1_combout )))

	.dataa(\rvcpu|dp|ext|immext[1]~11_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[1]~1_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux30~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux30~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux30~1_combout  = (\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux30~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux30~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[1]~30_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux30~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux30~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux30~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux30~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux30~1_combout  & ((\rvcpu|dp|alu|Add1~2_combout ))) # 
// (!\rvcpu|dp|alu|Mux30~1_combout  & (\rvcpu|dp|alu|Add0~2_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~2_combout ),
	.datab(\rvcpu|dp|alu|Add1~2_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux30~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux30~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[1]~5 (
// Equation(s):
// \rvcpu|dp|resultmux|y[1]~5_combout  = (\rvcpu|dp|resultmux|y[1]~4_combout ) # ((\rvcpu|dp|alu|Mux30~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[1]~4_combout ),
	.datab(\rvcpu|dp|alu|Mux30~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[1]~5 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~161 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~161 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1788 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1788_combout  = (\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~225_q )) # (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~193_q ))))) # 
// (!\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~225_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~193_q ),
	.datad(\instrmem|instr_ram~32_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1788_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1788 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1788 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1789 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1789_combout  = (\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1788_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1788_combout  & (\rvcpu|dp|rf|reg_file_arr~161_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1788_combout  & ((\rvcpu|dp|rf|reg_file_arr~129_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~161_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~129_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1788_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1789_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1789 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1789 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1790 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1790_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~33_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~33_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1790_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1790 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1790 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1791 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1791_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1790_combout  & ((\rvcpu|dp|rf|reg_file_arr~97_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1790_combout  & (\rvcpu|dp|rf|reg_file_arr~65_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1790_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~65_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1790_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~97_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1791_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1791 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1791 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[1]~30 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[1]~30_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1789_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1791_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1789_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1791_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[1]~30 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~4 (
// Equation(s):
// \rvcpu|dp|alu|Add0~4_combout  = ((\rvcpu|dp|rf|rd_data1[2]~29_combout  $ (\rvcpu|dp|srcbmux|y[2]~32_combout  $ (!\rvcpu|dp|alu|Add0~3 )))) # (GND)
// \rvcpu|dp|alu|Add0~5  = CARRY((\rvcpu|dp|rf|rd_data1[2]~29_combout  & ((\rvcpu|dp|srcbmux|y[2]~32_combout ) # (!\rvcpu|dp|alu|Add0~3 ))) # (!\rvcpu|dp|rf|rd_data1[2]~29_combout  & (\rvcpu|dp|srcbmux|y[2]~32_combout  & !\rvcpu|dp|alu|Add0~3 )))

	.dataa(\rvcpu|dp|rf|rd_data1[2]~29_combout ),
	.datab(\rvcpu|dp|srcbmux|y[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~3 ),
	.combout(\rvcpu|dp|alu|Add0~4_combout ),
	.cout(\rvcpu|dp|alu|Add0~5 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~4 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~6 (
// Equation(s):
// \rvcpu|dp|alu|Add0~6_combout  = (\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((\rvcpu|dp|srcbmux|y[3]~30_combout  & (\rvcpu|dp|alu|Add0~5  & VCC)) # (!\rvcpu|dp|srcbmux|y[3]~30_combout  & (!\rvcpu|dp|alu|Add0~5 )))) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & 
// ((\rvcpu|dp|srcbmux|y[3]~30_combout  & (!\rvcpu|dp|alu|Add0~5 )) # (!\rvcpu|dp|srcbmux|y[3]~30_combout  & ((\rvcpu|dp|alu|Add0~5 ) # (GND)))))
// \rvcpu|dp|alu|Add0~7  = CARRY((\rvcpu|dp|rf|rd_data1[3]~28_combout  & (!\rvcpu|dp|srcbmux|y[3]~30_combout  & !\rvcpu|dp|alu|Add0~5 )) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((!\rvcpu|dp|alu|Add0~5 ) # (!\rvcpu|dp|srcbmux|y[3]~30_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[3]~28_combout ),
	.datab(\rvcpu|dp|srcbmux|y[3]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~5 ),
	.combout(\rvcpu|dp|alu|Add0~6_combout ),
	.cout(\rvcpu|dp|alu|Add0~7 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~6 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~8 (
// Equation(s):
// \rvcpu|dp|alu|Add0~8_combout  = ((\rvcpu|dp|rf|rd_data1[4]~27_combout  $ (\rvcpu|dp|srcbmux|y[4]~29_combout  $ (!\rvcpu|dp|alu|Add0~7 )))) # (GND)
// \rvcpu|dp|alu|Add0~9  = CARRY((\rvcpu|dp|rf|rd_data1[4]~27_combout  & ((\rvcpu|dp|srcbmux|y[4]~29_combout ) # (!\rvcpu|dp|alu|Add0~7 ))) # (!\rvcpu|dp|rf|rd_data1[4]~27_combout  & (\rvcpu|dp|srcbmux|y[4]~29_combout  & !\rvcpu|dp|alu|Add0~7 )))

	.dataa(\rvcpu|dp|rf|rd_data1[4]~27_combout ),
	.datab(\rvcpu|dp|srcbmux|y[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~7 ),
	.combout(\rvcpu|dp|alu|Add0~8_combout ),
	.cout(\rvcpu|dp|alu|Add0~9 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~8 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~10 (
// Equation(s):
// \rvcpu|dp|alu|Add0~10_combout  = (\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((\rvcpu|dp|srcbmux|y[5]~27_combout  & (\rvcpu|dp|alu|Add0~9  & VCC)) # (!\rvcpu|dp|srcbmux|y[5]~27_combout  & (!\rvcpu|dp|alu|Add0~9 )))) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & 
// ((\rvcpu|dp|srcbmux|y[5]~27_combout  & (!\rvcpu|dp|alu|Add0~9 )) # (!\rvcpu|dp|srcbmux|y[5]~27_combout  & ((\rvcpu|dp|alu|Add0~9 ) # (GND)))))
// \rvcpu|dp|alu|Add0~11  = CARRY((\rvcpu|dp|rf|rd_data1[5]~26_combout  & (!\rvcpu|dp|srcbmux|y[5]~27_combout  & !\rvcpu|dp|alu|Add0~9 )) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((!\rvcpu|dp|alu|Add0~9 ) # (!\rvcpu|dp|srcbmux|y[5]~27_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[5]~26_combout ),
	.datab(\rvcpu|dp|srcbmux|y[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~9 ),
	.combout(\rvcpu|dp|alu|Add0~10_combout ),
	.cout(\rvcpu|dp|alu|Add0~11 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~10 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~4 (
// Equation(s):
// \rvcpu|dp|alu|Add1~4_combout  = ((\rvcpu|dp|rf|rd_data1[2]~29_combout  $ (\rvcpu|dp|srcbmux|y[2]~32_combout  $ (\rvcpu|dp|alu|Add1~3 )))) # (GND)
// \rvcpu|dp|alu|Add1~5  = CARRY((\rvcpu|dp|rf|rd_data1[2]~29_combout  & ((!\rvcpu|dp|alu|Add1~3 ) # (!\rvcpu|dp|srcbmux|y[2]~32_combout ))) # (!\rvcpu|dp|rf|rd_data1[2]~29_combout  & (!\rvcpu|dp|srcbmux|y[2]~32_combout  & !\rvcpu|dp|alu|Add1~3 )))

	.dataa(\rvcpu|dp|rf|rd_data1[2]~29_combout ),
	.datab(\rvcpu|dp|srcbmux|y[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~3 ),
	.combout(\rvcpu|dp|alu|Add1~4_combout ),
	.cout(\rvcpu|dp|alu|Add1~5 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~4 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~6 (
// Equation(s):
// \rvcpu|dp|alu|Add1~6_combout  = (\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((\rvcpu|dp|srcbmux|y[3]~30_combout  & (!\rvcpu|dp|alu|Add1~5 )) # (!\rvcpu|dp|srcbmux|y[3]~30_combout  & (\rvcpu|dp|alu|Add1~5  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & 
// ((\rvcpu|dp|srcbmux|y[3]~30_combout  & ((\rvcpu|dp|alu|Add1~5 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[3]~30_combout  & (!\rvcpu|dp|alu|Add1~5 ))))
// \rvcpu|dp|alu|Add1~7  = CARRY((\rvcpu|dp|rf|rd_data1[3]~28_combout  & (\rvcpu|dp|srcbmux|y[3]~30_combout  & !\rvcpu|dp|alu|Add1~5 )) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((\rvcpu|dp|srcbmux|y[3]~30_combout ) # (!\rvcpu|dp|alu|Add1~5 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[3]~28_combout ),
	.datab(\rvcpu|dp|srcbmux|y[3]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~5 ),
	.combout(\rvcpu|dp|alu|Add1~6_combout ),
	.cout(\rvcpu|dp|alu|Add1~7 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~6 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~8 (
// Equation(s):
// \rvcpu|dp|alu|Add1~8_combout  = ((\rvcpu|dp|rf|rd_data1[4]~27_combout  $ (\rvcpu|dp|srcbmux|y[4]~29_combout  $ (\rvcpu|dp|alu|Add1~7 )))) # (GND)
// \rvcpu|dp|alu|Add1~9  = CARRY((\rvcpu|dp|rf|rd_data1[4]~27_combout  & ((!\rvcpu|dp|alu|Add1~7 ) # (!\rvcpu|dp|srcbmux|y[4]~29_combout ))) # (!\rvcpu|dp|rf|rd_data1[4]~27_combout  & (!\rvcpu|dp|srcbmux|y[4]~29_combout  & !\rvcpu|dp|alu|Add1~7 )))

	.dataa(\rvcpu|dp|rf|rd_data1[4]~27_combout ),
	.datab(\rvcpu|dp|srcbmux|y[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~7 ),
	.combout(\rvcpu|dp|alu|Add1~8_combout ),
	.cout(\rvcpu|dp|alu|Add1~9 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~8 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~10 (
// Equation(s):
// \rvcpu|dp|alu|Add1~10_combout  = (\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((\rvcpu|dp|srcbmux|y[5]~27_combout  & (!\rvcpu|dp|alu|Add1~9 )) # (!\rvcpu|dp|srcbmux|y[5]~27_combout  & (\rvcpu|dp|alu|Add1~9  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & 
// ((\rvcpu|dp|srcbmux|y[5]~27_combout  & ((\rvcpu|dp|alu|Add1~9 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[5]~27_combout  & (!\rvcpu|dp|alu|Add1~9 ))))
// \rvcpu|dp|alu|Add1~11  = CARRY((\rvcpu|dp|rf|rd_data1[5]~26_combout  & (\rvcpu|dp|srcbmux|y[5]~27_combout  & !\rvcpu|dp|alu|Add1~9 )) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((\rvcpu|dp|srcbmux|y[5]~27_combout ) # (!\rvcpu|dp|alu|Add1~9 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[5]~26_combout ),
	.datab(\rvcpu|dp|srcbmux|y[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~9 ),
	.combout(\rvcpu|dp|alu|Add1~10_combout ),
	.cout(\rvcpu|dp|alu|Add1~11 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~10 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux26~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux26~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~39_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[5]~5_combout )))

	.dataa(\instrmem|instr_ram~39_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[5]~5_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux26~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux26~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux26~1_combout  = (\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux26~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux26~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[5]~26_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux26~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux26~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux26~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux26~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux26~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux26~1_combout  & ((\rvcpu|dp|alu|Add1~10_combout ))) # 
// (!\rvcpu|dp|alu|Mux26~1_combout  & (\rvcpu|dp|alu|Add0~10_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~10_combout ),
	.datab(\rvcpu|dp|alu|Add1~10_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux26~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux26~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~5 (
// Equation(s):
// \DataAdr~5_combout  = (\reset~input_o  & (\Ext_DataAdr[5]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux26~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[5]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux26~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~5 .lut_mask = 16'h88B8;
defparam \DataAdr~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3396 (
// Equation(s):
// \datamem|data_ram~3396_combout  = (!\DataAdr~2_combout  & (!\DataAdr~3_combout  & (!\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3396_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3396 .lut_mask = 16'h0100;
defparam \datamem|data_ram~3396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3397 (
// Equation(s):
// \datamem|data_ram~3397_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3396_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3396_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3397_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3397 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3397 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1282 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1282 .is_wysiwyg = "true";
defparam \datamem|data_ram~1282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2132 (
// Equation(s):
// \datamem|data_ram~2132_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1314_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1282_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1314_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1282_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2132_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2132 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1378 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1378 .is_wysiwyg = "true";
defparam \datamem|data_ram~1378 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2133 (
// Equation(s):
// \datamem|data_ram~2133_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2132_combout  & ((\datamem|data_ram~1378_q ))) # (!\datamem|data_ram~2132_combout  & (\datamem|data_ram~1346_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2132_combout 
// ))))

	.dataa(\datamem|data_ram~1346_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2132_combout ),
	.datad(\datamem|data_ram~1378_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2133_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2133 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1186 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1186 .is_wysiwyg = "true";
defparam \datamem|data_ram~1186 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1218 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1218 .is_wysiwyg = "true";
defparam \datamem|data_ram~1218 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1154 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1154 .is_wysiwyg = "true";
defparam \datamem|data_ram~1154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2134 (
// Equation(s):
// \datamem|data_ram~2134_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1218_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1154_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1218_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1154_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2134_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2134 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1250 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1250 .is_wysiwyg = "true";
defparam \datamem|data_ram~1250 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2135 (
// Equation(s):
// \datamem|data_ram~2135_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2134_combout  & ((\datamem|data_ram~1250_q ))) # (!\datamem|data_ram~2134_combout  & (\datamem|data_ram~1186_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2134_combout 
// ))))

	.dataa(\datamem|data_ram~1186_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2134_combout ),
	.datad(\datamem|data_ram~1250_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2135_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2135 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1090 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1090 .is_wysiwyg = "true";
defparam \datamem|data_ram~1090 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1058 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1058 .is_wysiwyg = "true";
defparam \datamem|data_ram~1058 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1026 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1026 .is_wysiwyg = "true";
defparam \datamem|data_ram~1026 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2136 (
// Equation(s):
// \datamem|data_ram~2136_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1058_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1026_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1058_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1026_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2136_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2136 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1122 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1122 .is_wysiwyg = "true";
defparam \datamem|data_ram~1122 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2137 (
// Equation(s):
// \datamem|data_ram~2137_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2136_combout  & ((\datamem|data_ram~1122_q ))) # (!\datamem|data_ram~2136_combout  & (\datamem|data_ram~1090_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2136_combout 
// ))))

	.dataa(\datamem|data_ram~1090_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2136_combout ),
	.datad(\datamem|data_ram~1122_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2137_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2137 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2138 (
// Equation(s):
// \datamem|data_ram~2138_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2135_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2137_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2135_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2137_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2138_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2138 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1442 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1442 .is_wysiwyg = "true";
defparam \datamem|data_ram~1442 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1474 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1474 .is_wysiwyg = "true";
defparam \datamem|data_ram~1474 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1410 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1410 .is_wysiwyg = "true";
defparam \datamem|data_ram~1410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2139 (
// Equation(s):
// \datamem|data_ram~2139_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1474_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1410_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1474_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1410_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2139_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2139 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1506 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1506 .is_wysiwyg = "true";
defparam \datamem|data_ram~1506 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2140 (
// Equation(s):
// \datamem|data_ram~2140_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2139_combout  & ((\datamem|data_ram~1506_q ))) # (!\datamem|data_ram~2139_combout  & (\datamem|data_ram~1442_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2139_combout 
// ))))

	.dataa(\datamem|data_ram~1442_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2139_combout ),
	.datad(\datamem|data_ram~1506_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2140_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2140 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2141 (
// Equation(s):
// \datamem|data_ram~2141_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2138_combout  & ((\datamem|data_ram~2140_combout ))) # (!\datamem|data_ram~2138_combout  & (\datamem|data_ram~2133_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2138_combout ))))

	.dataa(\datamem|data_ram~2133_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2138_combout ),
	.datad(\datamem|data_ram~2140_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2141_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2141 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~674 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~674 .is_wysiwyg = "true";
defparam \datamem|data_ram~674 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~802 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~802 .is_wysiwyg = "true";
defparam \datamem|data_ram~802 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~546 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~546 .is_wysiwyg = "true";
defparam \datamem|data_ram~546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2142 (
// Equation(s):
// \datamem|data_ram~2142_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~802_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~546_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~802_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~546_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2142_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2142 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~930 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~930 .is_wysiwyg = "true";
defparam \datamem|data_ram~930 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2143 (
// Equation(s):
// \datamem|data_ram~2143_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2142_combout  & ((\datamem|data_ram~930_q ))) # (!\datamem|data_ram~2142_combout  & (\datamem|data_ram~674_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2142_combout ))))

	.dataa(\datamem|data_ram~674_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2142_combout ),
	.datad(\datamem|data_ram~930_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2143_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2143 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~834 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~834 .is_wysiwyg = "true";
defparam \datamem|data_ram~834 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~706 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~706 .is_wysiwyg = "true";
defparam \datamem|data_ram~706 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~578 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~578 .is_wysiwyg = "true";
defparam \datamem|data_ram~578 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2144 (
// Equation(s):
// \datamem|data_ram~2144_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~706_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~578_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~706_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~578_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2144_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2144 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~962 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~962 .is_wysiwyg = "true";
defparam \datamem|data_ram~962 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2145 (
// Equation(s):
// \datamem|data_ram~2145_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2144_combout  & ((\datamem|data_ram~962_q ))) # (!\datamem|data_ram~2144_combout  & (\datamem|data_ram~834_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2144_combout ))))

	.dataa(\datamem|data_ram~834_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2144_combout ),
	.datad(\datamem|data_ram~962_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2145_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2145 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~770 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~770 .is_wysiwyg = "true";
defparam \datamem|data_ram~770 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~642 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~642 .is_wysiwyg = "true";
defparam \datamem|data_ram~642 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~514 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~514 .is_wysiwyg = "true";
defparam \datamem|data_ram~514 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2146 (
// Equation(s):
// \datamem|data_ram~2146_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~642_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~514_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~642_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~514_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2146_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2146 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~898 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~898 .is_wysiwyg = "true";
defparam \datamem|data_ram~898 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2147 (
// Equation(s):
// \datamem|data_ram~2147_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2146_combout  & ((\datamem|data_ram~898_q ))) # (!\datamem|data_ram~2146_combout  & (\datamem|data_ram~770_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2146_combout ))))

	.dataa(\datamem|data_ram~770_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2146_combout ),
	.datad(\datamem|data_ram~898_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2147_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2147 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2148 (
// Equation(s):
// \datamem|data_ram~2148_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2145_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2147_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2145_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2147_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2148_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2148 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~738 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~738 .is_wysiwyg = "true";
defparam \datamem|data_ram~738 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~866 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~866 .is_wysiwyg = "true";
defparam \datamem|data_ram~866 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~610 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~610 .is_wysiwyg = "true";
defparam \datamem|data_ram~610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2149 (
// Equation(s):
// \datamem|data_ram~2149_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~866_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~610_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~866_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~610_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2149_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2149 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~994 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~994 .is_wysiwyg = "true";
defparam \datamem|data_ram~994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2150 (
// Equation(s):
// \datamem|data_ram~2150_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2149_combout  & ((\datamem|data_ram~994_q ))) # (!\datamem|data_ram~2149_combout  & (\datamem|data_ram~738_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2149_combout ))))

	.dataa(\datamem|data_ram~738_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2149_combout ),
	.datad(\datamem|data_ram~994_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2150_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2150 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2151 (
// Equation(s):
// \datamem|data_ram~2151_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2148_combout  & ((\datamem|data_ram~2150_combout ))) # (!\datamem|data_ram~2148_combout  & (\datamem|data_ram~2143_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2148_combout ))))

	.dataa(\datamem|data_ram~2143_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2148_combout ),
	.datad(\datamem|data_ram~2150_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2151_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2151 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~194 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~194 .is_wysiwyg = "true";
defparam \datamem|data_ram~194 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~162 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~162 .is_wysiwyg = "true";
defparam \datamem|data_ram~162 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~130 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~130 .is_wysiwyg = "true";
defparam \datamem|data_ram~130 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2152 (
// Equation(s):
// \datamem|data_ram~2152_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~162_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~130_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~162_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~130_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2152_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2152 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~226 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~226 .is_wysiwyg = "true";
defparam \datamem|data_ram~226 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2153 (
// Equation(s):
// \datamem|data_ram~2153_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2152_combout  & ((\datamem|data_ram~226_q ))) # (!\datamem|data_ram~2152_combout  & (\datamem|data_ram~194_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2152_combout ))))

	.dataa(\datamem|data_ram~194_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2152_combout ),
	.datad(\datamem|data_ram~226_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2153_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2153 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~290 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~290 .is_wysiwyg = "true";
defparam \datamem|data_ram~290 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~322 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~322 .is_wysiwyg = "true";
defparam \datamem|data_ram~322 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~258 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~258 .is_wysiwyg = "true";
defparam \datamem|data_ram~258 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2154 (
// Equation(s):
// \datamem|data_ram~2154_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~322_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~258_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~322_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~258_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2154_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2154 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~354 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~354 .is_wysiwyg = "true";
defparam \datamem|data_ram~354 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2155 (
// Equation(s):
// \datamem|data_ram~2155_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2154_combout  & ((\datamem|data_ram~354_q ))) # (!\datamem|data_ram~2154_combout  & (\datamem|data_ram~290_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2154_combout ))))

	.dataa(\datamem|data_ram~290_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2154_combout ),
	.datad(\datamem|data_ram~354_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2155_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2155 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~34 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~34 .is_wysiwyg = "true";
defparam \datamem|data_ram~34 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~66 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~66 .is_wysiwyg = "true";
defparam \datamem|data_ram~66 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~2 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2 .is_wysiwyg = "true";
defparam \datamem|data_ram~2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2156 (
// Equation(s):
// \datamem|data_ram~2156_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~66_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~66_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2156_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2156 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~98 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~98 .is_wysiwyg = "true";
defparam \datamem|data_ram~98 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2157 (
// Equation(s):
// \datamem|data_ram~2157_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2156_combout  & ((\datamem|data_ram~98_q ))) # (!\datamem|data_ram~2156_combout  & (\datamem|data_ram~34_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2156_combout ))))

	.dataa(\datamem|data_ram~34_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2156_combout ),
	.datad(\datamem|data_ram~98_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2157_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2157 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2158 (
// Equation(s):
// \datamem|data_ram~2158_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2155_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2157_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2155_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2157_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2158_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2158 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~450 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~450 .is_wysiwyg = "true";
defparam \datamem|data_ram~450 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~418 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~418 .is_wysiwyg = "true";
defparam \datamem|data_ram~418 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~386 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~386 .is_wysiwyg = "true";
defparam \datamem|data_ram~386 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2159 (
// Equation(s):
// \datamem|data_ram~2159_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~418_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~386_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~418_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~386_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2159_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2159 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~482 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~482 .is_wysiwyg = "true";
defparam \datamem|data_ram~482 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2160 (
// Equation(s):
// \datamem|data_ram~2160_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2159_combout  & ((\datamem|data_ram~482_q ))) # (!\datamem|data_ram~2159_combout  & (\datamem|data_ram~450_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2159_combout ))))

	.dataa(\datamem|data_ram~450_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2159_combout ),
	.datad(\datamem|data_ram~482_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2160_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2160 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2161 (
// Equation(s):
// \datamem|data_ram~2161_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2158_combout  & ((\datamem|data_ram~2160_combout ))) # (!\datamem|data_ram~2158_combout  & (\datamem|data_ram~2153_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2158_combout ))))

	.dataa(\datamem|data_ram~2153_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2158_combout ),
	.datad(\datamem|data_ram~2160_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2161_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2161 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2162 (
// Equation(s):
// \datamem|data_ram~2162_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2151_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2161_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2151_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2161_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2162_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2162 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1730 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1730 .is_wysiwyg = "true";
defparam \datamem|data_ram~1730 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1858 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1858 .is_wysiwyg = "true";
defparam \datamem|data_ram~1858 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1602 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1602 .is_wysiwyg = "true";
defparam \datamem|data_ram~1602 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2163 (
// Equation(s):
// \datamem|data_ram~2163_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1858_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1602_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1858_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1602_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2163_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2163 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1986 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1986 .is_wysiwyg = "true";
defparam \datamem|data_ram~1986 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2164 (
// Equation(s):
// \datamem|data_ram~2164_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2163_combout  & ((\datamem|data_ram~1986_q ))) # (!\datamem|data_ram~2163_combout  & (\datamem|data_ram~1730_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2163_combout 
// ))))

	.dataa(\datamem|data_ram~1730_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2163_combout ),
	.datad(\datamem|data_ram~1986_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2164_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2164 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1826 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1826 .is_wysiwyg = "true";
defparam \datamem|data_ram~1826 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1698 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1698 .is_wysiwyg = "true";
defparam \datamem|data_ram~1698 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1570 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1570 .is_wysiwyg = "true";
defparam \datamem|data_ram~1570 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2165 (
// Equation(s):
// \datamem|data_ram~2165_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1698_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1570_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1698_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1570_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2165_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2165 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1954 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1954 .is_wysiwyg = "true";
defparam \datamem|data_ram~1954 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2166 (
// Equation(s):
// \datamem|data_ram~2166_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2165_combout  & ((\datamem|data_ram~1954_q ))) # (!\datamem|data_ram~2165_combout  & (\datamem|data_ram~1826_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2165_combout 
// ))))

	.dataa(\datamem|data_ram~1826_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2165_combout ),
	.datad(\datamem|data_ram~1954_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2166_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2166 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1666 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1666 .is_wysiwyg = "true";
defparam \datamem|data_ram~1666 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1794 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1794 .is_wysiwyg = "true";
defparam \datamem|data_ram~1794 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1538 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1538 .is_wysiwyg = "true";
defparam \datamem|data_ram~1538 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2167 (
// Equation(s):
// \datamem|data_ram~2167_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1794_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1538_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1794_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1538_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2167_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2167 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2167 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1922 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1922 .is_wysiwyg = "true";
defparam \datamem|data_ram~1922 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2168 (
// Equation(s):
// \datamem|data_ram~2168_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2167_combout  & ((\datamem|data_ram~1922_q ))) # (!\datamem|data_ram~2167_combout  & (\datamem|data_ram~1666_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2167_combout 
// ))))

	.dataa(\datamem|data_ram~1666_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2167_combout ),
	.datad(\datamem|data_ram~1922_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2168_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2168 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2169 (
// Equation(s):
// \datamem|data_ram~2169_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2166_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2168_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2166_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2168_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2169_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2169 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1890 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1890 .is_wysiwyg = "true";
defparam \datamem|data_ram~1890 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1762 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1762 .is_wysiwyg = "true";
defparam \datamem|data_ram~1762 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1634 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1634 .is_wysiwyg = "true";
defparam \datamem|data_ram~1634 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2170 (
// Equation(s):
// \datamem|data_ram~2170_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1762_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1634_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1762_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1634_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2170_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2170 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2018 (
	.clk(\clk~input_o ),
	.d(\WriteData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2018 .is_wysiwyg = "true";
defparam \datamem|data_ram~2018 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2171 (
// Equation(s):
// \datamem|data_ram~2171_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2170_combout  & ((\datamem|data_ram~2018_q ))) # (!\datamem|data_ram~2170_combout  & (\datamem|data_ram~1890_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2170_combout 
// ))))

	.dataa(\datamem|data_ram~1890_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2170_combout ),
	.datad(\datamem|data_ram~2018_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2171_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2171 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2172 (
// Equation(s):
// \datamem|data_ram~2172_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2169_combout  & ((\datamem|data_ram~2171_combout ))) # (!\datamem|data_ram~2169_combout  & (\datamem|data_ram~2164_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2169_combout ))))

	.dataa(\datamem|data_ram~2164_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2169_combout ),
	.datad(\datamem|data_ram~2171_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2172_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2172 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2173 (
// Equation(s):
// \datamem|data_ram~2173_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2162_combout  & ((\datamem|data_ram~2172_combout ))) # (!\datamem|data_ram~2162_combout  & (\datamem|data_ram~2141_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2162_combout ))))

	.dataa(\datamem|data_ram~2141_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2162_combout ),
	.datad(\datamem|data_ram~2172_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2173_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2173 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[2]~6 (
// Equation(s):
// \rvcpu|dp|resultmux|y[2]~6_combout  = (\datamem|data_ram~2173_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[2]~0_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2173_combout  & 
// (((\rvcpu|dp|pcadd4|sum[2]~0_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2173_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[2]~0_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[2]~6 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[2]~7 (
// Equation(s):
// \rvcpu|dp|resultmux|y[2]~7_combout  = (\rvcpu|dp|resultmux|y[2]~6_combout ) # ((\rvcpu|dp|alu|Mux29~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[2]~6_combout ),
	.datab(\rvcpu|dp|alu|Mux29~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[2]~7 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~162 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~162 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1784 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1784_combout  = (\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~226_q )) # (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~194_q ))))) # 
// (!\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~226_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~194_q ),
	.datad(\instrmem|instr_ram~32_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1784_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1784 .lut_mask = 16'hBBC0;
defparam \rvcpu|dp|rf|reg_file_arr~1784 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1785 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1785_combout  = (\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1784_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1784_combout  & (\rvcpu|dp|rf|reg_file_arr~162_q )) # 
// (!\rvcpu|dp|rf|reg_file_arr~1784_combout  & ((\rvcpu|dp|rf|reg_file_arr~130_q )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~162_q ),
	.datab(\rvcpu|dp|rf|reg_file_arr~130_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1784_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1785_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1785 .lut_mask = 16'hFA0C;
defparam \rvcpu|dp|rf|reg_file_arr~1785 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1786 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1786_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~34_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~2_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~34_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~2_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1786_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1786 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1786 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1787 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1787_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1786_combout  & ((\rvcpu|dp|rf|reg_file_arr~98_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1786_combout  & (\rvcpu|dp|rf|reg_file_arr~66_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1786_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~66_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1786_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~98_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1787_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1787 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1787 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[2]~29 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[2]~29_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1785_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1787_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1785_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1787_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[2]~29 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux29~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux29~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~4_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~4_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~4_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux29~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux29~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux29~1_combout  = (\rvcpu|dp|rf|rd_data1[2]~29_combout  & ((\rvcpu|dp|alu|Mux29~0_combout ) # ((\rvcpu|dp|srcbmux|y[2]~32_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[2]~29_combout  & 
// (\rvcpu|dp|alu|Mux29~0_combout  & ((\rvcpu|dp|srcbmux|y[2]~32_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[2]~29_combout ),
	.datab(\rvcpu|dp|srcbmux|y[2]~32_combout ),
	.datac(\rvcpu|dp|alu|Mux29~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux29~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~2 (
// Equation(s):
// \DataAdr~2_combout  = (\reset~input_o  & (\Ext_DataAdr[2]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux29~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[2]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux29~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~2 .lut_mask = 16'h88B8;
defparam \DataAdr~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3394 (
// Equation(s):
// \datamem|data_ram~3394_combout  = (\DataAdr~2_combout  & (!\DataAdr~3_combout  & (!\DataAdr~4_combout  & \DataAdr~5_combout )))

	.dataa(\DataAdr~2_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\DataAdr~5_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3394_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3394 .lut_mask = 16'h0200;
defparam \datamem|data_ram~3394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3425 (
// Equation(s):
// \datamem|data_ram~3425_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3394_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3394_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3425_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3425 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~803 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~803 .is_wysiwyg = "true";
defparam \datamem|data_ram~803 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~547 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~547 .is_wysiwyg = "true";
defparam \datamem|data_ram~547 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2174 (
// Equation(s):
// \datamem|data_ram~2174_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~803_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~547_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~803_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~547_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2174_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2174 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~931 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~931 .is_wysiwyg = "true";
defparam \datamem|data_ram~931 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2175 (
// Equation(s):
// \datamem|data_ram~2175_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2174_combout  & ((\datamem|data_ram~931_q ))) # (!\datamem|data_ram~2174_combout  & (\datamem|data_ram~675_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2174_combout ))))

	.dataa(\datamem|data_ram~675_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2174_combout ),
	.datad(\datamem|data_ram~931_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2175_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2175 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~835 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~835 .is_wysiwyg = "true";
defparam \datamem|data_ram~835 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~707 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~707 .is_wysiwyg = "true";
defparam \datamem|data_ram~707 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~579 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~579 .is_wysiwyg = "true";
defparam \datamem|data_ram~579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2176 (
// Equation(s):
// \datamem|data_ram~2176_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~707_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~579_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~707_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~579_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2176_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2176 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~963 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~963 .is_wysiwyg = "true";
defparam \datamem|data_ram~963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2177 (
// Equation(s):
// \datamem|data_ram~2177_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2176_combout  & ((\datamem|data_ram~963_q ))) # (!\datamem|data_ram~2176_combout  & (\datamem|data_ram~835_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2176_combout ))))

	.dataa(\datamem|data_ram~835_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2176_combout ),
	.datad(\datamem|data_ram~963_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2177_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2177 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~771 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~771 .is_wysiwyg = "true";
defparam \datamem|data_ram~771 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~643 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~643 .is_wysiwyg = "true";
defparam \datamem|data_ram~643 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~515 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~515 .is_wysiwyg = "true";
defparam \datamem|data_ram~515 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2178 (
// Equation(s):
// \datamem|data_ram~2178_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~643_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~515_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~643_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~515_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2178_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2178 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~899 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~899 .is_wysiwyg = "true";
defparam \datamem|data_ram~899 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2179 (
// Equation(s):
// \datamem|data_ram~2179_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2178_combout  & ((\datamem|data_ram~899_q ))) # (!\datamem|data_ram~2178_combout  & (\datamem|data_ram~771_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2178_combout ))))

	.dataa(\datamem|data_ram~771_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2178_combout ),
	.datad(\datamem|data_ram~899_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2179_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2179 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2180 (
// Equation(s):
// \datamem|data_ram~2180_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2177_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2179_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2177_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2179_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2180_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2180 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~739 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~739 .is_wysiwyg = "true";
defparam \datamem|data_ram~739 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~867 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~867 .is_wysiwyg = "true";
defparam \datamem|data_ram~867 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~611 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~611 .is_wysiwyg = "true";
defparam \datamem|data_ram~611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2181 (
// Equation(s):
// \datamem|data_ram~2181_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~867_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~611_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~867_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~611_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2181_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2181 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~995 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~995 .is_wysiwyg = "true";
defparam \datamem|data_ram~995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2182 (
// Equation(s):
// \datamem|data_ram~2182_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2181_combout  & ((\datamem|data_ram~995_q ))) # (!\datamem|data_ram~2181_combout  & (\datamem|data_ram~739_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2181_combout ))))

	.dataa(\datamem|data_ram~739_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2181_combout ),
	.datad(\datamem|data_ram~995_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2182_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2182 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2183 (
// Equation(s):
// \datamem|data_ram~2183_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2180_combout  & ((\datamem|data_ram~2182_combout ))) # (!\datamem|data_ram~2180_combout  & (\datamem|data_ram~2175_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2180_combout ))))

	.dataa(\datamem|data_ram~2175_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2180_combout ),
	.datad(\datamem|data_ram~2182_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2183_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2183 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1347 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1347 .is_wysiwyg = "true";
defparam \datamem|data_ram~1347 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1315 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1315 .is_wysiwyg = "true";
defparam \datamem|data_ram~1315 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1283 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1283 .is_wysiwyg = "true";
defparam \datamem|data_ram~1283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2184 (
// Equation(s):
// \datamem|data_ram~2184_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1315_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1283_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1315_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1283_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2184_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2184 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1379 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1379 .is_wysiwyg = "true";
defparam \datamem|data_ram~1379 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2185 (
// Equation(s):
// \datamem|data_ram~2185_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2184_combout  & ((\datamem|data_ram~1379_q ))) # (!\datamem|data_ram~2184_combout  & (\datamem|data_ram~1347_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2184_combout 
// ))))

	.dataa(\datamem|data_ram~1347_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2184_combout ),
	.datad(\datamem|data_ram~1379_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2185_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2185 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1187 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1187 .is_wysiwyg = "true";
defparam \datamem|data_ram~1187 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1219 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1219 .is_wysiwyg = "true";
defparam \datamem|data_ram~1219 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1155 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1155 .is_wysiwyg = "true";
defparam \datamem|data_ram~1155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2186 (
// Equation(s):
// \datamem|data_ram~2186_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1219_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1155_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1219_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1155_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2186_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2186 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1251 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1251 .is_wysiwyg = "true";
defparam \datamem|data_ram~1251 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2187 (
// Equation(s):
// \datamem|data_ram~2187_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2186_combout  & ((\datamem|data_ram~1251_q ))) # (!\datamem|data_ram~2186_combout  & (\datamem|data_ram~1187_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2186_combout 
// ))))

	.dataa(\datamem|data_ram~1187_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2186_combout ),
	.datad(\datamem|data_ram~1251_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2187_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2187 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1091 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1091 .is_wysiwyg = "true";
defparam \datamem|data_ram~1091 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1059 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1059 .is_wysiwyg = "true";
defparam \datamem|data_ram~1059 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1027 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1027 .is_wysiwyg = "true";
defparam \datamem|data_ram~1027 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2188 (
// Equation(s):
// \datamem|data_ram~2188_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1059_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1027_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1059_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1027_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2188_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2188 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1123 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1123 .is_wysiwyg = "true";
defparam \datamem|data_ram~1123 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2189 (
// Equation(s):
// \datamem|data_ram~2189_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2188_combout  & ((\datamem|data_ram~1123_q ))) # (!\datamem|data_ram~2188_combout  & (\datamem|data_ram~1091_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2188_combout 
// ))))

	.dataa(\datamem|data_ram~1091_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2188_combout ),
	.datad(\datamem|data_ram~1123_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2189_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2189 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2190 (
// Equation(s):
// \datamem|data_ram~2190_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2187_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2189_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2187_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2189_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2190_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2190 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2190 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1443 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1443 .is_wysiwyg = "true";
defparam \datamem|data_ram~1443 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1475 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1475 .is_wysiwyg = "true";
defparam \datamem|data_ram~1475 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1411 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1411 .is_wysiwyg = "true";
defparam \datamem|data_ram~1411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2191 (
// Equation(s):
// \datamem|data_ram~2191_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1475_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1411_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1475_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1411_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2191_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2191 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1507 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1507 .is_wysiwyg = "true";
defparam \datamem|data_ram~1507 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2192 (
// Equation(s):
// \datamem|data_ram~2192_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2191_combout  & ((\datamem|data_ram~1507_q ))) # (!\datamem|data_ram~2191_combout  & (\datamem|data_ram~1443_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2191_combout 
// ))))

	.dataa(\datamem|data_ram~1443_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2191_combout ),
	.datad(\datamem|data_ram~1507_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2192_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2192 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2193 (
// Equation(s):
// \datamem|data_ram~2193_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2190_combout  & ((\datamem|data_ram~2192_combout ))) # (!\datamem|data_ram~2190_combout  & (\datamem|data_ram~2185_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2190_combout ))))

	.dataa(\datamem|data_ram~2185_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2190_combout ),
	.datad(\datamem|data_ram~2192_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2193_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2193 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~195 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~195 .is_wysiwyg = "true";
defparam \datamem|data_ram~195 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~163 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~163 .is_wysiwyg = "true";
defparam \datamem|data_ram~163 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~131 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~131 .is_wysiwyg = "true";
defparam \datamem|data_ram~131 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2194 (
// Equation(s):
// \datamem|data_ram~2194_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~163_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~131_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~163_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~131_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2194_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2194 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~227 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~227 .is_wysiwyg = "true";
defparam \datamem|data_ram~227 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2195 (
// Equation(s):
// \datamem|data_ram~2195_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2194_combout  & ((\datamem|data_ram~227_q ))) # (!\datamem|data_ram~2194_combout  & (\datamem|data_ram~195_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2194_combout ))))

	.dataa(\datamem|data_ram~195_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2194_combout ),
	.datad(\datamem|data_ram~227_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2195_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2195 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~291 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~291 .is_wysiwyg = "true";
defparam \datamem|data_ram~291 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~323 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~323 .is_wysiwyg = "true";
defparam \datamem|data_ram~323 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~259 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~259 .is_wysiwyg = "true";
defparam \datamem|data_ram~259 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2196 (
// Equation(s):
// \datamem|data_ram~2196_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~323_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~259_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~323_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~259_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2196_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2196 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~355 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~355 .is_wysiwyg = "true";
defparam \datamem|data_ram~355 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2197 (
// Equation(s):
// \datamem|data_ram~2197_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2196_combout  & ((\datamem|data_ram~355_q ))) # (!\datamem|data_ram~2196_combout  & (\datamem|data_ram~291_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2196_combout ))))

	.dataa(\datamem|data_ram~291_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2196_combout ),
	.datad(\datamem|data_ram~355_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2197_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2197 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~35 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~35 .is_wysiwyg = "true";
defparam \datamem|data_ram~35 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~67 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~67 .is_wysiwyg = "true";
defparam \datamem|data_ram~67 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~3 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~3 .is_wysiwyg = "true";
defparam \datamem|data_ram~3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2198 (
// Equation(s):
// \datamem|data_ram~2198_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~67_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~67_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2198_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2198 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~99 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~99 .is_wysiwyg = "true";
defparam \datamem|data_ram~99 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2199 (
// Equation(s):
// \datamem|data_ram~2199_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2198_combout  & ((\datamem|data_ram~99_q ))) # (!\datamem|data_ram~2198_combout  & (\datamem|data_ram~35_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2198_combout ))))

	.dataa(\datamem|data_ram~35_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2198_combout ),
	.datad(\datamem|data_ram~99_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2199_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2199 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2200 (
// Equation(s):
// \datamem|data_ram~2200_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2197_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2199_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2197_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2199_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2200_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2200 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~451 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~451 .is_wysiwyg = "true";
defparam \datamem|data_ram~451 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~419 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~419 .is_wysiwyg = "true";
defparam \datamem|data_ram~419 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~387 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~387 .is_wysiwyg = "true";
defparam \datamem|data_ram~387 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2201 (
// Equation(s):
// \datamem|data_ram~2201_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~419_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~387_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~419_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~387_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2201_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2201 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~483 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~483 .is_wysiwyg = "true";
defparam \datamem|data_ram~483 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2202 (
// Equation(s):
// \datamem|data_ram~2202_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2201_combout  & ((\datamem|data_ram~483_q ))) # (!\datamem|data_ram~2201_combout  & (\datamem|data_ram~451_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2201_combout ))))

	.dataa(\datamem|data_ram~451_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2201_combout ),
	.datad(\datamem|data_ram~483_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2202_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2202 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2203 (
// Equation(s):
// \datamem|data_ram~2203_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2200_combout  & ((\datamem|data_ram~2202_combout ))) # (!\datamem|data_ram~2200_combout  & (\datamem|data_ram~2195_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2200_combout ))))

	.dataa(\datamem|data_ram~2195_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2200_combout ),
	.datad(\datamem|data_ram~2202_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2203_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2203 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2204 (
// Equation(s):
// \datamem|data_ram~2204_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2193_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2203_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2193_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2203_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2204_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2204 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1731 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1731 .is_wysiwyg = "true";
defparam \datamem|data_ram~1731 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1859 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1859 .is_wysiwyg = "true";
defparam \datamem|data_ram~1859 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1603 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1603 .is_wysiwyg = "true";
defparam \datamem|data_ram~1603 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2205 (
// Equation(s):
// \datamem|data_ram~2205_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1859_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1603_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1859_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1603_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2205_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2205 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1987 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1987 .is_wysiwyg = "true";
defparam \datamem|data_ram~1987 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2206 (
// Equation(s):
// \datamem|data_ram~2206_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2205_combout  & ((\datamem|data_ram~1987_q ))) # (!\datamem|data_ram~2205_combout  & (\datamem|data_ram~1731_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2205_combout 
// ))))

	.dataa(\datamem|data_ram~1731_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2205_combout ),
	.datad(\datamem|data_ram~1987_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2206_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2206 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1827 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1827 .is_wysiwyg = "true";
defparam \datamem|data_ram~1827 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1699 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1699 .is_wysiwyg = "true";
defparam \datamem|data_ram~1699 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1571 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1571 .is_wysiwyg = "true";
defparam \datamem|data_ram~1571 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2207 (
// Equation(s):
// \datamem|data_ram~2207_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1699_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1571_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1699_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1571_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2207_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2207 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2207 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1955 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1955 .is_wysiwyg = "true";
defparam \datamem|data_ram~1955 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2208 (
// Equation(s):
// \datamem|data_ram~2208_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2207_combout  & ((\datamem|data_ram~1955_q ))) # (!\datamem|data_ram~2207_combout  & (\datamem|data_ram~1827_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2207_combout 
// ))))

	.dataa(\datamem|data_ram~1827_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2207_combout ),
	.datad(\datamem|data_ram~1955_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2208_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2208 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1667 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1667 .is_wysiwyg = "true";
defparam \datamem|data_ram~1667 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1795 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1795 .is_wysiwyg = "true";
defparam \datamem|data_ram~1795 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1539 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1539 .is_wysiwyg = "true";
defparam \datamem|data_ram~1539 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2209 (
// Equation(s):
// \datamem|data_ram~2209_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1795_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1539_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1795_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1539_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2209_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2209 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1923 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1923 .is_wysiwyg = "true";
defparam \datamem|data_ram~1923 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2210 (
// Equation(s):
// \datamem|data_ram~2210_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2209_combout  & ((\datamem|data_ram~1923_q ))) # (!\datamem|data_ram~2209_combout  & (\datamem|data_ram~1667_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2209_combout 
// ))))

	.dataa(\datamem|data_ram~1667_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2209_combout ),
	.datad(\datamem|data_ram~1923_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2210_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2210 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2211 (
// Equation(s):
// \datamem|data_ram~2211_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2208_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2210_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2208_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2210_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2211_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2211 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1891 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1891 .is_wysiwyg = "true";
defparam \datamem|data_ram~1891 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1763 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1763 .is_wysiwyg = "true";
defparam \datamem|data_ram~1763 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1635 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1635 .is_wysiwyg = "true";
defparam \datamem|data_ram~1635 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2212 (
// Equation(s):
// \datamem|data_ram~2212_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1763_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1635_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1763_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1635_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2212_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2212 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2019 (
	.clk(\clk~input_o ),
	.d(\WriteData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2019 .is_wysiwyg = "true";
defparam \datamem|data_ram~2019 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2213 (
// Equation(s):
// \datamem|data_ram~2213_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2212_combout  & ((\datamem|data_ram~2019_q ))) # (!\datamem|data_ram~2212_combout  & (\datamem|data_ram~1891_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2212_combout 
// ))))

	.dataa(\datamem|data_ram~1891_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2212_combout ),
	.datad(\datamem|data_ram~2019_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2213_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2213 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2214 (
// Equation(s):
// \datamem|data_ram~2214_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2211_combout  & ((\datamem|data_ram~2213_combout ))) # (!\datamem|data_ram~2211_combout  & (\datamem|data_ram~2206_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2211_combout ))))

	.dataa(\datamem|data_ram~2206_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2211_combout ),
	.datad(\datamem|data_ram~2213_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2214_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2214 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2215 (
// Equation(s):
// \datamem|data_ram~2215_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2204_combout  & ((\datamem|data_ram~2214_combout ))) # (!\datamem|data_ram~2204_combout  & (\datamem|data_ram~2183_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2204_combout ))))

	.dataa(\datamem|data_ram~2183_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2204_combout ),
	.datad(\datamem|data_ram~2214_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2215_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2215 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[3]~8 (
// Equation(s):
// \rvcpu|dp|resultmux|y[3]~8_combout  = (\datamem|data_ram~2215_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[3]~2_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2215_combout  & 
// (((\rvcpu|dp|pcadd4|sum[3]~2_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2215_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[3]~2_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[3]~8 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[3]~9 (
// Equation(s):
// \rvcpu|dp|resultmux|y[3]~9_combout  = (\rvcpu|dp|resultmux|y[3]~8_combout ) # ((\rvcpu|dp|alu|Mux28~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[3]~8_combout ),
	.datab(\rvcpu|dp|alu|Mux28~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[3]~9 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~163 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~163 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1780 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1780_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~195_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~131_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~195_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~131_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1780_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1780 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1780 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1781 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1781_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1780_combout  & ((\rvcpu|dp|rf|reg_file_arr~227_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1780_combout  & (\rvcpu|dp|rf|reg_file_arr~163_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1780_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~163_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1780_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~227_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1781_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1781 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1781 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1782 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1782_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~35_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~3_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~35_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~3_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1782_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1782 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1782 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1783 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1783_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1782_combout  & ((\rvcpu|dp|rf|reg_file_arr~99_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1782_combout  & (\rvcpu|dp|rf|reg_file_arr~67_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1782_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~67_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1782_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~99_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1783_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1783 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1783 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[3]~28 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[3]~28_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1781_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1783_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1781_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1783_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[3]~28 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux28~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux28~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[3]~9_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[3]~3_combout )))

	.dataa(\rvcpu|dp|ext|immext[3]~9_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[3]~3_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux28~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux28~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux28~1_combout  = (\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux28~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux28~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[3]~28_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux28~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux28~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux28~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux28~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux28~1_combout  & ((\rvcpu|dp|alu|Add1~6_combout ))) # 
// (!\rvcpu|dp|alu|Mux28~1_combout  & (\rvcpu|dp|alu|Add0~6_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~6_combout ),
	.datab(\rvcpu|dp|alu|Add1~6_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux28~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux28~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~3 (
// Equation(s):
// \DataAdr~3_combout  = (\reset~input_o  & (\Ext_DataAdr[3]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux28~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[3]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux28~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~3 .lut_mask = 16'h88B8;
defparam \DataAdr~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1316 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1316 .is_wysiwyg = "true";
defparam \datamem|data_ram~1316 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1284 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1284 .is_wysiwyg = "true";
defparam \datamem|data_ram~1284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2216 (
// Equation(s):
// \datamem|data_ram~2216_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1316_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1284_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1316_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1284_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2216_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2216 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1380 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1380 .is_wysiwyg = "true";
defparam \datamem|data_ram~1380 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2217 (
// Equation(s):
// \datamem|data_ram~2217_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2216_combout  & ((\datamem|data_ram~1380_q ))) # (!\datamem|data_ram~2216_combout  & (\datamem|data_ram~1348_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2216_combout 
// ))))

	.dataa(\datamem|data_ram~1348_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2216_combout ),
	.datad(\datamem|data_ram~1380_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2217_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2217 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1188 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1188 .is_wysiwyg = "true";
defparam \datamem|data_ram~1188 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1220 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1220 .is_wysiwyg = "true";
defparam \datamem|data_ram~1220 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1156 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1156 .is_wysiwyg = "true";
defparam \datamem|data_ram~1156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2218 (
// Equation(s):
// \datamem|data_ram~2218_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1220_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1156_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1220_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1156_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2218_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2218 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1252 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1252 .is_wysiwyg = "true";
defparam \datamem|data_ram~1252 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2219 (
// Equation(s):
// \datamem|data_ram~2219_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2218_combout  & ((\datamem|data_ram~1252_q ))) # (!\datamem|data_ram~2218_combout  & (\datamem|data_ram~1188_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2218_combout 
// ))))

	.dataa(\datamem|data_ram~1188_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2218_combout ),
	.datad(\datamem|data_ram~1252_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2219_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2219 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1092 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1092 .is_wysiwyg = "true";
defparam \datamem|data_ram~1092 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1060 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1060 .is_wysiwyg = "true";
defparam \datamem|data_ram~1060 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1028 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1028 .is_wysiwyg = "true";
defparam \datamem|data_ram~1028 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2220 (
// Equation(s):
// \datamem|data_ram~2220_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1060_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1028_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1060_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1028_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2220_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2220 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1124 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1124 .is_wysiwyg = "true";
defparam \datamem|data_ram~1124 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2221 (
// Equation(s):
// \datamem|data_ram~2221_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2220_combout  & ((\datamem|data_ram~1124_q ))) # (!\datamem|data_ram~2220_combout  & (\datamem|data_ram~1092_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2220_combout 
// ))))

	.dataa(\datamem|data_ram~1092_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2220_combout ),
	.datad(\datamem|data_ram~1124_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2221_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2221 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2222 (
// Equation(s):
// \datamem|data_ram~2222_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2219_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2221_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2219_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2221_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2222_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2222 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1444 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1444 .is_wysiwyg = "true";
defparam \datamem|data_ram~1444 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1476 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1476 .is_wysiwyg = "true";
defparam \datamem|data_ram~1476 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1412 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1412 .is_wysiwyg = "true";
defparam \datamem|data_ram~1412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2223 (
// Equation(s):
// \datamem|data_ram~2223_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1476_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1412_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1476_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1412_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2223_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2223 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1508 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1508 .is_wysiwyg = "true";
defparam \datamem|data_ram~1508 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2224 (
// Equation(s):
// \datamem|data_ram~2224_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2223_combout  & ((\datamem|data_ram~1508_q ))) # (!\datamem|data_ram~2223_combout  & (\datamem|data_ram~1444_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2223_combout 
// ))))

	.dataa(\datamem|data_ram~1444_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2223_combout ),
	.datad(\datamem|data_ram~1508_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2224_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2224 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2225 (
// Equation(s):
// \datamem|data_ram~2225_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2222_combout  & ((\datamem|data_ram~2224_combout ))) # (!\datamem|data_ram~2222_combout  & (\datamem|data_ram~2217_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2222_combout ))))

	.dataa(\datamem|data_ram~2217_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2222_combout ),
	.datad(\datamem|data_ram~2224_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2225_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2225 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~676 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~676 .is_wysiwyg = "true";
defparam \datamem|data_ram~676 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~804 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~804 .is_wysiwyg = "true";
defparam \datamem|data_ram~804 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~548 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~548 .is_wysiwyg = "true";
defparam \datamem|data_ram~548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2226 (
// Equation(s):
// \datamem|data_ram~2226_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~804_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~548_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~804_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~548_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2226_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2226 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~932 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~932 .is_wysiwyg = "true";
defparam \datamem|data_ram~932 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2227 (
// Equation(s):
// \datamem|data_ram~2227_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2226_combout  & ((\datamem|data_ram~932_q ))) # (!\datamem|data_ram~2226_combout  & (\datamem|data_ram~676_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2226_combout ))))

	.dataa(\datamem|data_ram~676_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2226_combout ),
	.datad(\datamem|data_ram~932_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2227_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2227 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~836 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~836 .is_wysiwyg = "true";
defparam \datamem|data_ram~836 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~708 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~708 .is_wysiwyg = "true";
defparam \datamem|data_ram~708 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~580 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~580 .is_wysiwyg = "true";
defparam \datamem|data_ram~580 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2228 (
// Equation(s):
// \datamem|data_ram~2228_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~708_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~580_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~708_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~580_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2228_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2228 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~964 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~964 .is_wysiwyg = "true";
defparam \datamem|data_ram~964 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2229 (
// Equation(s):
// \datamem|data_ram~2229_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2228_combout  & ((\datamem|data_ram~964_q ))) # (!\datamem|data_ram~2228_combout  & (\datamem|data_ram~836_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2228_combout ))))

	.dataa(\datamem|data_ram~836_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2228_combout ),
	.datad(\datamem|data_ram~964_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2229_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2229 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~772 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~772 .is_wysiwyg = "true";
defparam \datamem|data_ram~772 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~644 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~644 .is_wysiwyg = "true";
defparam \datamem|data_ram~644 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~516 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~516 .is_wysiwyg = "true";
defparam \datamem|data_ram~516 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2230 (
// Equation(s):
// \datamem|data_ram~2230_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~644_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~516_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~644_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~516_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2230_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2230 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~900 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~900 .is_wysiwyg = "true";
defparam \datamem|data_ram~900 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2231 (
// Equation(s):
// \datamem|data_ram~2231_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2230_combout  & ((\datamem|data_ram~900_q ))) # (!\datamem|data_ram~2230_combout  & (\datamem|data_ram~772_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2230_combout ))))

	.dataa(\datamem|data_ram~772_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2230_combout ),
	.datad(\datamem|data_ram~900_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2231_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2231 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2232 (
// Equation(s):
// \datamem|data_ram~2232_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2229_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2231_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2229_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2231_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2232_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2232 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~740 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~740 .is_wysiwyg = "true";
defparam \datamem|data_ram~740 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~868 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~868 .is_wysiwyg = "true";
defparam \datamem|data_ram~868 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~612 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~612 .is_wysiwyg = "true";
defparam \datamem|data_ram~612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2233 (
// Equation(s):
// \datamem|data_ram~2233_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~868_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~612_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~868_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~612_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2233_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2233 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~996 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~996 .is_wysiwyg = "true";
defparam \datamem|data_ram~996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2234 (
// Equation(s):
// \datamem|data_ram~2234_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2233_combout  & ((\datamem|data_ram~996_q ))) # (!\datamem|data_ram~2233_combout  & (\datamem|data_ram~740_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2233_combout ))))

	.dataa(\datamem|data_ram~740_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2233_combout ),
	.datad(\datamem|data_ram~996_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2234_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2234 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2235 (
// Equation(s):
// \datamem|data_ram~2235_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2232_combout  & ((\datamem|data_ram~2234_combout ))) # (!\datamem|data_ram~2232_combout  & (\datamem|data_ram~2227_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2232_combout ))))

	.dataa(\datamem|data_ram~2227_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2232_combout ),
	.datad(\datamem|data_ram~2234_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2235_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2235 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~196 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~196 .is_wysiwyg = "true";
defparam \datamem|data_ram~196 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~164 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~164 .is_wysiwyg = "true";
defparam \datamem|data_ram~164 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~132 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~132 .is_wysiwyg = "true";
defparam \datamem|data_ram~132 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2236 (
// Equation(s):
// \datamem|data_ram~2236_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~164_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~132_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~164_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~132_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2236_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2236 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~228 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~228 .is_wysiwyg = "true";
defparam \datamem|data_ram~228 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2237 (
// Equation(s):
// \datamem|data_ram~2237_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2236_combout  & ((\datamem|data_ram~228_q ))) # (!\datamem|data_ram~2236_combout  & (\datamem|data_ram~196_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2236_combout ))))

	.dataa(\datamem|data_ram~196_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2236_combout ),
	.datad(\datamem|data_ram~228_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2237_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2237 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~292 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~292 .is_wysiwyg = "true";
defparam \datamem|data_ram~292 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~324 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~324 .is_wysiwyg = "true";
defparam \datamem|data_ram~324 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~260 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~260 .is_wysiwyg = "true";
defparam \datamem|data_ram~260 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2238 (
// Equation(s):
// \datamem|data_ram~2238_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~324_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~260_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~324_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~260_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2238_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2238 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~356 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~356 .is_wysiwyg = "true";
defparam \datamem|data_ram~356 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2239 (
// Equation(s):
// \datamem|data_ram~2239_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2238_combout  & ((\datamem|data_ram~356_q ))) # (!\datamem|data_ram~2238_combout  & (\datamem|data_ram~292_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2238_combout ))))

	.dataa(\datamem|data_ram~292_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2238_combout ),
	.datad(\datamem|data_ram~356_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2239_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2239 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~36 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~36 .is_wysiwyg = "true";
defparam \datamem|data_ram~36 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~68 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~68 .is_wysiwyg = "true";
defparam \datamem|data_ram~68 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~4 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~4 .is_wysiwyg = "true";
defparam \datamem|data_ram~4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2240 (
// Equation(s):
// \datamem|data_ram~2240_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~68_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~4_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~68_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~4_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2240_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2240 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~100 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~100 .is_wysiwyg = "true";
defparam \datamem|data_ram~100 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2241 (
// Equation(s):
// \datamem|data_ram~2241_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2240_combout  & ((\datamem|data_ram~100_q ))) # (!\datamem|data_ram~2240_combout  & (\datamem|data_ram~36_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2240_combout ))))

	.dataa(\datamem|data_ram~36_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2240_combout ),
	.datad(\datamem|data_ram~100_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2241_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2241 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2242 (
// Equation(s):
// \datamem|data_ram~2242_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2239_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2241_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2239_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2241_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2242_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2242 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~452 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~452 .is_wysiwyg = "true";
defparam \datamem|data_ram~452 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~420 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~420 .is_wysiwyg = "true";
defparam \datamem|data_ram~420 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~388 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~388 .is_wysiwyg = "true";
defparam \datamem|data_ram~388 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2243 (
// Equation(s):
// \datamem|data_ram~2243_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~420_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~388_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~420_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~388_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2243_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2243 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~484 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~484 .is_wysiwyg = "true";
defparam \datamem|data_ram~484 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2244 (
// Equation(s):
// \datamem|data_ram~2244_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2243_combout  & ((\datamem|data_ram~484_q ))) # (!\datamem|data_ram~2243_combout  & (\datamem|data_ram~452_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2243_combout ))))

	.dataa(\datamem|data_ram~452_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2243_combout ),
	.datad(\datamem|data_ram~484_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2244_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2244 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2245 (
// Equation(s):
// \datamem|data_ram~2245_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2242_combout  & ((\datamem|data_ram~2244_combout ))) # (!\datamem|data_ram~2242_combout  & (\datamem|data_ram~2237_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2242_combout ))))

	.dataa(\datamem|data_ram~2237_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2242_combout ),
	.datad(\datamem|data_ram~2244_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2245_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2245 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2246 (
// Equation(s):
// \datamem|data_ram~2246_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2235_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2245_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2235_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2245_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2246_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2246 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1732 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1732 .is_wysiwyg = "true";
defparam \datamem|data_ram~1732 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1860 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1860 .is_wysiwyg = "true";
defparam \datamem|data_ram~1860 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1604 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1604 .is_wysiwyg = "true";
defparam \datamem|data_ram~1604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2247 (
// Equation(s):
// \datamem|data_ram~2247_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1860_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1604_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1860_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1604_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2247_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2247 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1988 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1988 .is_wysiwyg = "true";
defparam \datamem|data_ram~1988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2248 (
// Equation(s):
// \datamem|data_ram~2248_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2247_combout  & ((\datamem|data_ram~1988_q ))) # (!\datamem|data_ram~2247_combout  & (\datamem|data_ram~1732_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2247_combout 
// ))))

	.dataa(\datamem|data_ram~1732_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2247_combout ),
	.datad(\datamem|data_ram~1988_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2248_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2248 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1828 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1828 .is_wysiwyg = "true";
defparam \datamem|data_ram~1828 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1700 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1700 .is_wysiwyg = "true";
defparam \datamem|data_ram~1700 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1572 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1572 .is_wysiwyg = "true";
defparam \datamem|data_ram~1572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2249 (
// Equation(s):
// \datamem|data_ram~2249_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1700_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1572_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1700_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1572_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2249_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2249 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1956 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1956 .is_wysiwyg = "true";
defparam \datamem|data_ram~1956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2250 (
// Equation(s):
// \datamem|data_ram~2250_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2249_combout  & ((\datamem|data_ram~1956_q ))) # (!\datamem|data_ram~2249_combout  & (\datamem|data_ram~1828_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2249_combout 
// ))))

	.dataa(\datamem|data_ram~1828_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2249_combout ),
	.datad(\datamem|data_ram~1956_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2250_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2250 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1668 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1668 .is_wysiwyg = "true";
defparam \datamem|data_ram~1668 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1796 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1796 .is_wysiwyg = "true";
defparam \datamem|data_ram~1796 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1540 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1540 .is_wysiwyg = "true";
defparam \datamem|data_ram~1540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2251 (
// Equation(s):
// \datamem|data_ram~2251_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1796_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1540_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1796_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1540_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2251_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2251 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1924 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1924 .is_wysiwyg = "true";
defparam \datamem|data_ram~1924 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2252 (
// Equation(s):
// \datamem|data_ram~2252_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2251_combout  & ((\datamem|data_ram~1924_q ))) # (!\datamem|data_ram~2251_combout  & (\datamem|data_ram~1668_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2251_combout 
// ))))

	.dataa(\datamem|data_ram~1668_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2251_combout ),
	.datad(\datamem|data_ram~1924_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2252_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2252 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2253 (
// Equation(s):
// \datamem|data_ram~2253_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2250_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2252_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2250_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2252_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2253_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2253 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1892 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1892 .is_wysiwyg = "true";
defparam \datamem|data_ram~1892 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1764 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1764 .is_wysiwyg = "true";
defparam \datamem|data_ram~1764 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1636 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1636 .is_wysiwyg = "true";
defparam \datamem|data_ram~1636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2254 (
// Equation(s):
// \datamem|data_ram~2254_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1764_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1636_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1764_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1636_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2254_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2254 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2020 (
	.clk(\clk~input_o ),
	.d(\WriteData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2020 .is_wysiwyg = "true";
defparam \datamem|data_ram~2020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2255 (
// Equation(s):
// \datamem|data_ram~2255_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2254_combout  & ((\datamem|data_ram~2020_q ))) # (!\datamem|data_ram~2254_combout  & (\datamem|data_ram~1892_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2254_combout 
// ))))

	.dataa(\datamem|data_ram~1892_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2254_combout ),
	.datad(\datamem|data_ram~2020_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2255_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2255 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2256 (
// Equation(s):
// \datamem|data_ram~2256_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2253_combout  & ((\datamem|data_ram~2255_combout ))) # (!\datamem|data_ram~2253_combout  & (\datamem|data_ram~2248_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2253_combout ))))

	.dataa(\datamem|data_ram~2248_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2253_combout ),
	.datad(\datamem|data_ram~2255_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2256_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2256 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2257 (
// Equation(s):
// \datamem|data_ram~2257_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2246_combout  & ((\datamem|data_ram~2256_combout ))) # (!\datamem|data_ram~2246_combout  & (\datamem|data_ram~2225_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2246_combout ))))

	.dataa(\datamem|data_ram~2225_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2246_combout ),
	.datad(\datamem|data_ram~2256_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2257_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2257 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[4]~10 (
// Equation(s):
// \rvcpu|dp|resultmux|y[4]~10_combout  = (\datamem|data_ram~2257_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[4]~4_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2257_combout  & 
// (((\rvcpu|dp|pcadd4|sum[4]~4_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2257_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[4]~4_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[4]~10 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[4]~11 (
// Equation(s):
// \rvcpu|dp|resultmux|y[4]~11_combout  = (\rvcpu|dp|resultmux|y[4]~10_combout ) # ((\rvcpu|dp|alu|Mux27~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[4]~10_combout ),
	.datab(\rvcpu|dp|alu|Mux27~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[4]~11 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~164 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~164 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1776 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1776_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~196_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~132_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~196_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~132_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1776_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1776 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1776 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1777 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1777_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1776_combout  & ((\rvcpu|dp|rf|reg_file_arr~228_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1776_combout  & (\rvcpu|dp|rf|reg_file_arr~164_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1776_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~164_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1776_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~228_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1777_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1777 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1777 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1778 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1778_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~36_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~4_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~36_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~4_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1778_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1778 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1778 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1779 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1779_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1778_combout  & ((\rvcpu|dp|rf|reg_file_arr~100_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1778_combout  & (\rvcpu|dp|rf|reg_file_arr~68_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1778_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~68_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1778_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~100_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1779_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1779 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1779 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[4]~27 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[4]~27_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1777_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1779_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1777_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1779_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[4]~27 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux27~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux27~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~8_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~8_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~8_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux27~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux27~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux27~1_combout  = (\rvcpu|dp|rf|rd_data1[4]~27_combout  & ((\rvcpu|dp|alu|Mux27~0_combout ) # ((\rvcpu|dp|srcbmux|y[4]~29_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[4]~27_combout  & 
// (\rvcpu|dp|alu|Mux27~0_combout  & ((\rvcpu|dp|srcbmux|y[4]~29_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[4]~27_combout ),
	.datab(\rvcpu|dp|srcbmux|y[4]~29_combout ),
	.datac(\rvcpu|dp|alu|Mux27~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux27~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~4 (
// Equation(s):
// \DataAdr~4_combout  = (\reset~input_o  & (\Ext_DataAdr[4]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux27~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[4]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux27~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~4 .lut_mask = 16'h88B8;
defparam \DataAdr~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~807 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~807 .is_wysiwyg = "true";
defparam \datamem|data_ram~807 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~551 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~551 .is_wysiwyg = "true";
defparam \datamem|data_ram~551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2342 (
// Equation(s):
// \datamem|data_ram~2342_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~807_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~551_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~807_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~551_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2342_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2342 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~935 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~935 .is_wysiwyg = "true";
defparam \datamem|data_ram~935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2343 (
// Equation(s):
// \datamem|data_ram~2343_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2342_combout  & ((\datamem|data_ram~935_q ))) # (!\datamem|data_ram~2342_combout  & (\datamem|data_ram~679_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2342_combout ))))

	.dataa(\datamem|data_ram~679_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2342_combout ),
	.datad(\datamem|data_ram~935_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2343_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2343 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~839 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~839 .is_wysiwyg = "true";
defparam \datamem|data_ram~839 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~711 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~711 .is_wysiwyg = "true";
defparam \datamem|data_ram~711 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~583 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~583 .is_wysiwyg = "true";
defparam \datamem|data_ram~583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2344 (
// Equation(s):
// \datamem|data_ram~2344_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~711_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~583_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~711_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~583_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2344_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2344 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~967 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~967 .is_wysiwyg = "true";
defparam \datamem|data_ram~967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2345 (
// Equation(s):
// \datamem|data_ram~2345_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2344_combout  & ((\datamem|data_ram~967_q ))) # (!\datamem|data_ram~2344_combout  & (\datamem|data_ram~839_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2344_combout ))))

	.dataa(\datamem|data_ram~839_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2344_combout ),
	.datad(\datamem|data_ram~967_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2345_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2345 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~775 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~775 .is_wysiwyg = "true";
defparam \datamem|data_ram~775 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~647 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~647 .is_wysiwyg = "true";
defparam \datamem|data_ram~647 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~519 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~519 .is_wysiwyg = "true";
defparam \datamem|data_ram~519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2346 (
// Equation(s):
// \datamem|data_ram~2346_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~647_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~519_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~647_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~519_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2346_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2346 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~903 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~903 .is_wysiwyg = "true";
defparam \datamem|data_ram~903 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2347 (
// Equation(s):
// \datamem|data_ram~2347_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2346_combout  & ((\datamem|data_ram~903_q ))) # (!\datamem|data_ram~2346_combout  & (\datamem|data_ram~775_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2346_combout ))))

	.dataa(\datamem|data_ram~775_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2346_combout ),
	.datad(\datamem|data_ram~903_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2347_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2347 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2348 (
// Equation(s):
// \datamem|data_ram~2348_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2345_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2347_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2345_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2347_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2348_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2348 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~743 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~743 .is_wysiwyg = "true";
defparam \datamem|data_ram~743 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~871 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~871 .is_wysiwyg = "true";
defparam \datamem|data_ram~871 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~615 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~615 .is_wysiwyg = "true";
defparam \datamem|data_ram~615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2349 (
// Equation(s):
// \datamem|data_ram~2349_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~871_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~615_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~871_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~615_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2349_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2349 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~999 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~999 .is_wysiwyg = "true";
defparam \datamem|data_ram~999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2350 (
// Equation(s):
// \datamem|data_ram~2350_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2349_combout  & ((\datamem|data_ram~999_q ))) # (!\datamem|data_ram~2349_combout  & (\datamem|data_ram~743_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2349_combout ))))

	.dataa(\datamem|data_ram~743_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2349_combout ),
	.datad(\datamem|data_ram~999_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2350_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2350 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2351 (
// Equation(s):
// \datamem|data_ram~2351_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2348_combout  & ((\datamem|data_ram~2350_combout ))) # (!\datamem|data_ram~2348_combout  & (\datamem|data_ram~2343_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2348_combout ))))

	.dataa(\datamem|data_ram~2343_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2348_combout ),
	.datad(\datamem|data_ram~2350_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2351_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2351 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1351 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1351 .is_wysiwyg = "true";
defparam \datamem|data_ram~1351 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1319 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1319 .is_wysiwyg = "true";
defparam \datamem|data_ram~1319 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1287 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1287 .is_wysiwyg = "true";
defparam \datamem|data_ram~1287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2352 (
// Equation(s):
// \datamem|data_ram~2352_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1319_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1287_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1319_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1287_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2352_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2352 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1383 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1383 .is_wysiwyg = "true";
defparam \datamem|data_ram~1383 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2353 (
// Equation(s):
// \datamem|data_ram~2353_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2352_combout  & ((\datamem|data_ram~1383_q ))) # (!\datamem|data_ram~2352_combout  & (\datamem|data_ram~1351_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2352_combout 
// ))))

	.dataa(\datamem|data_ram~1351_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2352_combout ),
	.datad(\datamem|data_ram~1383_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2353_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2353 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1191 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1191 .is_wysiwyg = "true";
defparam \datamem|data_ram~1191 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1223 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1223 .is_wysiwyg = "true";
defparam \datamem|data_ram~1223 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1159 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1159 .is_wysiwyg = "true";
defparam \datamem|data_ram~1159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2354 (
// Equation(s):
// \datamem|data_ram~2354_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1223_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1159_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1223_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1159_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2354_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2354 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1255 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1255 .is_wysiwyg = "true";
defparam \datamem|data_ram~1255 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2355 (
// Equation(s):
// \datamem|data_ram~2355_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2354_combout  & ((\datamem|data_ram~1255_q ))) # (!\datamem|data_ram~2354_combout  & (\datamem|data_ram~1191_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2354_combout 
// ))))

	.dataa(\datamem|data_ram~1191_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2354_combout ),
	.datad(\datamem|data_ram~1255_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2355_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2355 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1095 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1095 .is_wysiwyg = "true";
defparam \datamem|data_ram~1095 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1063 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1063 .is_wysiwyg = "true";
defparam \datamem|data_ram~1063 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1031 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1031 .is_wysiwyg = "true";
defparam \datamem|data_ram~1031 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2356 (
// Equation(s):
// \datamem|data_ram~2356_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1063_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1031_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1063_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1031_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2356_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2356 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1127 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1127 .is_wysiwyg = "true";
defparam \datamem|data_ram~1127 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2357 (
// Equation(s):
// \datamem|data_ram~2357_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2356_combout  & ((\datamem|data_ram~1127_q ))) # (!\datamem|data_ram~2356_combout  & (\datamem|data_ram~1095_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2356_combout 
// ))))

	.dataa(\datamem|data_ram~1095_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2356_combout ),
	.datad(\datamem|data_ram~1127_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2357_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2357 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2358 (
// Equation(s):
// \datamem|data_ram~2358_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2355_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2357_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2355_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2357_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2358_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2358 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2358 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1447 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1447 .is_wysiwyg = "true";
defparam \datamem|data_ram~1447 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1479 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1479 .is_wysiwyg = "true";
defparam \datamem|data_ram~1479 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1415 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1415 .is_wysiwyg = "true";
defparam \datamem|data_ram~1415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2359 (
// Equation(s):
// \datamem|data_ram~2359_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1479_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1415_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1479_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1415_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2359_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2359 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1511 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1511 .is_wysiwyg = "true";
defparam \datamem|data_ram~1511 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2360 (
// Equation(s):
// \datamem|data_ram~2360_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2359_combout  & ((\datamem|data_ram~1511_q ))) # (!\datamem|data_ram~2359_combout  & (\datamem|data_ram~1447_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2359_combout 
// ))))

	.dataa(\datamem|data_ram~1447_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2359_combout ),
	.datad(\datamem|data_ram~1511_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2360_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2360 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2361 (
// Equation(s):
// \datamem|data_ram~2361_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2358_combout  & ((\datamem|data_ram~2360_combout ))) # (!\datamem|data_ram~2358_combout  & (\datamem|data_ram~2353_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2358_combout ))))

	.dataa(\datamem|data_ram~2353_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2358_combout ),
	.datad(\datamem|data_ram~2360_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2361_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2361 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~199 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~199 .is_wysiwyg = "true";
defparam \datamem|data_ram~199 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~167 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~167 .is_wysiwyg = "true";
defparam \datamem|data_ram~167 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~135 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~135 .is_wysiwyg = "true";
defparam \datamem|data_ram~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2362 (
// Equation(s):
// \datamem|data_ram~2362_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~167_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~135_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~167_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~135_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2362_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2362 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~231 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~231 .is_wysiwyg = "true";
defparam \datamem|data_ram~231 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2363 (
// Equation(s):
// \datamem|data_ram~2363_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2362_combout  & ((\datamem|data_ram~231_q ))) # (!\datamem|data_ram~2362_combout  & (\datamem|data_ram~199_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2362_combout ))))

	.dataa(\datamem|data_ram~199_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2362_combout ),
	.datad(\datamem|data_ram~231_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2363_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2363 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~295 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~295 .is_wysiwyg = "true";
defparam \datamem|data_ram~295 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~327 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~327 .is_wysiwyg = "true";
defparam \datamem|data_ram~327 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~263 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~263 .is_wysiwyg = "true";
defparam \datamem|data_ram~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2364 (
// Equation(s):
// \datamem|data_ram~2364_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~327_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~263_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~327_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~263_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2364_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2364 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~359 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~359 .is_wysiwyg = "true";
defparam \datamem|data_ram~359 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2365 (
// Equation(s):
// \datamem|data_ram~2365_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2364_combout  & ((\datamem|data_ram~359_q ))) # (!\datamem|data_ram~2364_combout  & (\datamem|data_ram~295_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2364_combout ))))

	.dataa(\datamem|data_ram~295_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2364_combout ),
	.datad(\datamem|data_ram~359_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2365_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2365 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~39 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~39 .is_wysiwyg = "true";
defparam \datamem|data_ram~39 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~71 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~71 .is_wysiwyg = "true";
defparam \datamem|data_ram~71 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~7 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~7 .is_wysiwyg = "true";
defparam \datamem|data_ram~7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2366 (
// Equation(s):
// \datamem|data_ram~2366_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~71_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~7_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~71_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~7_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2366_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2366 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~103 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~103 .is_wysiwyg = "true";
defparam \datamem|data_ram~103 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2367 (
// Equation(s):
// \datamem|data_ram~2367_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2366_combout  & ((\datamem|data_ram~103_q ))) # (!\datamem|data_ram~2366_combout  & (\datamem|data_ram~39_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2366_combout ))))

	.dataa(\datamem|data_ram~39_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2366_combout ),
	.datad(\datamem|data_ram~103_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2367_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2367 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2368 (
// Equation(s):
// \datamem|data_ram~2368_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2365_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2367_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2365_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2367_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2368_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2368 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~455 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~455 .is_wysiwyg = "true";
defparam \datamem|data_ram~455 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~423 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~423 .is_wysiwyg = "true";
defparam \datamem|data_ram~423 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~391 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~391 .is_wysiwyg = "true";
defparam \datamem|data_ram~391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2369 (
// Equation(s):
// \datamem|data_ram~2369_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~423_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~391_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~423_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~391_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2369_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2369 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~487 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~487 .is_wysiwyg = "true";
defparam \datamem|data_ram~487 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2370 (
// Equation(s):
// \datamem|data_ram~2370_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2369_combout  & ((\datamem|data_ram~487_q ))) # (!\datamem|data_ram~2369_combout  & (\datamem|data_ram~455_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2369_combout ))))

	.dataa(\datamem|data_ram~455_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2369_combout ),
	.datad(\datamem|data_ram~487_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2370_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2370 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2371 (
// Equation(s):
// \datamem|data_ram~2371_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2368_combout  & ((\datamem|data_ram~2370_combout ))) # (!\datamem|data_ram~2368_combout  & (\datamem|data_ram~2363_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2368_combout ))))

	.dataa(\datamem|data_ram~2363_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2368_combout ),
	.datad(\datamem|data_ram~2370_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2371_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2371 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2372 (
// Equation(s):
// \datamem|data_ram~2372_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2361_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2371_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2361_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2371_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2372_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2372 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1735 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1735 .is_wysiwyg = "true";
defparam \datamem|data_ram~1735 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1863 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1863 .is_wysiwyg = "true";
defparam \datamem|data_ram~1863 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1607 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1607 .is_wysiwyg = "true";
defparam \datamem|data_ram~1607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2373 (
// Equation(s):
// \datamem|data_ram~2373_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1863_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1607_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1863_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1607_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2373_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2373 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1991 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1991 .is_wysiwyg = "true";
defparam \datamem|data_ram~1991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2374 (
// Equation(s):
// \datamem|data_ram~2374_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2373_combout  & ((\datamem|data_ram~1991_q ))) # (!\datamem|data_ram~2373_combout  & (\datamem|data_ram~1735_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2373_combout 
// ))))

	.dataa(\datamem|data_ram~1735_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2373_combout ),
	.datad(\datamem|data_ram~1991_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2374_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2374 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1831 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1831 .is_wysiwyg = "true";
defparam \datamem|data_ram~1831 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1703 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1703 .is_wysiwyg = "true";
defparam \datamem|data_ram~1703 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1575 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1575 .is_wysiwyg = "true";
defparam \datamem|data_ram~1575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2375 (
// Equation(s):
// \datamem|data_ram~2375_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1703_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1575_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1703_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1575_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2375_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2375 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1959 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1959 .is_wysiwyg = "true";
defparam \datamem|data_ram~1959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2376 (
// Equation(s):
// \datamem|data_ram~2376_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2375_combout  & ((\datamem|data_ram~1959_q ))) # (!\datamem|data_ram~2375_combout  & (\datamem|data_ram~1831_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2375_combout 
// ))))

	.dataa(\datamem|data_ram~1831_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2375_combout ),
	.datad(\datamem|data_ram~1959_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2376_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2376 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1671 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1671 .is_wysiwyg = "true";
defparam \datamem|data_ram~1671 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1799 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1799 .is_wysiwyg = "true";
defparam \datamem|data_ram~1799 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1543 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1543 .is_wysiwyg = "true";
defparam \datamem|data_ram~1543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2377 (
// Equation(s):
// \datamem|data_ram~2377_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1799_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1543_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1799_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1543_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2377_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2377 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2377 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1927 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1927 .is_wysiwyg = "true";
defparam \datamem|data_ram~1927 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2378 (
// Equation(s):
// \datamem|data_ram~2378_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2377_combout  & ((\datamem|data_ram~1927_q ))) # (!\datamem|data_ram~2377_combout  & (\datamem|data_ram~1671_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2377_combout 
// ))))

	.dataa(\datamem|data_ram~1671_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2377_combout ),
	.datad(\datamem|data_ram~1927_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2378_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2378 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2379 (
// Equation(s):
// \datamem|data_ram~2379_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2376_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2378_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2376_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2378_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2379_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2379 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1895 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1895 .is_wysiwyg = "true";
defparam \datamem|data_ram~1895 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1767 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1767 .is_wysiwyg = "true";
defparam \datamem|data_ram~1767 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1639 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1639 .is_wysiwyg = "true";
defparam \datamem|data_ram~1639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2380 (
// Equation(s):
// \datamem|data_ram~2380_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1767_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1639_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1767_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1639_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2380_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2380 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2380 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2023 (
	.clk(\clk~input_o ),
	.d(\WriteData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2023 .is_wysiwyg = "true";
defparam \datamem|data_ram~2023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2381 (
// Equation(s):
// \datamem|data_ram~2381_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2380_combout  & ((\datamem|data_ram~2023_q ))) # (!\datamem|data_ram~2380_combout  & (\datamem|data_ram~1895_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2380_combout 
// ))))

	.dataa(\datamem|data_ram~1895_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2380_combout ),
	.datad(\datamem|data_ram~2023_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2381_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2381 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2382 (
// Equation(s):
// \datamem|data_ram~2382_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2379_combout  & ((\datamem|data_ram~2381_combout ))) # (!\datamem|data_ram~2379_combout  & (\datamem|data_ram~2374_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2379_combout ))))

	.dataa(\datamem|data_ram~2374_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2379_combout ),
	.datad(\datamem|data_ram~2381_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2382_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2382 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2383 (
// Equation(s):
// \datamem|data_ram~2383_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2372_combout  & ((\datamem|data_ram~2382_combout ))) # (!\datamem|data_ram~2372_combout  & (\datamem|data_ram~2351_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2372_combout ))))

	.dataa(\datamem|data_ram~2351_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2372_combout ),
	.datad(\datamem|data_ram~2382_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2383_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2383 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[7]~16 (
// Equation(s):
// \rvcpu|dp|resultmux|y[7]~16_combout  = (\datamem|data_ram~2383_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[7]~10_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2383_combout  & 
// (((\rvcpu|dp|pcadd4|sum[7]~10_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2383_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[7]~10_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[7]~16 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[7]~17 (
// Equation(s):
// \rvcpu|dp|resultmux|y[7]~17_combout  = (\rvcpu|dp|resultmux|y[7]~16_combout ) # ((\rvcpu|dp|alu|Mux24~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[7]~16_combout ),
	.datab(\rvcpu|dp|alu|Mux24~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[7]~17 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~167 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~167 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1764 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1764_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~199_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~135_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~199_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~135_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1764_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1764 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1764 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1765 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1765_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1764_combout  & ((\rvcpu|dp|rf|reg_file_arr~231_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1764_combout  & (\rvcpu|dp|rf|reg_file_arr~167_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1764_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~167_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1764_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~231_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1765_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1765 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1765 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1766 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1766_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~39_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~7_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~39_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~7_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1766_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1766 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1766 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1767 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1767_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1766_combout  & ((\rvcpu|dp|rf|reg_file_arr~103_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1766_combout  & (\rvcpu|dp|rf|reg_file_arr~71_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1766_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~71_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1766_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~103_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1767_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1767 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1767 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[7]~24 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[7]~24_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1765_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1767_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1765_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1767_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[7]~24 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[7]~24 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[7]~24_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[7]~7_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[7]~7_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[7]~24 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[6]~25 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[6]~25_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~29_combout  & (\instrmem|instr_ram~37_combout ))) # (!\rvcpu|c|md|WideOr3~3_combout  & (((\rvcpu|dp|rf|rd_data2[6]~6_combout ))))

	.dataa(\instrmem|instr_ram~29_combout ),
	.datab(\instrmem|instr_ram~37_combout ),
	.datac(\rvcpu|dp|rf|rd_data2[6]~6_combout ),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[6]~25 .lut_mask = 16'h88F0;
defparam \rvcpu|dp|srcbmux|y[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~12 (
// Equation(s):
// \rvcpu|dp|alu|Add0~12_combout  = ((\rvcpu|dp|rf|rd_data1[6]~25_combout  $ (\rvcpu|dp|srcbmux|y[6]~25_combout  $ (!\rvcpu|dp|alu|Add0~11 )))) # (GND)
// \rvcpu|dp|alu|Add0~13  = CARRY((\rvcpu|dp|rf|rd_data1[6]~25_combout  & ((\rvcpu|dp|srcbmux|y[6]~25_combout ) # (!\rvcpu|dp|alu|Add0~11 ))) # (!\rvcpu|dp|rf|rd_data1[6]~25_combout  & (\rvcpu|dp|srcbmux|y[6]~25_combout  & !\rvcpu|dp|alu|Add0~11 )))

	.dataa(\rvcpu|dp|rf|rd_data1[6]~25_combout ),
	.datab(\rvcpu|dp|srcbmux|y[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~11 ),
	.combout(\rvcpu|dp|alu|Add0~12_combout ),
	.cout(\rvcpu|dp|alu|Add0~13 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~12 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~14 (
// Equation(s):
// \rvcpu|dp|alu|Add0~14_combout  = (\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((\rvcpu|dp|srcbmux|y[7]~24_combout  & (\rvcpu|dp|alu|Add0~13  & VCC)) # (!\rvcpu|dp|srcbmux|y[7]~24_combout  & (!\rvcpu|dp|alu|Add0~13 )))) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  
// & ((\rvcpu|dp|srcbmux|y[7]~24_combout  & (!\rvcpu|dp|alu|Add0~13 )) # (!\rvcpu|dp|srcbmux|y[7]~24_combout  & ((\rvcpu|dp|alu|Add0~13 ) # (GND)))))
// \rvcpu|dp|alu|Add0~15  = CARRY((\rvcpu|dp|rf|rd_data1[7]~24_combout  & (!\rvcpu|dp|srcbmux|y[7]~24_combout  & !\rvcpu|dp|alu|Add0~13 )) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((!\rvcpu|dp|alu|Add0~13 ) # (!\rvcpu|dp|srcbmux|y[7]~24_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[7]~24_combout ),
	.datab(\rvcpu|dp|srcbmux|y[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~13 ),
	.combout(\rvcpu|dp|alu|Add0~14_combout ),
	.cout(\rvcpu|dp|alu|Add0~15 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~14 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~12 (
// Equation(s):
// \rvcpu|dp|alu|Add1~12_combout  = ((\rvcpu|dp|rf|rd_data1[6]~25_combout  $ (\rvcpu|dp|srcbmux|y[6]~25_combout  $ (\rvcpu|dp|alu|Add1~11 )))) # (GND)
// \rvcpu|dp|alu|Add1~13  = CARRY((\rvcpu|dp|rf|rd_data1[6]~25_combout  & ((!\rvcpu|dp|alu|Add1~11 ) # (!\rvcpu|dp|srcbmux|y[6]~25_combout ))) # (!\rvcpu|dp|rf|rd_data1[6]~25_combout  & (!\rvcpu|dp|srcbmux|y[6]~25_combout  & !\rvcpu|dp|alu|Add1~11 )))

	.dataa(\rvcpu|dp|rf|rd_data1[6]~25_combout ),
	.datab(\rvcpu|dp|srcbmux|y[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~11 ),
	.combout(\rvcpu|dp|alu|Add1~12_combout ),
	.cout(\rvcpu|dp|alu|Add1~13 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~12 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~14 (
// Equation(s):
// \rvcpu|dp|alu|Add1~14_combout  = (\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((\rvcpu|dp|srcbmux|y[7]~24_combout  & (!\rvcpu|dp|alu|Add1~13 )) # (!\rvcpu|dp|srcbmux|y[7]~24_combout  & (\rvcpu|dp|alu|Add1~13  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  
// & ((\rvcpu|dp|srcbmux|y[7]~24_combout  & ((\rvcpu|dp|alu|Add1~13 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[7]~24_combout  & (!\rvcpu|dp|alu|Add1~13 ))))
// \rvcpu|dp|alu|Add1~15  = CARRY((\rvcpu|dp|rf|rd_data1[7]~24_combout  & (\rvcpu|dp|srcbmux|y[7]~24_combout  & !\rvcpu|dp|alu|Add1~13 )) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((\rvcpu|dp|srcbmux|y[7]~24_combout ) # (!\rvcpu|dp|alu|Add1~13 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[7]~24_combout ),
	.datab(\rvcpu|dp|srcbmux|y[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~13 ),
	.combout(\rvcpu|dp|alu|Add1~14_combout ),
	.cout(\rvcpu|dp|alu|Add1~15 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~14 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux24~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux24~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[7]~7_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[7]~7_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux24~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux24~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux24~1_combout  = (\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux24~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux24~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[7]~24_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux24~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux24~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux24~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux24~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux24~1_combout  & ((\rvcpu|dp|alu|Add1~14_combout ))) # 
// (!\rvcpu|dp|alu|Mux24~1_combout  & (\rvcpu|dp|alu|Add0~14_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~14_combout ),
	.datab(\rvcpu|dp|alu|Add1~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux24~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux24~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~7 (
// Equation(s):
// \DataAdr~7_combout  = (\reset~input_o  & (\Ext_DataAdr[7]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux24~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[7]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux24~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~7 .lut_mask = 16'h88B8;
defparam \DataAdr~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3393 (
// Equation(s):
// \datamem|data_ram~3393_combout  = (\MemWrite~0_combout  & (\DataAdr~7_combout  & (\datamem|data_ram~3392_combout  & !\DataAdr~6_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3392_combout ),
	.datad(\DataAdr~6_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3393_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3393 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1350 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1350 .is_wysiwyg = "true";
defparam \datamem|data_ram~1350 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1318 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1318 .is_wysiwyg = "true";
defparam \datamem|data_ram~1318 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1286 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1286 .is_wysiwyg = "true";
defparam \datamem|data_ram~1286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2300 (
// Equation(s):
// \datamem|data_ram~2300_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1318_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1286_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1318_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1286_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2300_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2300 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1382 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1382 .is_wysiwyg = "true";
defparam \datamem|data_ram~1382 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2301 (
// Equation(s):
// \datamem|data_ram~2301_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2300_combout  & ((\datamem|data_ram~1382_q ))) # (!\datamem|data_ram~2300_combout  & (\datamem|data_ram~1350_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2300_combout 
// ))))

	.dataa(\datamem|data_ram~1350_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2300_combout ),
	.datad(\datamem|data_ram~1382_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2301_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2301 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1190 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1190 .is_wysiwyg = "true";
defparam \datamem|data_ram~1190 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1222 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1222 .is_wysiwyg = "true";
defparam \datamem|data_ram~1222 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1158 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1158 .is_wysiwyg = "true";
defparam \datamem|data_ram~1158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2302 (
// Equation(s):
// \datamem|data_ram~2302_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1222_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1158_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1222_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1158_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2302_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2302 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1254 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1254 .is_wysiwyg = "true";
defparam \datamem|data_ram~1254 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2303 (
// Equation(s):
// \datamem|data_ram~2303_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2302_combout  & ((\datamem|data_ram~1254_q ))) # (!\datamem|data_ram~2302_combout  & (\datamem|data_ram~1190_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2302_combout 
// ))))

	.dataa(\datamem|data_ram~1190_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2302_combout ),
	.datad(\datamem|data_ram~1254_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2303_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2303 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1094 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1094 .is_wysiwyg = "true";
defparam \datamem|data_ram~1094 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1062 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1062 .is_wysiwyg = "true";
defparam \datamem|data_ram~1062 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1030 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1030 .is_wysiwyg = "true";
defparam \datamem|data_ram~1030 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2304 (
// Equation(s):
// \datamem|data_ram~2304_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1062_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1030_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1062_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1030_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2304_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2304 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1126 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1126 .is_wysiwyg = "true";
defparam \datamem|data_ram~1126 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2305 (
// Equation(s):
// \datamem|data_ram~2305_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2304_combout  & ((\datamem|data_ram~1126_q ))) # (!\datamem|data_ram~2304_combout  & (\datamem|data_ram~1094_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2304_combout 
// ))))

	.dataa(\datamem|data_ram~1094_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2304_combout ),
	.datad(\datamem|data_ram~1126_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2305_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2305 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2306 (
// Equation(s):
// \datamem|data_ram~2306_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2303_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2305_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2303_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2305_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2306_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2306 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1446 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1446 .is_wysiwyg = "true";
defparam \datamem|data_ram~1446 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1478 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1478 .is_wysiwyg = "true";
defparam \datamem|data_ram~1478 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1414 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1414 .is_wysiwyg = "true";
defparam \datamem|data_ram~1414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2307 (
// Equation(s):
// \datamem|data_ram~2307_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1478_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1414_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1478_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1414_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2307_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2307 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1510 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1510 .is_wysiwyg = "true";
defparam \datamem|data_ram~1510 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2308 (
// Equation(s):
// \datamem|data_ram~2308_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2307_combout  & ((\datamem|data_ram~1510_q ))) # (!\datamem|data_ram~2307_combout  & (\datamem|data_ram~1446_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2307_combout 
// ))))

	.dataa(\datamem|data_ram~1446_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2307_combout ),
	.datad(\datamem|data_ram~1510_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2308_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2308 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2309 (
// Equation(s):
// \datamem|data_ram~2309_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2306_combout  & ((\datamem|data_ram~2308_combout ))) # (!\datamem|data_ram~2306_combout  & (\datamem|data_ram~2301_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2306_combout ))))

	.dataa(\datamem|data_ram~2301_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2306_combout ),
	.datad(\datamem|data_ram~2308_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2309_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2309 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~678 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~678 .is_wysiwyg = "true";
defparam \datamem|data_ram~678 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~806 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~806 .is_wysiwyg = "true";
defparam \datamem|data_ram~806 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~550 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~550 .is_wysiwyg = "true";
defparam \datamem|data_ram~550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2310 (
// Equation(s):
// \datamem|data_ram~2310_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~806_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~550_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~806_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~550_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2310_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2310 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~934 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~934 .is_wysiwyg = "true";
defparam \datamem|data_ram~934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2311 (
// Equation(s):
// \datamem|data_ram~2311_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2310_combout  & ((\datamem|data_ram~934_q ))) # (!\datamem|data_ram~2310_combout  & (\datamem|data_ram~678_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2310_combout ))))

	.dataa(\datamem|data_ram~678_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2310_combout ),
	.datad(\datamem|data_ram~934_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2311_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2311 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~838 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~838 .is_wysiwyg = "true";
defparam \datamem|data_ram~838 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~710 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~710 .is_wysiwyg = "true";
defparam \datamem|data_ram~710 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~582 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~582 .is_wysiwyg = "true";
defparam \datamem|data_ram~582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2312 (
// Equation(s):
// \datamem|data_ram~2312_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~710_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~582_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~710_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~582_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2312_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2312 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~966 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~966 .is_wysiwyg = "true";
defparam \datamem|data_ram~966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2313 (
// Equation(s):
// \datamem|data_ram~2313_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2312_combout  & ((\datamem|data_ram~966_q ))) # (!\datamem|data_ram~2312_combout  & (\datamem|data_ram~838_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2312_combout ))))

	.dataa(\datamem|data_ram~838_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2312_combout ),
	.datad(\datamem|data_ram~966_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2313_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2313 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~774 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~774 .is_wysiwyg = "true";
defparam \datamem|data_ram~774 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~646 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~646 .is_wysiwyg = "true";
defparam \datamem|data_ram~646 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~518 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~518 .is_wysiwyg = "true";
defparam \datamem|data_ram~518 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2314 (
// Equation(s):
// \datamem|data_ram~2314_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~646_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~518_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~646_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~518_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2314_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2314 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~902 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~902 .is_wysiwyg = "true";
defparam \datamem|data_ram~902 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2315 (
// Equation(s):
// \datamem|data_ram~2315_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2314_combout  & ((\datamem|data_ram~902_q ))) # (!\datamem|data_ram~2314_combout  & (\datamem|data_ram~774_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2314_combout ))))

	.dataa(\datamem|data_ram~774_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2314_combout ),
	.datad(\datamem|data_ram~902_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2315_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2315 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2316 (
// Equation(s):
// \datamem|data_ram~2316_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2313_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2315_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2313_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2315_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2316_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2316 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~742 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~742 .is_wysiwyg = "true";
defparam \datamem|data_ram~742 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~870 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~870 .is_wysiwyg = "true";
defparam \datamem|data_ram~870 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~614 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~614 .is_wysiwyg = "true";
defparam \datamem|data_ram~614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2317 (
// Equation(s):
// \datamem|data_ram~2317_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~870_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~614_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~870_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~614_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2317_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2317 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~998 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~998 .is_wysiwyg = "true";
defparam \datamem|data_ram~998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2318 (
// Equation(s):
// \datamem|data_ram~2318_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2317_combout  & ((\datamem|data_ram~998_q ))) # (!\datamem|data_ram~2317_combout  & (\datamem|data_ram~742_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2317_combout ))))

	.dataa(\datamem|data_ram~742_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2317_combout ),
	.datad(\datamem|data_ram~998_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2318_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2318 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2319 (
// Equation(s):
// \datamem|data_ram~2319_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2316_combout  & ((\datamem|data_ram~2318_combout ))) # (!\datamem|data_ram~2316_combout  & (\datamem|data_ram~2311_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2316_combout ))))

	.dataa(\datamem|data_ram~2311_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2316_combout ),
	.datad(\datamem|data_ram~2318_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2319_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2319 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~198 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~198 .is_wysiwyg = "true";
defparam \datamem|data_ram~198 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~166 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~166 .is_wysiwyg = "true";
defparam \datamem|data_ram~166 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~134 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~134 .is_wysiwyg = "true";
defparam \datamem|data_ram~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2320 (
// Equation(s):
// \datamem|data_ram~2320_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~166_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~134_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~166_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~134_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2320_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2320 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~230 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~230 .is_wysiwyg = "true";
defparam \datamem|data_ram~230 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2321 (
// Equation(s):
// \datamem|data_ram~2321_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2320_combout  & ((\datamem|data_ram~230_q ))) # (!\datamem|data_ram~2320_combout  & (\datamem|data_ram~198_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2320_combout ))))

	.dataa(\datamem|data_ram~198_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2320_combout ),
	.datad(\datamem|data_ram~230_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2321_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2321 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~294 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~294 .is_wysiwyg = "true";
defparam \datamem|data_ram~294 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~326 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~326 .is_wysiwyg = "true";
defparam \datamem|data_ram~326 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~262 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~262 .is_wysiwyg = "true";
defparam \datamem|data_ram~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2322 (
// Equation(s):
// \datamem|data_ram~2322_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~326_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~262_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~326_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~262_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2322_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2322 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~358 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~358 .is_wysiwyg = "true";
defparam \datamem|data_ram~358 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2323 (
// Equation(s):
// \datamem|data_ram~2323_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2322_combout  & ((\datamem|data_ram~358_q ))) # (!\datamem|data_ram~2322_combout  & (\datamem|data_ram~294_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2322_combout ))))

	.dataa(\datamem|data_ram~294_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2322_combout ),
	.datad(\datamem|data_ram~358_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2323_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2323 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~38 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~38 .is_wysiwyg = "true";
defparam \datamem|data_ram~38 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~70 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~70 .is_wysiwyg = "true";
defparam \datamem|data_ram~70 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~6 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~6 .is_wysiwyg = "true";
defparam \datamem|data_ram~6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2324 (
// Equation(s):
// \datamem|data_ram~2324_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~70_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~6_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~70_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~6_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2324_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2324 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~102 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~102 .is_wysiwyg = "true";
defparam \datamem|data_ram~102 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2325 (
// Equation(s):
// \datamem|data_ram~2325_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2324_combout  & ((\datamem|data_ram~102_q ))) # (!\datamem|data_ram~2324_combout  & (\datamem|data_ram~38_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2324_combout ))))

	.dataa(\datamem|data_ram~38_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2324_combout ),
	.datad(\datamem|data_ram~102_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2325_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2325 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2326 (
// Equation(s):
// \datamem|data_ram~2326_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2323_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2325_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2323_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2325_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2326_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2326 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~454 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~454 .is_wysiwyg = "true";
defparam \datamem|data_ram~454 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~422 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~422 .is_wysiwyg = "true";
defparam \datamem|data_ram~422 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~390 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~390 .is_wysiwyg = "true";
defparam \datamem|data_ram~390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2327 (
// Equation(s):
// \datamem|data_ram~2327_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~422_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~390_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~422_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~390_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2327_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2327 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2327 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~486 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~486 .is_wysiwyg = "true";
defparam \datamem|data_ram~486 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2328 (
// Equation(s):
// \datamem|data_ram~2328_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2327_combout  & ((\datamem|data_ram~486_q ))) # (!\datamem|data_ram~2327_combout  & (\datamem|data_ram~454_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2327_combout ))))

	.dataa(\datamem|data_ram~454_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2327_combout ),
	.datad(\datamem|data_ram~486_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2328_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2328 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2329 (
// Equation(s):
// \datamem|data_ram~2329_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2326_combout  & ((\datamem|data_ram~2328_combout ))) # (!\datamem|data_ram~2326_combout  & (\datamem|data_ram~2321_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2326_combout ))))

	.dataa(\datamem|data_ram~2321_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2326_combout ),
	.datad(\datamem|data_ram~2328_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2329_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2329 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2330 (
// Equation(s):
// \datamem|data_ram~2330_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2319_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2329_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2319_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2329_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2330_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2330 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2330 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1734 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1734 .is_wysiwyg = "true";
defparam \datamem|data_ram~1734 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1862 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1862 .is_wysiwyg = "true";
defparam \datamem|data_ram~1862 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1606 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1606 .is_wysiwyg = "true";
defparam \datamem|data_ram~1606 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2331 (
// Equation(s):
// \datamem|data_ram~2331_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1862_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1606_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1862_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1606_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2331_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2331 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1990 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1990 .is_wysiwyg = "true";
defparam \datamem|data_ram~1990 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2332 (
// Equation(s):
// \datamem|data_ram~2332_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2331_combout  & ((\datamem|data_ram~1990_q ))) # (!\datamem|data_ram~2331_combout  & (\datamem|data_ram~1734_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2331_combout 
// ))))

	.dataa(\datamem|data_ram~1734_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2331_combout ),
	.datad(\datamem|data_ram~1990_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2332_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2332 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1830 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1830 .is_wysiwyg = "true";
defparam \datamem|data_ram~1830 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1702 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1702 .is_wysiwyg = "true";
defparam \datamem|data_ram~1702 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1574 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1574 .is_wysiwyg = "true";
defparam \datamem|data_ram~1574 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2333 (
// Equation(s):
// \datamem|data_ram~2333_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1702_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1574_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1702_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1574_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2333_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2333 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1958 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1958 .is_wysiwyg = "true";
defparam \datamem|data_ram~1958 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2334 (
// Equation(s):
// \datamem|data_ram~2334_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2333_combout  & ((\datamem|data_ram~1958_q ))) # (!\datamem|data_ram~2333_combout  & (\datamem|data_ram~1830_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2333_combout 
// ))))

	.dataa(\datamem|data_ram~1830_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2333_combout ),
	.datad(\datamem|data_ram~1958_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2334_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2334 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1670 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1670 .is_wysiwyg = "true";
defparam \datamem|data_ram~1670 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1798 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1798 .is_wysiwyg = "true";
defparam \datamem|data_ram~1798 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1542 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1542 .is_wysiwyg = "true";
defparam \datamem|data_ram~1542 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2335 (
// Equation(s):
// \datamem|data_ram~2335_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1798_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1542_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1798_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1542_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2335_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2335 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1926 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1926 .is_wysiwyg = "true";
defparam \datamem|data_ram~1926 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2336 (
// Equation(s):
// \datamem|data_ram~2336_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2335_combout  & ((\datamem|data_ram~1926_q ))) # (!\datamem|data_ram~2335_combout  & (\datamem|data_ram~1670_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2335_combout 
// ))))

	.dataa(\datamem|data_ram~1670_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2335_combout ),
	.datad(\datamem|data_ram~1926_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2336_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2336 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2337 (
// Equation(s):
// \datamem|data_ram~2337_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2334_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2336_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2334_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2336_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2337_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2337 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2337 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1894 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1894 .is_wysiwyg = "true";
defparam \datamem|data_ram~1894 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1766 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1766 .is_wysiwyg = "true";
defparam \datamem|data_ram~1766 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1638 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1638 .is_wysiwyg = "true";
defparam \datamem|data_ram~1638 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2338 (
// Equation(s):
// \datamem|data_ram~2338_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1766_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1638_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1766_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1638_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2338_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2338 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2022 (
	.clk(\clk~input_o ),
	.d(\WriteData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2022 .is_wysiwyg = "true";
defparam \datamem|data_ram~2022 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2339 (
// Equation(s):
// \datamem|data_ram~2339_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2338_combout  & ((\datamem|data_ram~2022_q ))) # (!\datamem|data_ram~2338_combout  & (\datamem|data_ram~1894_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2338_combout 
// ))))

	.dataa(\datamem|data_ram~1894_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2338_combout ),
	.datad(\datamem|data_ram~2022_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2339_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2339 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2339 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2340 (
// Equation(s):
// \datamem|data_ram~2340_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2337_combout  & ((\datamem|data_ram~2339_combout ))) # (!\datamem|data_ram~2337_combout  & (\datamem|data_ram~2332_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2337_combout ))))

	.dataa(\datamem|data_ram~2332_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2337_combout ),
	.datad(\datamem|data_ram~2339_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2340_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2340 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2341 (
// Equation(s):
// \datamem|data_ram~2341_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2330_combout  & ((\datamem|data_ram~2340_combout ))) # (!\datamem|data_ram~2330_combout  & (\datamem|data_ram~2309_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2330_combout ))))

	.dataa(\datamem|data_ram~2309_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2330_combout ),
	.datad(\datamem|data_ram~2340_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2341_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2341 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[6]~14 (
// Equation(s):
// \rvcpu|dp|resultmux|y[6]~14_combout  = (\datamem|data_ram~2341_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[6]~8_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2341_combout  & 
// (((\rvcpu|dp|pcadd4|sum[6]~8_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2341_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[6]~8_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[6]~14 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[6]~15 (
// Equation(s):
// \rvcpu|dp|resultmux|y[6]~15_combout  = (\rvcpu|dp|resultmux|y[6]~14_combout ) # ((\rvcpu|dp|alu|Mux25~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[6]~14_combout ),
	.datab(\rvcpu|dp|alu|Mux25~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[6]~15 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~166 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~166 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1768 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1768_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~198_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~134_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~198_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~134_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1768_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1768 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1768 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1769 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1769_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1768_combout  & ((\rvcpu|dp|rf|reg_file_arr~230_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1768_combout  & (\rvcpu|dp|rf|reg_file_arr~166_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1768_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~166_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1768_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~230_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1769_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1769 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1769 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1770 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1770_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~38_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~6_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~38_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~6_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1770_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1770 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1770 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1771 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1771_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1770_combout  & ((\rvcpu|dp|rf|reg_file_arr~102_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1770_combout  & (\rvcpu|dp|rf|reg_file_arr~70_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1770_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~70_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1770_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~102_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1771_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1771 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1771 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[6]~25 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[6]~25_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1769_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1771_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1769_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1771_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[6]~25 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux25~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux25~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~12_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~12_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~12_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux25~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux25~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux25~1_combout  = (\rvcpu|dp|rf|rd_data1[6]~25_combout  & ((\rvcpu|dp|alu|Mux25~0_combout ) # ((\rvcpu|dp|srcbmux|y[6]~25_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[6]~25_combout  & 
// (\rvcpu|dp|alu|Mux25~0_combout  & ((\rvcpu|dp|srcbmux|y[6]~25_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[6]~25_combout ),
	.datab(\rvcpu|dp|srcbmux|y[6]~25_combout ),
	.datac(\rvcpu|dp|alu|Mux25~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux25~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~6 (
// Equation(s):
// \DataAdr~6_combout  = (\reset~input_o  & (\Ext_DataAdr[6]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux25~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[6]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux25~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~6 .lut_mask = 16'h88B8;
defparam \DataAdr~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3424 (
// Equation(s):
// \datamem|data_ram~3424_combout  = (\MemWrite~0_combout  & (\DataAdr~6_combout  & (\datamem|data_ram~3400_combout  & !\DataAdr~7_combout )))

	.dataa(\MemWrite~0_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3400_combout ),
	.datad(\DataAdr~7_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3424_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3424 .lut_mask = 16'h0080;
defparam \datamem|data_ram~3424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~703 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~703 .is_wysiwyg = "true";
defparam \datamem|data_ram~703 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~831 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~831 .is_wysiwyg = "true";
defparam \datamem|data_ram~831 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~575 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~575 .is_wysiwyg = "true";
defparam \datamem|data_ram~575 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3350 (
// Equation(s):
// \datamem|data_ram~3350_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~831_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~575_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~831_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~575_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3350_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3350 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3350 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~959 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~959 .is_wysiwyg = "true";
defparam \datamem|data_ram~959 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3351 (
// Equation(s):
// \datamem|data_ram~3351_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3350_combout  & ((\datamem|data_ram~959_q ))) # (!\datamem|data_ram~3350_combout  & (\datamem|data_ram~703_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3350_combout ))))

	.dataa(\datamem|data_ram~703_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3350_combout ),
	.datad(\datamem|data_ram~959_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3351_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3351 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~863 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~863 .is_wysiwyg = "true";
defparam \datamem|data_ram~863 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~735 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~735 .is_wysiwyg = "true";
defparam \datamem|data_ram~735 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~607 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~607 .is_wysiwyg = "true";
defparam \datamem|data_ram~607 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3352 (
// Equation(s):
// \datamem|data_ram~3352_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~735_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~607_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~735_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~607_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3352_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3352 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~991 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~991 .is_wysiwyg = "true";
defparam \datamem|data_ram~991 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3353 (
// Equation(s):
// \datamem|data_ram~3353_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3352_combout  & ((\datamem|data_ram~991_q ))) # (!\datamem|data_ram~3352_combout  & (\datamem|data_ram~863_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3352_combout ))))

	.dataa(\datamem|data_ram~863_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3352_combout ),
	.datad(\datamem|data_ram~991_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3353_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3353 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~799 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~799 .is_wysiwyg = "true";
defparam \datamem|data_ram~799 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~671 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~671 .is_wysiwyg = "true";
defparam \datamem|data_ram~671 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~543 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~543 .is_wysiwyg = "true";
defparam \datamem|data_ram~543 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3354 (
// Equation(s):
// \datamem|data_ram~3354_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~671_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~543_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~671_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~543_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3354_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3354 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~927 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~927 .is_wysiwyg = "true";
defparam \datamem|data_ram~927 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3355 (
// Equation(s):
// \datamem|data_ram~3355_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3354_combout  & ((\datamem|data_ram~927_q ))) # (!\datamem|data_ram~3354_combout  & (\datamem|data_ram~799_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3354_combout ))))

	.dataa(\datamem|data_ram~799_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3354_combout ),
	.datad(\datamem|data_ram~927_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3355_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3355 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3356 (
// Equation(s):
// \datamem|data_ram~3356_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3353_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3355_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3353_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3355_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3356_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3356 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~767 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~767 .is_wysiwyg = "true";
defparam \datamem|data_ram~767 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~895 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~895 .is_wysiwyg = "true";
defparam \datamem|data_ram~895 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~639 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~639 .is_wysiwyg = "true";
defparam \datamem|data_ram~639 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3357 (
// Equation(s):
// \datamem|data_ram~3357_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~895_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~639_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~895_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~639_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3357_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3357 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3357 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1023 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1023 .is_wysiwyg = "true";
defparam \datamem|data_ram~1023 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3358 (
// Equation(s):
// \datamem|data_ram~3358_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3357_combout  & ((\datamem|data_ram~1023_q ))) # (!\datamem|data_ram~3357_combout  & (\datamem|data_ram~767_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3357_combout 
// ))))

	.dataa(\datamem|data_ram~767_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3357_combout ),
	.datad(\datamem|data_ram~1023_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3358_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3358 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3359 (
// Equation(s):
// \datamem|data_ram~3359_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3356_combout  & ((\datamem|data_ram~3358_combout ))) # (!\datamem|data_ram~3356_combout  & (\datamem|data_ram~3351_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3356_combout ))))

	.dataa(\datamem|data_ram~3351_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3356_combout ),
	.datad(\datamem|data_ram~3358_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3359_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3359 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1375 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1375 .is_wysiwyg = "true";
defparam \datamem|data_ram~1375 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1343 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1343 .is_wysiwyg = "true";
defparam \datamem|data_ram~1343 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1311 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1311 .is_wysiwyg = "true";
defparam \datamem|data_ram~1311 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3360 (
// Equation(s):
// \datamem|data_ram~3360_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1343_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1311_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1343_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1311_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3360_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3360 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1407 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1407 .is_wysiwyg = "true";
defparam \datamem|data_ram~1407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3361 (
// Equation(s):
// \datamem|data_ram~3361_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3360_combout  & ((\datamem|data_ram~1407_q ))) # (!\datamem|data_ram~3360_combout  & (\datamem|data_ram~1375_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3360_combout 
// ))))

	.dataa(\datamem|data_ram~1375_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3360_combout ),
	.datad(\datamem|data_ram~1407_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3361_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3361 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1215 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1215 .is_wysiwyg = "true";
defparam \datamem|data_ram~1215 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1247 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1247 .is_wysiwyg = "true";
defparam \datamem|data_ram~1247 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1183 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1183 .is_wysiwyg = "true";
defparam \datamem|data_ram~1183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3362 (
// Equation(s):
// \datamem|data_ram~3362_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1247_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1183_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1247_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1183_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3362_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3362 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1279 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1279 .is_wysiwyg = "true";
defparam \datamem|data_ram~1279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3363 (
// Equation(s):
// \datamem|data_ram~3363_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3362_combout  & ((\datamem|data_ram~1279_q ))) # (!\datamem|data_ram~3362_combout  & (\datamem|data_ram~1215_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3362_combout 
// ))))

	.dataa(\datamem|data_ram~1215_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3362_combout ),
	.datad(\datamem|data_ram~1279_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3363_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3363 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1119 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1119 .is_wysiwyg = "true";
defparam \datamem|data_ram~1119 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1087 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1087 .is_wysiwyg = "true";
defparam \datamem|data_ram~1087 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1055 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1055 .is_wysiwyg = "true";
defparam \datamem|data_ram~1055 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3364 (
// Equation(s):
// \datamem|data_ram~3364_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1087_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1055_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1087_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1055_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3364_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3364 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1151 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1151 .is_wysiwyg = "true";
defparam \datamem|data_ram~1151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3365 (
// Equation(s):
// \datamem|data_ram~3365_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3364_combout  & ((\datamem|data_ram~1151_q ))) # (!\datamem|data_ram~3364_combout  & (\datamem|data_ram~1119_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3364_combout 
// ))))

	.dataa(\datamem|data_ram~1119_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3364_combout ),
	.datad(\datamem|data_ram~1151_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3365_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3365 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3366 (
// Equation(s):
// \datamem|data_ram~3366_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3363_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3365_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3363_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3365_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3366_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3366 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1471 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1471 .is_wysiwyg = "true";
defparam \datamem|data_ram~1471 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1503 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1503 .is_wysiwyg = "true";
defparam \datamem|data_ram~1503 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1439 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1439 .is_wysiwyg = "true";
defparam \datamem|data_ram~1439 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3367 (
// Equation(s):
// \datamem|data_ram~3367_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1503_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1439_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1503_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1439_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3367_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3367 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3367 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1535 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1535 .is_wysiwyg = "true";
defparam \datamem|data_ram~1535 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3368 (
// Equation(s):
// \datamem|data_ram~3368_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3367_combout  & ((\datamem|data_ram~1535_q ))) # (!\datamem|data_ram~3367_combout  & (\datamem|data_ram~1471_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3367_combout 
// ))))

	.dataa(\datamem|data_ram~1471_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3367_combout ),
	.datad(\datamem|data_ram~1535_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3368_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3368 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3369 (
// Equation(s):
// \datamem|data_ram~3369_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3366_combout  & ((\datamem|data_ram~3368_combout ))) # (!\datamem|data_ram~3366_combout  & (\datamem|data_ram~3361_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3366_combout ))))

	.dataa(\datamem|data_ram~3361_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3366_combout ),
	.datad(\datamem|data_ram~3368_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3369_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3369 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~223 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~223 .is_wysiwyg = "true";
defparam \datamem|data_ram~223 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~191 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~191 .is_wysiwyg = "true";
defparam \datamem|data_ram~191 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~159 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~159 .is_wysiwyg = "true";
defparam \datamem|data_ram~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3370 (
// Equation(s):
// \datamem|data_ram~3370_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~191_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~159_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~191_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~159_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3370_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3370 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3370 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~255 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~255 .is_wysiwyg = "true";
defparam \datamem|data_ram~255 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3371 (
// Equation(s):
// \datamem|data_ram~3371_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3370_combout  & ((\datamem|data_ram~255_q ))) # (!\datamem|data_ram~3370_combout  & (\datamem|data_ram~223_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3370_combout ))))

	.dataa(\datamem|data_ram~223_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3370_combout ),
	.datad(\datamem|data_ram~255_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3371_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3371 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~319 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~319 .is_wysiwyg = "true";
defparam \datamem|data_ram~319 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~351 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~351 .is_wysiwyg = "true";
defparam \datamem|data_ram~351 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~287 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~287 .is_wysiwyg = "true";
defparam \datamem|data_ram~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3372 (
// Equation(s):
// \datamem|data_ram~3372_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~351_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~287_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~351_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~287_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3372_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3372 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~383 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~383 .is_wysiwyg = "true";
defparam \datamem|data_ram~383 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3373 (
// Equation(s):
// \datamem|data_ram~3373_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3372_combout  & ((\datamem|data_ram~383_q ))) # (!\datamem|data_ram~3372_combout  & (\datamem|data_ram~319_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3372_combout ))))

	.dataa(\datamem|data_ram~319_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3372_combout ),
	.datad(\datamem|data_ram~383_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3373_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3373 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~63 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~63 .is_wysiwyg = "true";
defparam \datamem|data_ram~63 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~95 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~95 .is_wysiwyg = "true";
defparam \datamem|data_ram~95 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~31 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~31 .is_wysiwyg = "true";
defparam \datamem|data_ram~31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3374 (
// Equation(s):
// \datamem|data_ram~3374_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~95_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~31_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~95_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~31_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3374_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3374 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~127 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~127 .is_wysiwyg = "true";
defparam \datamem|data_ram~127 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3375 (
// Equation(s):
// \datamem|data_ram~3375_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3374_combout  & ((\datamem|data_ram~127_q ))) # (!\datamem|data_ram~3374_combout  & (\datamem|data_ram~63_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3374_combout ))))

	.dataa(\datamem|data_ram~63_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3374_combout ),
	.datad(\datamem|data_ram~127_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3375_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3375 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3376 (
// Equation(s):
// \datamem|data_ram~3376_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3373_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3375_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3373_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3375_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3376_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3376 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~479 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~479 .is_wysiwyg = "true";
defparam \datamem|data_ram~479 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~447 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~447 .is_wysiwyg = "true";
defparam \datamem|data_ram~447 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~415 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~415 .is_wysiwyg = "true";
defparam \datamem|data_ram~415 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3377 (
// Equation(s):
// \datamem|data_ram~3377_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~447_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~415_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~447_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~415_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3377_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3377 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3377 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~511 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~511 .is_wysiwyg = "true";
defparam \datamem|data_ram~511 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3378 (
// Equation(s):
// \datamem|data_ram~3378_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3377_combout  & ((\datamem|data_ram~511_q ))) # (!\datamem|data_ram~3377_combout  & (\datamem|data_ram~479_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3377_combout ))))

	.dataa(\datamem|data_ram~479_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3377_combout ),
	.datad(\datamem|data_ram~511_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3378_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3378 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3379 (
// Equation(s):
// \datamem|data_ram~3379_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3376_combout  & ((\datamem|data_ram~3378_combout ))) # (!\datamem|data_ram~3376_combout  & (\datamem|data_ram~3371_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3376_combout ))))

	.dataa(\datamem|data_ram~3371_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3376_combout ),
	.datad(\datamem|data_ram~3378_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3379_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3379 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3380 (
// Equation(s):
// \datamem|data_ram~3380_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~3369_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~3379_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~3369_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3379_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3380_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3380 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3380 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1759 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1759 .is_wysiwyg = "true";
defparam \datamem|data_ram~1759 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1887 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1887 .is_wysiwyg = "true";
defparam \datamem|data_ram~1887 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1631 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1631 .is_wysiwyg = "true";
defparam \datamem|data_ram~1631 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3381 (
// Equation(s):
// \datamem|data_ram~3381_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1887_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1631_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1887_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1631_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3381_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3381 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3381 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2015 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2015 .is_wysiwyg = "true";
defparam \datamem|data_ram~2015 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3382 (
// Equation(s):
// \datamem|data_ram~3382_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3381_combout  & ((\datamem|data_ram~2015_q ))) # (!\datamem|data_ram~3381_combout  & (\datamem|data_ram~1759_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3381_combout 
// ))))

	.dataa(\datamem|data_ram~1759_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3381_combout ),
	.datad(\datamem|data_ram~2015_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3382_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3382 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1855 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1855 .is_wysiwyg = "true";
defparam \datamem|data_ram~1855 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1727 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1727 .is_wysiwyg = "true";
defparam \datamem|data_ram~1727 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1599 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1599 .is_wysiwyg = "true";
defparam \datamem|data_ram~1599 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3383 (
// Equation(s):
// \datamem|data_ram~3383_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1727_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1599_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1727_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1599_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3383_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3383 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3383 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1983 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1983 .is_wysiwyg = "true";
defparam \datamem|data_ram~1983 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3384 (
// Equation(s):
// \datamem|data_ram~3384_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3383_combout  & ((\datamem|data_ram~1983_q ))) # (!\datamem|data_ram~3383_combout  & (\datamem|data_ram~1855_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3383_combout 
// ))))

	.dataa(\datamem|data_ram~1855_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3383_combout ),
	.datad(\datamem|data_ram~1983_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3384_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3384 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1695 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1695 .is_wysiwyg = "true";
defparam \datamem|data_ram~1695 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1823 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1823 .is_wysiwyg = "true";
defparam \datamem|data_ram~1823 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1567 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1567 .is_wysiwyg = "true";
defparam \datamem|data_ram~1567 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3385 (
// Equation(s):
// \datamem|data_ram~3385_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1823_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1567_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1823_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1567_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3385_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3385 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1951 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1951 .is_wysiwyg = "true";
defparam \datamem|data_ram~1951 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3386 (
// Equation(s):
// \datamem|data_ram~3386_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3385_combout  & ((\datamem|data_ram~1951_q ))) # (!\datamem|data_ram~3385_combout  & (\datamem|data_ram~1695_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3385_combout 
// ))))

	.dataa(\datamem|data_ram~1695_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3385_combout ),
	.datad(\datamem|data_ram~1951_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3386_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3386 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3387 (
// Equation(s):
// \datamem|data_ram~3387_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3384_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3386_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3384_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3386_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3387_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3387 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3387 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1919 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1919 .is_wysiwyg = "true";
defparam \datamem|data_ram~1919 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1791 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1791 .is_wysiwyg = "true";
defparam \datamem|data_ram~1791 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1663 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1663 .is_wysiwyg = "true";
defparam \datamem|data_ram~1663 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3388 (
// Equation(s):
// \datamem|data_ram~3388_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1791_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1663_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1791_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1663_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3388_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3388 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2047 (
	.clk(\clk~input_o ),
	.d(\WriteData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2047 .is_wysiwyg = "true";
defparam \datamem|data_ram~2047 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3389 (
// Equation(s):
// \datamem|data_ram~3389_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3388_combout  & ((\datamem|data_ram~2047_q ))) # (!\datamem|data_ram~3388_combout  & (\datamem|data_ram~1919_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3388_combout 
// ))))

	.dataa(\datamem|data_ram~1919_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3388_combout ),
	.datad(\datamem|data_ram~2047_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3389_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3389 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3390 (
// Equation(s):
// \datamem|data_ram~3390_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3387_combout  & ((\datamem|data_ram~3389_combout ))) # (!\datamem|data_ram~3387_combout  & (\datamem|data_ram~3382_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3387_combout ))))

	.dataa(\datamem|data_ram~3382_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3387_combout ),
	.datad(\datamem|data_ram~3389_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3390_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3390 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3391 (
// Equation(s):
// \datamem|data_ram~3391_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3380_combout  & ((\datamem|data_ram~3390_combout ))) # (!\datamem|data_ram~3380_combout  & (\datamem|data_ram~3359_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~3380_combout ))))

	.dataa(\datamem|data_ram~3359_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3380_combout ),
	.datad(\datamem|data_ram~3390_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3391_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3391 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[19]~12 (
// Equation(s):
// \rvcpu|dp|ext|immext[19]~12_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|c|md|WideOr3~3_combout ) # ((\rvcpu|c|md|WideOr1~0_combout  & !\instrmem|instr_ram~7_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|c|md|WideOr3~3_combout ),
	.datac(\rvcpu|c|md|WideOr1~0_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[19]~12 .lut_mask = 16'h88A8;
defparam \rvcpu|dp|ext|immext[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|Decoder0~0 (
// Equation(s):
// \rvcpu|dp|ext|Decoder0~0_combout  = (\rvcpu|c|md|WideOr3~2_combout  & (((\rvcpu|c|md|WideOr1~0_combout  & !\instrmem|instr_ram~7_combout )) # (!\instrmem|instr_ram~12_combout ))) # (!\rvcpu|c|md|WideOr3~2_combout  & (\rvcpu|c|md|WideOr1~0_combout  & 
// ((!\instrmem|instr_ram~7_combout ))))

	.dataa(\rvcpu|c|md|WideOr3~2_combout ),
	.datab(\rvcpu|c|md|WideOr1~0_combout ),
	.datac(\instrmem|instr_ram~12_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|Decoder0~0 .lut_mask = 16'h0ACE;
defparam \rvcpu|dp|ext|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[17]~0 (
// Equation(s):
// \rvcpu|dp|ext|immext[17]~0_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & ((\instrmem|instr_ram~36_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~36_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[17]~0 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|ext|immext[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[16]~1 (
// Equation(s):
// \rvcpu|dp|ext|immext[16]~1_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & ((\instrmem|instr_ram~35_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[16]~1 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|ext|immext[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[15]~2 (
// Equation(s):
// \rvcpu|dp|ext|immext[15]~2_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & ((\instrmem|instr_ram~32_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[15]~2 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|ext|immext[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[14]~3 (
// Equation(s):
// \rvcpu|dp|ext|immext[14]~3_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & (((\instrmem|instr_ram~29_combout  & \instrmem|instr_ram~17_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~29_combout ),
	.datac(\instrmem|instr_ram~17_combout ),
	.datad(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[14]~3 .lut_mask = 16'hAAC0;
defparam \rvcpu|dp|ext|immext[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[13]~4 (
// Equation(s):
// \rvcpu|dp|ext|immext[13]~4_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & (((\instrmem|instr_ram~56_combout  & !\rvcpu|dp|pcreg|q [10]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|ext|Decoder0~0_combout ),
	.datac(\instrmem|instr_ram~56_combout ),
	.datad(\rvcpu|dp|pcreg|q [10]),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[13]~4 .lut_mask = 16'h88B8;
defparam \rvcpu|dp|ext|immext[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~57 (
// Equation(s):
// \instrmem|instr_ram~57_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~27_combout  & (!\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [5])))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~27_combout ),
	.datac(\rvcpu|dp|pcreg|q [3]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~57 .lut_mask = 16'h0008;
defparam \instrmem|instr_ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[12]~5 (
// Equation(s):
// \rvcpu|dp|ext|immext[12]~5_combout  = (\rvcpu|dp|ext|Decoder0~0_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|dp|ext|Decoder0~0_combout  & ((\instrmem|instr_ram~57_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~57_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|ext|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[12]~5 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|ext|immext[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|Mux0~0 (
// Equation(s):
// \rvcpu|dp|ext|Mux0~0_combout  = (\rvcpu|c|md|WideOr1~0_combout  & ((\instrmem|instr_ram~7_combout  & (\instrmem|instr_ram~48_combout )) # (!\instrmem|instr_ram~7_combout  & ((\instrmem|instr_ram~47_combout ))))) # (!\rvcpu|c|md|WideOr1~0_combout  & 
// (\instrmem|instr_ram~48_combout ))

	.dataa(\instrmem|instr_ram~48_combout ),
	.datab(\instrmem|instr_ram~47_combout ),
	.datac(\rvcpu|c|md|WideOr1~0_combout ),
	.datad(\instrmem|instr_ram~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|Mux0~0 .lut_mask = 16'hAACA;
defparam \rvcpu|dp|ext|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|Mux0~1 (
// Equation(s):
// \rvcpu|dp|ext|Mux0~1_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & (((\instrmem|instr_ram~0_combout  & \rvcpu|dp|ext|Mux0~0_combout ))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\instrmem|instr_ram~0_combout ),
	.datac(\rvcpu|dp|ext|Mux0~0_combout ),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|Mux0~1 .lut_mask = 16'hAAC0;
defparam \rvcpu|dp|ext|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[10]~20 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[10]~20_combout  = ((\instrmem|instr_ram~49_combout  $ (\rvcpu|dp|pcreg|q [10] $ (!\rvcpu|dp|pcaddbranch|sum[9]~19 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[10]~21  = CARRY((\instrmem|instr_ram~49_combout  & ((\rvcpu|dp|pcreg|q [10]) # (!\rvcpu|dp|pcaddbranch|sum[9]~19 ))) # (!\instrmem|instr_ram~49_combout  & (\rvcpu|dp|pcreg|q [10] & !\rvcpu|dp|pcaddbranch|sum[9]~19 )))

	.dataa(\instrmem|instr_ram~49_combout ),
	.datab(\rvcpu|dp|pcreg|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[9]~19 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[10]~20_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[10]~21 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[10]~20 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[11]~22 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[11]~22_combout  = (\rvcpu|dp|ext|Mux0~1_combout  & ((\rvcpu|dp|pcreg|q [11] & (\rvcpu|dp|pcaddbranch|sum[10]~21  & VCC)) # (!\rvcpu|dp|pcreg|q [11] & (!\rvcpu|dp|pcaddbranch|sum[10]~21 )))) # (!\rvcpu|dp|ext|Mux0~1_combout  & 
// ((\rvcpu|dp|pcreg|q [11] & (!\rvcpu|dp|pcaddbranch|sum[10]~21 )) # (!\rvcpu|dp|pcreg|q [11] & ((\rvcpu|dp|pcaddbranch|sum[10]~21 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[11]~23  = CARRY((\rvcpu|dp|ext|Mux0~1_combout  & (!\rvcpu|dp|pcreg|q [11] & !\rvcpu|dp|pcaddbranch|sum[10]~21 )) # (!\rvcpu|dp|ext|Mux0~1_combout  & ((!\rvcpu|dp|pcaddbranch|sum[10]~21 ) # (!\rvcpu|dp|pcreg|q [11]))))

	.dataa(\rvcpu|dp|ext|Mux0~1_combout ),
	.datab(\rvcpu|dp|pcreg|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[10]~21 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[11]~22_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[11]~23 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[11]~22 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[10]~16 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[10]~16_combout  = (\rvcpu|dp|pcreg|q [10] & (\rvcpu|dp|pcadd4|sum[9]~15  $ (GND))) # (!\rvcpu|dp|pcreg|q [10] & (!\rvcpu|dp|pcadd4|sum[9]~15  & VCC))
// \rvcpu|dp|pcadd4|sum[10]~17  = CARRY((\rvcpu|dp|pcreg|q [10] & !\rvcpu|dp|pcadd4|sum[9]~15 ))

	.dataa(\rvcpu|dp|pcreg|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[9]~15 ),
	.combout(\rvcpu|dp|pcadd4|sum[10]~16_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[10]~17 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[10]~16 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[11]~18 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[11]~18_combout  = (\rvcpu|dp|pcreg|q [11] & (!\rvcpu|dp|pcadd4|sum[10]~17 )) # (!\rvcpu|dp|pcreg|q [11] & ((\rvcpu|dp|pcadd4|sum[10]~17 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[11]~19  = CARRY((!\rvcpu|dp|pcadd4|sum[10]~17 ) # (!\rvcpu|dp|pcreg|q [11]))

	.dataa(\rvcpu|dp|pcreg|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[10]~17 ),
	.combout(\rvcpu|dp|pcadd4|sum[11]~18_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[11]~19 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[11]~18 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[11]~9 (
// Equation(s):
// \rvcpu|dp|pcmux|y[11]~9_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[11]~22_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[11]~18_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[11]~22_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[11]~18_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[11]~9 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[11] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[11] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[12]~24 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[12]~24_combout  = ((\rvcpu|dp|ext|immext[12]~5_combout  $ (\rvcpu|dp|pcreg|q [12] $ (!\rvcpu|dp|pcaddbranch|sum[11]~23 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[12]~25  = CARRY((\rvcpu|dp|ext|immext[12]~5_combout  & ((\rvcpu|dp|pcreg|q [12]) # (!\rvcpu|dp|pcaddbranch|sum[11]~23 ))) # (!\rvcpu|dp|ext|immext[12]~5_combout  & (\rvcpu|dp|pcreg|q [12] & !\rvcpu|dp|pcaddbranch|sum[11]~23 )))

	.dataa(\rvcpu|dp|ext|immext[12]~5_combout ),
	.datab(\rvcpu|dp|pcreg|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[11]~23 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[12]~24_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[12]~25 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[12]~24 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[12]~20 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[12]~20_combout  = (\rvcpu|dp|pcreg|q [12] & (\rvcpu|dp|pcadd4|sum[11]~19  $ (GND))) # (!\rvcpu|dp|pcreg|q [12] & (!\rvcpu|dp|pcadd4|sum[11]~19  & VCC))
// \rvcpu|dp|pcadd4|sum[12]~21  = CARRY((\rvcpu|dp|pcreg|q [12] & !\rvcpu|dp|pcadd4|sum[11]~19 ))

	.dataa(\rvcpu|dp|pcreg|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[11]~19 ),
	.combout(\rvcpu|dp|pcadd4|sum[12]~20_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[12]~21 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[12]~20 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[12]~10 (
// Equation(s):
// \rvcpu|dp|pcmux|y[12]~10_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[12]~24_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[12]~20_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[12]~24_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[12]~20_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[12]~10 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[12] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[12] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[13]~26 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[13]~26_combout  = (\rvcpu|dp|ext|immext[13]~4_combout  & ((\rvcpu|dp|pcreg|q [13] & (\rvcpu|dp|pcaddbranch|sum[12]~25  & VCC)) # (!\rvcpu|dp|pcreg|q [13] & (!\rvcpu|dp|pcaddbranch|sum[12]~25 )))) # 
// (!\rvcpu|dp|ext|immext[13]~4_combout  & ((\rvcpu|dp|pcreg|q [13] & (!\rvcpu|dp|pcaddbranch|sum[12]~25 )) # (!\rvcpu|dp|pcreg|q [13] & ((\rvcpu|dp|pcaddbranch|sum[12]~25 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[13]~27  = CARRY((\rvcpu|dp|ext|immext[13]~4_combout  & (!\rvcpu|dp|pcreg|q [13] & !\rvcpu|dp|pcaddbranch|sum[12]~25 )) # (!\rvcpu|dp|ext|immext[13]~4_combout  & ((!\rvcpu|dp|pcaddbranch|sum[12]~25 ) # (!\rvcpu|dp|pcreg|q [13]))))

	.dataa(\rvcpu|dp|ext|immext[13]~4_combout ),
	.datab(\rvcpu|dp|pcreg|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[12]~25 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[13]~26_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[13]~27 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[13]~26 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[13]~22 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[13]~22_combout  = (\rvcpu|dp|pcreg|q [13] & (!\rvcpu|dp|pcadd4|sum[12]~21 )) # (!\rvcpu|dp|pcreg|q [13] & ((\rvcpu|dp|pcadd4|sum[12]~21 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[13]~23  = CARRY((!\rvcpu|dp|pcadd4|sum[12]~21 ) # (!\rvcpu|dp|pcreg|q [13]))

	.dataa(\rvcpu|dp|pcreg|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[12]~21 ),
	.combout(\rvcpu|dp|pcadd4|sum[13]~22_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[13]~23 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[13]~22 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[13]~11 (
// Equation(s):
// \rvcpu|dp|pcmux|y[13]~11_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[13]~26_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[13]~22_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[13]~26_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[13]~22_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[13]~11 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[13] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[13] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[14]~28 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[14]~28_combout  = ((\rvcpu|dp|ext|immext[14]~3_combout  $ (\rvcpu|dp|pcreg|q [14] $ (!\rvcpu|dp|pcaddbranch|sum[13]~27 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[14]~29  = CARRY((\rvcpu|dp|ext|immext[14]~3_combout  & ((\rvcpu|dp|pcreg|q [14]) # (!\rvcpu|dp|pcaddbranch|sum[13]~27 ))) # (!\rvcpu|dp|ext|immext[14]~3_combout  & (\rvcpu|dp|pcreg|q [14] & !\rvcpu|dp|pcaddbranch|sum[13]~27 )))

	.dataa(\rvcpu|dp|ext|immext[14]~3_combout ),
	.datab(\rvcpu|dp|pcreg|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[13]~27 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[14]~28_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[14]~29 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[14]~28 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[14]~24 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[14]~24_combout  = (\rvcpu|dp|pcreg|q [14] & (\rvcpu|dp|pcadd4|sum[13]~23  $ (GND))) # (!\rvcpu|dp|pcreg|q [14] & (!\rvcpu|dp|pcadd4|sum[13]~23  & VCC))
// \rvcpu|dp|pcadd4|sum[14]~25  = CARRY((\rvcpu|dp|pcreg|q [14] & !\rvcpu|dp|pcadd4|sum[13]~23 ))

	.dataa(\rvcpu|dp|pcreg|q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[13]~23 ),
	.combout(\rvcpu|dp|pcadd4|sum[14]~24_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[14]~25 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[14]~24 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[14]~12 (
// Equation(s):
// \rvcpu|dp|pcmux|y[14]~12_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[14]~28_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[14]~24_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[14]~28_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[14]~24_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[14]~12 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[14] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[14] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[15]~30 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[15]~30_combout  = (\rvcpu|dp|ext|immext[15]~2_combout  & ((\rvcpu|dp|pcreg|q [15] & (\rvcpu|dp|pcaddbranch|sum[14]~29  & VCC)) # (!\rvcpu|dp|pcreg|q [15] & (!\rvcpu|dp|pcaddbranch|sum[14]~29 )))) # 
// (!\rvcpu|dp|ext|immext[15]~2_combout  & ((\rvcpu|dp|pcreg|q [15] & (!\rvcpu|dp|pcaddbranch|sum[14]~29 )) # (!\rvcpu|dp|pcreg|q [15] & ((\rvcpu|dp|pcaddbranch|sum[14]~29 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[15]~31  = CARRY((\rvcpu|dp|ext|immext[15]~2_combout  & (!\rvcpu|dp|pcreg|q [15] & !\rvcpu|dp|pcaddbranch|sum[14]~29 )) # (!\rvcpu|dp|ext|immext[15]~2_combout  & ((!\rvcpu|dp|pcaddbranch|sum[14]~29 ) # (!\rvcpu|dp|pcreg|q [15]))))

	.dataa(\rvcpu|dp|ext|immext[15]~2_combout ),
	.datab(\rvcpu|dp|pcreg|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[14]~29 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[15]~30_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[15]~31 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[15]~30 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[15]~26 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[15]~26_combout  = (\rvcpu|dp|pcreg|q [15] & (!\rvcpu|dp|pcadd4|sum[14]~25 )) # (!\rvcpu|dp|pcreg|q [15] & ((\rvcpu|dp|pcadd4|sum[14]~25 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[15]~27  = CARRY((!\rvcpu|dp|pcadd4|sum[14]~25 ) # (!\rvcpu|dp|pcreg|q [15]))

	.dataa(\rvcpu|dp|pcreg|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[14]~25 ),
	.combout(\rvcpu|dp|pcadd4|sum[15]~26_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[15]~27 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[15]~26 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[15]~13 (
// Equation(s):
// \rvcpu|dp|pcmux|y[15]~13_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[15]~30_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[15]~26_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[15]~30_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[15]~26_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[15]~13 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[15] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[15] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[16]~32 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[16]~32_combout  = ((\rvcpu|dp|ext|immext[16]~1_combout  $ (\rvcpu|dp|pcreg|q [16] $ (!\rvcpu|dp|pcaddbranch|sum[15]~31 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[16]~33  = CARRY((\rvcpu|dp|ext|immext[16]~1_combout  & ((\rvcpu|dp|pcreg|q [16]) # (!\rvcpu|dp|pcaddbranch|sum[15]~31 ))) # (!\rvcpu|dp|ext|immext[16]~1_combout  & (\rvcpu|dp|pcreg|q [16] & !\rvcpu|dp|pcaddbranch|sum[15]~31 )))

	.dataa(\rvcpu|dp|ext|immext[16]~1_combout ),
	.datab(\rvcpu|dp|pcreg|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[15]~31 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[16]~32_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[16]~33 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[16]~32 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[16]~28 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[16]~28_combout  = (\rvcpu|dp|pcreg|q [16] & (\rvcpu|dp|pcadd4|sum[15]~27  $ (GND))) # (!\rvcpu|dp|pcreg|q [16] & (!\rvcpu|dp|pcadd4|sum[15]~27  & VCC))
// \rvcpu|dp|pcadd4|sum[16]~29  = CARRY((\rvcpu|dp|pcreg|q [16] & !\rvcpu|dp|pcadd4|sum[15]~27 ))

	.dataa(\rvcpu|dp|pcreg|q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[15]~27 ),
	.combout(\rvcpu|dp|pcadd4|sum[16]~28_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[16]~29 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[16]~28 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[16]~14 (
// Equation(s):
// \rvcpu|dp|pcmux|y[16]~14_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[16]~32_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[16]~28_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[16]~32_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[16]~28_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[16]~14 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[16] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[16]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[16] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[17]~34 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[17]~34_combout  = (\rvcpu|dp|ext|immext[17]~0_combout  & ((\rvcpu|dp|pcreg|q [17] & (\rvcpu|dp|pcaddbranch|sum[16]~33  & VCC)) # (!\rvcpu|dp|pcreg|q [17] & (!\rvcpu|dp|pcaddbranch|sum[16]~33 )))) # 
// (!\rvcpu|dp|ext|immext[17]~0_combout  & ((\rvcpu|dp|pcreg|q [17] & (!\rvcpu|dp|pcaddbranch|sum[16]~33 )) # (!\rvcpu|dp|pcreg|q [17] & ((\rvcpu|dp|pcaddbranch|sum[16]~33 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[17]~35  = CARRY((\rvcpu|dp|ext|immext[17]~0_combout  & (!\rvcpu|dp|pcreg|q [17] & !\rvcpu|dp|pcaddbranch|sum[16]~33 )) # (!\rvcpu|dp|ext|immext[17]~0_combout  & ((!\rvcpu|dp|pcaddbranch|sum[16]~33 ) # (!\rvcpu|dp|pcreg|q [17]))))

	.dataa(\rvcpu|dp|ext|immext[17]~0_combout ),
	.datab(\rvcpu|dp|pcreg|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[16]~33 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[17]~34_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[17]~35 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[17]~34 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[17]~30 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[17]~30_combout  = (\rvcpu|dp|pcreg|q [17] & (!\rvcpu|dp|pcadd4|sum[16]~29 )) # (!\rvcpu|dp|pcreg|q [17] & ((\rvcpu|dp|pcadd4|sum[16]~29 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[17]~31  = CARRY((!\rvcpu|dp|pcadd4|sum[16]~29 ) # (!\rvcpu|dp|pcreg|q [17]))

	.dataa(\rvcpu|dp|pcreg|q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[16]~29 ),
	.combout(\rvcpu|dp|pcadd4|sum[17]~30_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[17]~31 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[17]~30 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[17]~15 (
// Equation(s):
// \rvcpu|dp|pcmux|y[17]~15_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[17]~34_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[17]~30_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[17]~34_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[17]~30_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[17]~15 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[17] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[17] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[18]~36 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[18]~36_combout  = ((\rvcpu|dp|ext|immext[19]~12_combout  $ (\rvcpu|dp|pcreg|q [18] $ (!\rvcpu|dp|pcaddbranch|sum[17]~35 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[18]~37  = CARRY((\rvcpu|dp|ext|immext[19]~12_combout  & ((\rvcpu|dp|pcreg|q [18]) # (!\rvcpu|dp|pcaddbranch|sum[17]~35 ))) # (!\rvcpu|dp|ext|immext[19]~12_combout  & (\rvcpu|dp|pcreg|q [18] & !\rvcpu|dp|pcaddbranch|sum[17]~35 )))

	.dataa(\rvcpu|dp|ext|immext[19]~12_combout ),
	.datab(\rvcpu|dp|pcreg|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[17]~35 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[18]~36_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[18]~37 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[18]~36 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[18]~32 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[18]~32_combout  = (\rvcpu|dp|pcreg|q [18] & (\rvcpu|dp|pcadd4|sum[17]~31  $ (GND))) # (!\rvcpu|dp|pcreg|q [18] & (!\rvcpu|dp|pcadd4|sum[17]~31  & VCC))
// \rvcpu|dp|pcadd4|sum[18]~33  = CARRY((\rvcpu|dp|pcreg|q [18] & !\rvcpu|dp|pcadd4|sum[17]~31 ))

	.dataa(\rvcpu|dp|pcreg|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[17]~31 ),
	.combout(\rvcpu|dp|pcadd4|sum[18]~32_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[18]~33 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[18]~32 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[18]~16 (
// Equation(s):
// \rvcpu|dp|pcmux|y[18]~16_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[18]~36_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[18]~32_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[18]~36_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[18]~32_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[18]~16 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[18] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[18]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[18] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[19]~38 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[19]~38_combout  = (\rvcpu|dp|ext|immext[19]~12_combout  & ((\rvcpu|dp|pcreg|q [19] & (\rvcpu|dp|pcaddbranch|sum[18]~37  & VCC)) # (!\rvcpu|dp|pcreg|q [19] & (!\rvcpu|dp|pcaddbranch|sum[18]~37 )))) # 
// (!\rvcpu|dp|ext|immext[19]~12_combout  & ((\rvcpu|dp|pcreg|q [19] & (!\rvcpu|dp|pcaddbranch|sum[18]~37 )) # (!\rvcpu|dp|pcreg|q [19] & ((\rvcpu|dp|pcaddbranch|sum[18]~37 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[19]~39  = CARRY((\rvcpu|dp|ext|immext[19]~12_combout  & (!\rvcpu|dp|pcreg|q [19] & !\rvcpu|dp|pcaddbranch|sum[18]~37 )) # (!\rvcpu|dp|ext|immext[19]~12_combout  & ((!\rvcpu|dp|pcaddbranch|sum[18]~37 ) # (!\rvcpu|dp|pcreg|q 
// [19]))))

	.dataa(\rvcpu|dp|ext|immext[19]~12_combout ),
	.datab(\rvcpu|dp|pcreg|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[18]~37 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[19]~38_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[19]~39 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[19]~38 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[19]~34 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[19]~34_combout  = (\rvcpu|dp|pcreg|q [19] & (!\rvcpu|dp|pcadd4|sum[18]~33 )) # (!\rvcpu|dp|pcreg|q [19] & ((\rvcpu|dp|pcadd4|sum[18]~33 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[19]~35  = CARRY((!\rvcpu|dp|pcadd4|sum[18]~33 ) # (!\rvcpu|dp|pcreg|q [19]))

	.dataa(\rvcpu|dp|pcreg|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[18]~33 ),
	.combout(\rvcpu|dp|pcadd4|sum[19]~34_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[19]~35 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[19]~34 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[19]~17 (
// Equation(s):
// \rvcpu|dp|pcmux|y[19]~17_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[19]~38_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[19]~34_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[19]~38_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[19]~34_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[19]~17 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[19] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[19] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[20]~40 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[20]~40_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [20] $ (!\rvcpu|dp|pcaddbranch|sum[19]~39 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[20]~41  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [20]) # (!\rvcpu|dp|pcaddbranch|sum[19]~39 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [20] & !\rvcpu|dp|pcaddbranch|sum[19]~39 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[19]~39 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[20]~40_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[20]~41 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[20]~40 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[20]~36 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[20]~36_combout  = (\rvcpu|dp|pcreg|q [20] & (\rvcpu|dp|pcadd4|sum[19]~35  $ (GND))) # (!\rvcpu|dp|pcreg|q [20] & (!\rvcpu|dp|pcadd4|sum[19]~35  & VCC))
// \rvcpu|dp|pcadd4|sum[20]~37  = CARRY((\rvcpu|dp|pcreg|q [20] & !\rvcpu|dp|pcadd4|sum[19]~35 ))

	.dataa(\rvcpu|dp|pcreg|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[19]~35 ),
	.combout(\rvcpu|dp|pcadd4|sum[20]~36_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[20]~37 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[20]~36 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[20]~18 (
// Equation(s):
// \rvcpu|dp|pcmux|y[20]~18_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[20]~40_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[20]~36_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[20]~40_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[20]~36_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[20]~18 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[20] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[20]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[20] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[21]~42 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[21]~42_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [21] & (\rvcpu|dp|pcaddbranch|sum[20]~41  & VCC)) # (!\rvcpu|dp|pcreg|q [21] & (!\rvcpu|dp|pcaddbranch|sum[20]~41 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [21] & (!\rvcpu|dp|pcaddbranch|sum[20]~41 )) # (!\rvcpu|dp|pcreg|q [21] & ((\rvcpu|dp|pcaddbranch|sum[20]~41 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[21]~43  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [21] & !\rvcpu|dp|pcaddbranch|sum[20]~41 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[20]~41 ) # (!\rvcpu|dp|pcreg|q [21]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[20]~41 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[21]~42_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[21]~43 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[21]~42 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[21]~38 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[21]~38_combout  = (\rvcpu|dp|pcreg|q [21] & (!\rvcpu|dp|pcadd4|sum[20]~37 )) # (!\rvcpu|dp|pcreg|q [21] & ((\rvcpu|dp|pcadd4|sum[20]~37 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[21]~39  = CARRY((!\rvcpu|dp|pcadd4|sum[20]~37 ) # (!\rvcpu|dp|pcreg|q [21]))

	.dataa(\rvcpu|dp|pcreg|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[20]~37 ),
	.combout(\rvcpu|dp|pcadd4|sum[21]~38_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[21]~39 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[21]~38 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[21]~19 (
// Equation(s):
// \rvcpu|dp|pcmux|y[21]~19_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[21]~42_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[21]~38_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[21]~42_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[21]~38_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[21]~19 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[21] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[21] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[22]~44 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[22]~44_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [22] $ (!\rvcpu|dp|pcaddbranch|sum[21]~43 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[22]~45  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [22]) # (!\rvcpu|dp|pcaddbranch|sum[21]~43 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [22] & !\rvcpu|dp|pcaddbranch|sum[21]~43 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[21]~43 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[22]~44_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[22]~45 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[22]~44 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[22]~40 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[22]~40_combout  = (\rvcpu|dp|pcreg|q [22] & (\rvcpu|dp|pcadd4|sum[21]~39  $ (GND))) # (!\rvcpu|dp|pcreg|q [22] & (!\rvcpu|dp|pcadd4|sum[21]~39  & VCC))
// \rvcpu|dp|pcadd4|sum[22]~41  = CARRY((\rvcpu|dp|pcreg|q [22] & !\rvcpu|dp|pcadd4|sum[21]~39 ))

	.dataa(\rvcpu|dp|pcreg|q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[21]~39 ),
	.combout(\rvcpu|dp|pcadd4|sum[22]~40_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[22]~41 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[22]~40 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[22]~20 (
// Equation(s):
// \rvcpu|dp|pcmux|y[22]~20_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[22]~44_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[22]~40_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[22]~44_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[22]~40_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[22]~20 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[22] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[22]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[22] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[23]~46 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[23]~46_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [23] & (\rvcpu|dp|pcaddbranch|sum[22]~45  & VCC)) # (!\rvcpu|dp|pcreg|q [23] & (!\rvcpu|dp|pcaddbranch|sum[22]~45 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [23] & (!\rvcpu|dp|pcaddbranch|sum[22]~45 )) # (!\rvcpu|dp|pcreg|q [23] & ((\rvcpu|dp|pcaddbranch|sum[22]~45 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[23]~47  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [23] & !\rvcpu|dp|pcaddbranch|sum[22]~45 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[22]~45 ) # (!\rvcpu|dp|pcreg|q [23]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[22]~45 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[23]~46_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[23]~47 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[23]~46 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[23]~42 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[23]~42_combout  = (\rvcpu|dp|pcreg|q [23] & (!\rvcpu|dp|pcadd4|sum[22]~41 )) # (!\rvcpu|dp|pcreg|q [23] & ((\rvcpu|dp|pcadd4|sum[22]~41 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[23]~43  = CARRY((!\rvcpu|dp|pcadd4|sum[22]~41 ) # (!\rvcpu|dp|pcreg|q [23]))

	.dataa(\rvcpu|dp|pcreg|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[22]~41 ),
	.combout(\rvcpu|dp|pcadd4|sum[23]~42_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[23]~43 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[23]~42 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[23]~21 (
// Equation(s):
// \rvcpu|dp|pcmux|y[23]~21_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[23]~46_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[23]~42_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[23]~46_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[23]~42_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[23]~21 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[23] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[23]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[23] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[24]~48 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[24]~48_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [24] $ (!\rvcpu|dp|pcaddbranch|sum[23]~47 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[24]~49  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [24]) # (!\rvcpu|dp|pcaddbranch|sum[23]~47 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [24] & !\rvcpu|dp|pcaddbranch|sum[23]~47 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[23]~47 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[24]~48_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[24]~49 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[24]~48 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[24]~44 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[24]~44_combout  = (\rvcpu|dp|pcreg|q [24] & (\rvcpu|dp|pcadd4|sum[23]~43  $ (GND))) # (!\rvcpu|dp|pcreg|q [24] & (!\rvcpu|dp|pcadd4|sum[23]~43  & VCC))
// \rvcpu|dp|pcadd4|sum[24]~45  = CARRY((\rvcpu|dp|pcreg|q [24] & !\rvcpu|dp|pcadd4|sum[23]~43 ))

	.dataa(\rvcpu|dp|pcreg|q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[23]~43 ),
	.combout(\rvcpu|dp|pcadd4|sum[24]~44_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[24]~45 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[24]~44 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[24]~22 (
// Equation(s):
// \rvcpu|dp|pcmux|y[24]~22_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[24]~48_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[24]~44_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[24]~48_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[24]~44_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[24]~22 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[24] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[24]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[24] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[25]~50 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[25]~50_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [25] & (\rvcpu|dp|pcaddbranch|sum[24]~49  & VCC)) # (!\rvcpu|dp|pcreg|q [25] & (!\rvcpu|dp|pcaddbranch|sum[24]~49 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [25] & (!\rvcpu|dp|pcaddbranch|sum[24]~49 )) # (!\rvcpu|dp|pcreg|q [25] & ((\rvcpu|dp|pcaddbranch|sum[24]~49 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[25]~51  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [25] & !\rvcpu|dp|pcaddbranch|sum[24]~49 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[24]~49 ) # (!\rvcpu|dp|pcreg|q [25]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[24]~49 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[25]~50_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[25]~51 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[25]~50 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[25]~46 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[25]~46_combout  = (\rvcpu|dp|pcreg|q [25] & (!\rvcpu|dp|pcadd4|sum[24]~45 )) # (!\rvcpu|dp|pcreg|q [25] & ((\rvcpu|dp|pcadd4|sum[24]~45 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[25]~47  = CARRY((!\rvcpu|dp|pcadd4|sum[24]~45 ) # (!\rvcpu|dp|pcreg|q [25]))

	.dataa(\rvcpu|dp|pcreg|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[24]~45 ),
	.combout(\rvcpu|dp|pcadd4|sum[25]~46_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[25]~47 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[25]~46 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[25]~23 (
// Equation(s):
// \rvcpu|dp|pcmux|y[25]~23_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[25]~50_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[25]~46_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[25]~50_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[25]~46_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[25]~23 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[25] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[25]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[25] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[26]~52 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[26]~52_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [26] $ (!\rvcpu|dp|pcaddbranch|sum[25]~51 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[26]~53  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [26]) # (!\rvcpu|dp|pcaddbranch|sum[25]~51 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [26] & !\rvcpu|dp|pcaddbranch|sum[25]~51 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[25]~51 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[26]~52_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[26]~53 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[26]~52 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[26]~48 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[26]~48_combout  = (\rvcpu|dp|pcreg|q [26] & (\rvcpu|dp|pcadd4|sum[25]~47  $ (GND))) # (!\rvcpu|dp|pcreg|q [26] & (!\rvcpu|dp|pcadd4|sum[25]~47  & VCC))
// \rvcpu|dp|pcadd4|sum[26]~49  = CARRY((\rvcpu|dp|pcreg|q [26] & !\rvcpu|dp|pcadd4|sum[25]~47 ))

	.dataa(\rvcpu|dp|pcreg|q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[25]~47 ),
	.combout(\rvcpu|dp|pcadd4|sum[26]~48_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[26]~49 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[26]~48 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[26]~24 (
// Equation(s):
// \rvcpu|dp|pcmux|y[26]~24_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[26]~52_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[26]~48_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[26]~52_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[26]~48_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[26]~24 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[26] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[26]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[26] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[27]~54 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[27]~54_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [27] & (\rvcpu|dp|pcaddbranch|sum[26]~53  & VCC)) # (!\rvcpu|dp|pcreg|q [27] & (!\rvcpu|dp|pcaddbranch|sum[26]~53 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [27] & (!\rvcpu|dp|pcaddbranch|sum[26]~53 )) # (!\rvcpu|dp|pcreg|q [27] & ((\rvcpu|dp|pcaddbranch|sum[26]~53 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[27]~55  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [27] & !\rvcpu|dp|pcaddbranch|sum[26]~53 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[26]~53 ) # (!\rvcpu|dp|pcreg|q [27]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[26]~53 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[27]~54_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[27]~55 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[27]~54 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[27]~50 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[27]~50_combout  = (\rvcpu|dp|pcreg|q [27] & (!\rvcpu|dp|pcadd4|sum[26]~49 )) # (!\rvcpu|dp|pcreg|q [27] & ((\rvcpu|dp|pcadd4|sum[26]~49 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[27]~51  = CARRY((!\rvcpu|dp|pcadd4|sum[26]~49 ) # (!\rvcpu|dp|pcreg|q [27]))

	.dataa(\rvcpu|dp|pcreg|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[26]~49 ),
	.combout(\rvcpu|dp|pcadd4|sum[27]~50_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[27]~51 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[27]~50 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[27]~25 (
// Equation(s):
// \rvcpu|dp|pcmux|y[27]~25_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[27]~54_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[27]~50_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[27]~54_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[27]~50_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[27]~25 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[27] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[27]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[27] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[28]~56 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[28]~56_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [28] $ (!\rvcpu|dp|pcaddbranch|sum[27]~55 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[28]~57  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [28]) # (!\rvcpu|dp|pcaddbranch|sum[27]~55 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [28] & !\rvcpu|dp|pcaddbranch|sum[27]~55 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[27]~55 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[28]~56_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[28]~57 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[28]~56 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[28]~52 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[28]~52_combout  = (\rvcpu|dp|pcreg|q [28] & (\rvcpu|dp|pcadd4|sum[27]~51  $ (GND))) # (!\rvcpu|dp|pcreg|q [28] & (!\rvcpu|dp|pcadd4|sum[27]~51  & VCC))
// \rvcpu|dp|pcadd4|sum[28]~53  = CARRY((\rvcpu|dp|pcreg|q [28] & !\rvcpu|dp|pcadd4|sum[27]~51 ))

	.dataa(\rvcpu|dp|pcreg|q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[27]~51 ),
	.combout(\rvcpu|dp|pcadd4|sum[28]~52_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[28]~53 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[28]~52 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[28]~26 (
// Equation(s):
// \rvcpu|dp|pcmux|y[28]~26_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[28]~56_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[28]~52_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[28]~56_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[28]~52_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[28]~26 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[28] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[28]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[28] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[29]~58 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[29]~58_combout  = (\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [29] & (\rvcpu|dp|pcaddbranch|sum[28]~57  & VCC)) # (!\rvcpu|dp|pcreg|q [29] & (!\rvcpu|dp|pcaddbranch|sum[28]~57 )))) # (!\instrmem|instr_ram~23_combout  & 
// ((\rvcpu|dp|pcreg|q [29] & (!\rvcpu|dp|pcaddbranch|sum[28]~57 )) # (!\rvcpu|dp|pcreg|q [29] & ((\rvcpu|dp|pcaddbranch|sum[28]~57 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[29]~59  = CARRY((\instrmem|instr_ram~23_combout  & (!\rvcpu|dp|pcreg|q [29] & !\rvcpu|dp|pcaddbranch|sum[28]~57 )) # (!\instrmem|instr_ram~23_combout  & ((!\rvcpu|dp|pcaddbranch|sum[28]~57 ) # (!\rvcpu|dp|pcreg|q [29]))))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[28]~57 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[29]~58_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[29]~59 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[29]~58 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[29]~54 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[29]~54_combout  = (\rvcpu|dp|pcreg|q [29] & (!\rvcpu|dp|pcadd4|sum[28]~53 )) # (!\rvcpu|dp|pcreg|q [29] & ((\rvcpu|dp|pcadd4|sum[28]~53 ) # (GND)))
// \rvcpu|dp|pcadd4|sum[29]~55  = CARRY((!\rvcpu|dp|pcadd4|sum[28]~53 ) # (!\rvcpu|dp|pcreg|q [29]))

	.dataa(\rvcpu|dp|pcreg|q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[28]~53 ),
	.combout(\rvcpu|dp|pcadd4|sum[29]~54_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[29]~55 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[29]~54 .lut_mask = 16'h5A5F;
defparam \rvcpu|dp|pcadd4|sum[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[29]~27 (
// Equation(s):
// \rvcpu|dp|pcmux|y[29]~27_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[29]~58_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[29]~54_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[29]~58_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[29]~54_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[29]~27 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[29] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[29]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[29] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[30]~60 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[30]~60_combout  = ((\instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [30] $ (!\rvcpu|dp|pcaddbranch|sum[29]~59 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[30]~61  = CARRY((\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|pcreg|q [30]) # (!\rvcpu|dp|pcaddbranch|sum[29]~59 ))) # (!\instrmem|instr_ram~23_combout  & (\rvcpu|dp|pcreg|q [30] & !\rvcpu|dp|pcaddbranch|sum[29]~59 )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[29]~59 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[30]~60_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[30]~61 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[30]~60 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[30]~56 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[30]~56_combout  = (\rvcpu|dp|pcreg|q [30] & (\rvcpu|dp|pcadd4|sum[29]~55  $ (GND))) # (!\rvcpu|dp|pcreg|q [30] & (!\rvcpu|dp|pcadd4|sum[29]~55  & VCC))
// \rvcpu|dp|pcadd4|sum[30]~57  = CARRY((\rvcpu|dp|pcreg|q [30] & !\rvcpu|dp|pcadd4|sum[29]~55 ))

	.dataa(\rvcpu|dp|pcreg|q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcadd4|sum[29]~55 ),
	.combout(\rvcpu|dp|pcadd4|sum[30]~56_combout ),
	.cout(\rvcpu|dp|pcadd4|sum[30]~57 ));
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[30]~56 .lut_mask = 16'hA50A;
defparam \rvcpu|dp|pcadd4|sum[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[30]~28 (
// Equation(s):
// \rvcpu|dp|pcmux|y[30]~28_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[30]~60_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[30]~56_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[30]~60_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[30]~56_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[30]~28 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[30] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[30]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[30] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[31]~62 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[31]~62_combout  = \instrmem|instr_ram~23_combout  $ (\rvcpu|dp|pcreg|q [31] $ (\rvcpu|dp|pcaddbranch|sum[30]~61 ))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|pcreg|q [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rvcpu|dp|pcaddbranch|sum[30]~61 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[31]~62 .lut_mask = 16'h9696;
defparam \rvcpu|dp|pcaddbranch|sum[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[31]~29 (
// Equation(s):
// \rvcpu|dp|pcmux|y[31]~29_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[31]~62_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[31]~58_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[31]~62_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[31]~58_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[31]~29 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[31] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[31]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[31] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcadd4|sum[31]~58 (
// Equation(s):
// \rvcpu|dp|pcadd4|sum[31]~58_combout  = \rvcpu|dp|pcreg|q [31] $ (\rvcpu|dp|pcadd4|sum[30]~57 )

	.dataa(\rvcpu|dp|pcreg|q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rvcpu|dp|pcadd4|sum[30]~57 ),
	.combout(\rvcpu|dp|pcadd4|sum[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcadd4|sum[31]~58 .lut_mask = 16'h5A5A;
defparam \rvcpu|dp|pcadd4|sum[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[31]~64 (
// Equation(s):
// \rvcpu|dp|resultmux|y[31]~64_combout  = (\datamem|data_ram~3391_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[31]~58_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3391_combout  & 
// (((\rvcpu|dp|pcadd4|sum[31]~58_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3391_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[31]~58_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[31]~64 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[31]~0 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[31]~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[31]~31_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[31]~31_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[31]~0 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[30]~input (
	.i(Ext_WriteData[30]),
	.ibar(gnd),
	.o(\Ext_WriteData[30]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[30]~input .bus_hold = "false";
defparam \Ext_WriteData[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~734 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~734 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~734 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~862 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~862 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~862 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~606 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~606 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~606 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1628 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1628_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~862_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~606_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~862_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~606_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1628_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1628 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~990 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~990 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~990 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1629 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1629_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1628_combout  & ((\rvcpu|dp|rf|reg_file_arr~990_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1628_combout  & (\rvcpu|dp|rf|reg_file_arr~734_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1628_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~734_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1628_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~990_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1629_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1629 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~830 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~830 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~830 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~702 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~702 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~702 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~574 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~574 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~574 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1630 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1630_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~702_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~574_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~702_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~574_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1630_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1630 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1630 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~958 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~958 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~958 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1631 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1631_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1630_combout  & ((\rvcpu|dp|rf|reg_file_arr~958_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1630_combout  & (\rvcpu|dp|rf|reg_file_arr~830_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1630_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~830_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1630_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~958_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1631_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1631 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1631 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~670 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~670 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~670 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~798 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~798 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~798 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~542 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~542 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~542 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1632 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1632_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~798_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~542_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~798_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~542_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1632_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1632 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~926 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~926 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~926 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1633 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1633_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1632_combout  & ((\rvcpu|dp|rf|reg_file_arr~926_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1632_combout  & (\rvcpu|dp|rf|reg_file_arr~670_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1632_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~670_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1632_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~926_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1633_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1633 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1633 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1634 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1634_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1631_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1633_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1631_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1633_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1634_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1634 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1634 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~894 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~894 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~894 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~766 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~766 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~766 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~638 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~638 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~638 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1635 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1635_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~766_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~638_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~766_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~638_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1635_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1635 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1635 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1022 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1022 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1022 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1636 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1636_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1635_combout  & ((\rvcpu|dp|rf|reg_file_arr~1022_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1635_combout  & (\rvcpu|dp|rf|reg_file_arr~894_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1635_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~894_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1635_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1022_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1636_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1636 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1636 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1637 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1637_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1634_combout  & ((\rvcpu|dp|rf|reg_file_arr~1636_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1634_combout  & (\rvcpu|dp|rf|reg_file_arr~1629_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1634_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1629_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1634_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1636_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1637_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1637 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1637 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~350 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~350 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~350 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~318 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~318 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~318 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~286 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~286 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1638 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1638_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~318_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~286_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~318_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~286_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1638_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1638 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~382 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~382 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~382 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1639 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1639_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1638_combout  & ((\rvcpu|dp|rf|reg_file_arr~382_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1638_combout  & (\rvcpu|dp|rf|reg_file_arr~350_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1638_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~350_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1638_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~382_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1639_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1639 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~222 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~222 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~222 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~158 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~158 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1640 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1640_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~222_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~158_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~222_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~158_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1640_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1640 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1640 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~254 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~254 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~254 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1641 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1641_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1640_combout  & ((\rvcpu|dp|rf|reg_file_arr~254_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1640_combout  & (\rvcpu|dp|rf|reg_file_arr~190_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1640_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~190_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1640_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~254_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1641_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1641 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1641 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~94 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~94 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~94 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~62 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~62 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~62 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~30 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~30 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1642 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1642_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~62_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~30_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~62_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~30_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1642_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1642 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~126 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~126 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~126 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1643 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1643_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1642_combout  & ((\rvcpu|dp|rf|reg_file_arr~126_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1642_combout  & (\rvcpu|dp|rf|reg_file_arr~94_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1642_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~94_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1642_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~126_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1643_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1643 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1643 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1644 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1644_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1641_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1643_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1641_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1643_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1644_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1644 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1644 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~446 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~446 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~446 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~478 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~478 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~478 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~414 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~414 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1645 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1645_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~478_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~414_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~478_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~414_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1645_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1645 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~510 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~510 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~510 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1646 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1646_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1645_combout  & ((\rvcpu|dp|rf|reg_file_arr~510_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1645_combout  & (\rvcpu|dp|rf|reg_file_arr~446_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1645_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~446_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1645_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~510_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1646_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1646 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1646 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1647 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1647_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1644_combout  & ((\rvcpu|dp|rf|reg_file_arr~1646_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1644_combout  & (\rvcpu|dp|rf|reg_file_arr~1639_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1644_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1639_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1644_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1646_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1647_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1647 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[30]~30 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[30]~30_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1637_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1647_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1637_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1647_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[30]~30 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~30 (
// Equation(s):
// \WriteData~30_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[30]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[30]~30_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[30]~30_combout ))))

	.dataa(\Ext_WriteData[30]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[30]~30_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~30_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~30 .lut_mask = 16'hACCC;
defparam \WriteData~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~830 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~830 .is_wysiwyg = "true";
defparam \datamem|data_ram~830 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1342 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1342 .is_wysiwyg = "true";
defparam \datamem|data_ram~1342 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~318 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~318 .is_wysiwyg = "true";
defparam \datamem|data_ram~318 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3308 (
// Equation(s):
// \datamem|data_ram~3308_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1342_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~318_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1342_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~318_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3308_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3308 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1854 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1854 .is_wysiwyg = "true";
defparam \datamem|data_ram~1854 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3309 (
// Equation(s):
// \datamem|data_ram~3309_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3308_combout  & ((\datamem|data_ram~1854_q ))) # (!\datamem|data_ram~3308_combout  & (\datamem|data_ram~830_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3308_combout 
// ))))

	.dataa(\datamem|data_ram~830_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3308_combout ),
	.datad(\datamem|data_ram~1854_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3309_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3309 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1374 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1374 .is_wysiwyg = "true";
defparam \datamem|data_ram~1374 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~862 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~862 .is_wysiwyg = "true";
defparam \datamem|data_ram~862 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~350 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~350 .is_wysiwyg = "true";
defparam \datamem|data_ram~350 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3310 (
// Equation(s):
// \datamem|data_ram~3310_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~862_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~350_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~862_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~350_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3310_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3310 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1886 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1886 .is_wysiwyg = "true";
defparam \datamem|data_ram~1886 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3311 (
// Equation(s):
// \datamem|data_ram~3311_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3310_combout  & ((\datamem|data_ram~1886_q ))) # (!\datamem|data_ram~3310_combout  & (\datamem|data_ram~1374_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3310_combout 
// ))))

	.dataa(\datamem|data_ram~1374_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3310_combout ),
	.datad(\datamem|data_ram~1886_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3311_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3311 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1310 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1310 .is_wysiwyg = "true";
defparam \datamem|data_ram~1310 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~798 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~798 .is_wysiwyg = "true";
defparam \datamem|data_ram~798 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~286 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~286 .is_wysiwyg = "true";
defparam \datamem|data_ram~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3312 (
// Equation(s):
// \datamem|data_ram~3312_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~798_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~286_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~798_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~286_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3312_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3312 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1822 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1822 .is_wysiwyg = "true";
defparam \datamem|data_ram~1822 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3313 (
// Equation(s):
// \datamem|data_ram~3313_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3312_combout  & ((\datamem|data_ram~1822_q ))) # (!\datamem|data_ram~3312_combout  & (\datamem|data_ram~1310_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3312_combout 
// ))))

	.dataa(\datamem|data_ram~1310_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3312_combout ),
	.datad(\datamem|data_ram~1822_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3313_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3313 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3314 (
// Equation(s):
// \datamem|data_ram~3314_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3311_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3313_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3311_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3313_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3314_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3314 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~894 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~894 .is_wysiwyg = "true";
defparam \datamem|data_ram~894 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1406 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1406 .is_wysiwyg = "true";
defparam \datamem|data_ram~1406 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~382 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~382 .is_wysiwyg = "true";
defparam \datamem|data_ram~382 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3315 (
// Equation(s):
// \datamem|data_ram~3315_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1406_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~382_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1406_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~382_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3315_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3315 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1918 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1918 .is_wysiwyg = "true";
defparam \datamem|data_ram~1918 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3316 (
// Equation(s):
// \datamem|data_ram~3316_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3315_combout  & ((\datamem|data_ram~1918_q ))) # (!\datamem|data_ram~3315_combout  & (\datamem|data_ram~894_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3315_combout 
// ))))

	.dataa(\datamem|data_ram~894_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3315_combout ),
	.datad(\datamem|data_ram~1918_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3316_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3316 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3317 (
// Equation(s):
// \datamem|data_ram~3317_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3314_combout  & ((\datamem|data_ram~3316_combout ))) # (!\datamem|data_ram~3314_combout  & (\datamem|data_ram~3309_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3314_combout ))))

	.dataa(\datamem|data_ram~3309_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3314_combout ),
	.datad(\datamem|data_ram~3316_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3317_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3317 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1246 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1246 .is_wysiwyg = "true";
defparam \datamem|data_ram~1246 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~734 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~734 .is_wysiwyg = "true";
defparam \datamem|data_ram~734 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~222 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~222 .is_wysiwyg = "true";
defparam \datamem|data_ram~222 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3318 (
// Equation(s):
// \datamem|data_ram~3318_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~734_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~222_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~734_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~222_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3318_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3318 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1758 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1758 .is_wysiwyg = "true";
defparam \datamem|data_ram~1758 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3319 (
// Equation(s):
// \datamem|data_ram~3319_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3318_combout  & ((\datamem|data_ram~1758_q ))) # (!\datamem|data_ram~3318_combout  & (\datamem|data_ram~1246_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3318_combout 
// ))))

	.dataa(\datamem|data_ram~1246_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3318_combout ),
	.datad(\datamem|data_ram~1758_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3319_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3319 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~702 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~702 .is_wysiwyg = "true";
defparam \datamem|data_ram~702 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1214 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1214 .is_wysiwyg = "true";
defparam \datamem|data_ram~1214 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~190 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~190 .is_wysiwyg = "true";
defparam \datamem|data_ram~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3320 (
// Equation(s):
// \datamem|data_ram~3320_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1214_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~190_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1214_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~190_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3320_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3320 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1726 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1726 .is_wysiwyg = "true";
defparam \datamem|data_ram~1726 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3321 (
// Equation(s):
// \datamem|data_ram~3321_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3320_combout  & ((\datamem|data_ram~1726_q ))) # (!\datamem|data_ram~3320_combout  & (\datamem|data_ram~702_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3320_combout 
// ))))

	.dataa(\datamem|data_ram~702_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3320_combout ),
	.datad(\datamem|data_ram~1726_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3321_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3321 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1182 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1182 .is_wysiwyg = "true";
defparam \datamem|data_ram~1182 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~670 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~670 .is_wysiwyg = "true";
defparam \datamem|data_ram~670 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~158 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~158 .is_wysiwyg = "true";
defparam \datamem|data_ram~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3322 (
// Equation(s):
// \datamem|data_ram~3322_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~670_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~158_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~670_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~158_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3322_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3322 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1694 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1694 .is_wysiwyg = "true";
defparam \datamem|data_ram~1694 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3323 (
// Equation(s):
// \datamem|data_ram~3323_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3322_combout  & ((\datamem|data_ram~1694_q ))) # (!\datamem|data_ram~3322_combout  & (\datamem|data_ram~1182_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3322_combout 
// ))))

	.dataa(\datamem|data_ram~1182_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3322_combout ),
	.datad(\datamem|data_ram~1694_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3323_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3323 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3324 (
// Equation(s):
// \datamem|data_ram~3324_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3321_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3323_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3321_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3323_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3324_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3324 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~766 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~766 .is_wysiwyg = "true";
defparam \datamem|data_ram~766 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1278 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1278 .is_wysiwyg = "true";
defparam \datamem|data_ram~1278 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~254 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~254 .is_wysiwyg = "true";
defparam \datamem|data_ram~254 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3325 (
// Equation(s):
// \datamem|data_ram~3325_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1278_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~254_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1278_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~254_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3325_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3325 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1790 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1790 .is_wysiwyg = "true";
defparam \datamem|data_ram~1790 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3326 (
// Equation(s):
// \datamem|data_ram~3326_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3325_combout  & ((\datamem|data_ram~1790_q ))) # (!\datamem|data_ram~3325_combout  & (\datamem|data_ram~766_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3325_combout 
// ))))

	.dataa(\datamem|data_ram~766_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3325_combout ),
	.datad(\datamem|data_ram~1790_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3326_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3326 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3327 (
// Equation(s):
// \datamem|data_ram~3327_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3324_combout  & ((\datamem|data_ram~3326_combout ))) # (!\datamem|data_ram~3324_combout  & (\datamem|data_ram~3319_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3324_combout ))))

	.dataa(\datamem|data_ram~3319_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3324_combout ),
	.datad(\datamem|data_ram~3326_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3327_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3327 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3327 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~574 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~574 .is_wysiwyg = "true";
defparam \datamem|data_ram~574 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1086 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1086 .is_wysiwyg = "true";
defparam \datamem|data_ram~1086 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~62 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~62 .is_wysiwyg = "true";
defparam \datamem|data_ram~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3328 (
// Equation(s):
// \datamem|data_ram~3328_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1086_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~62_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1086_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~62_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3328_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3328 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1598 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1598 .is_wysiwyg = "true";
defparam \datamem|data_ram~1598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3329 (
// Equation(s):
// \datamem|data_ram~3329_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3328_combout  & ((\datamem|data_ram~1598_q ))) # (!\datamem|data_ram~3328_combout  & (\datamem|data_ram~574_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3328_combout 
// ))))

	.dataa(\datamem|data_ram~574_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3328_combout ),
	.datad(\datamem|data_ram~1598_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3329_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3329 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1118 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1118 .is_wysiwyg = "true";
defparam \datamem|data_ram~1118 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~606 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~606 .is_wysiwyg = "true";
defparam \datamem|data_ram~606 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~94 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~94 .is_wysiwyg = "true";
defparam \datamem|data_ram~94 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3330 (
// Equation(s):
// \datamem|data_ram~3330_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~606_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~94_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~606_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~94_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3330_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3330 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3330 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1630 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1630 .is_wysiwyg = "true";
defparam \datamem|data_ram~1630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3331 (
// Equation(s):
// \datamem|data_ram~3331_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3330_combout  & ((\datamem|data_ram~1630_q ))) # (!\datamem|data_ram~3330_combout  & (\datamem|data_ram~1118_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3330_combout 
// ))))

	.dataa(\datamem|data_ram~1118_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3330_combout ),
	.datad(\datamem|data_ram~1630_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3331_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3331 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1054 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1054 .is_wysiwyg = "true";
defparam \datamem|data_ram~1054 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~542 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~542 .is_wysiwyg = "true";
defparam \datamem|data_ram~542 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~30 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~30 .is_wysiwyg = "true";
defparam \datamem|data_ram~30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3332 (
// Equation(s):
// \datamem|data_ram~3332_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~542_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~30_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~542_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~30_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3332_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3332 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1566 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1566 .is_wysiwyg = "true";
defparam \datamem|data_ram~1566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3333 (
// Equation(s):
// \datamem|data_ram~3333_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3332_combout  & ((\datamem|data_ram~1566_q ))) # (!\datamem|data_ram~3332_combout  & (\datamem|data_ram~1054_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3332_combout 
// ))))

	.dataa(\datamem|data_ram~1054_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3332_combout ),
	.datad(\datamem|data_ram~1566_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3333_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3333 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3334 (
// Equation(s):
// \datamem|data_ram~3334_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3331_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3333_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3331_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3333_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3334_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3334 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~638 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~638 .is_wysiwyg = "true";
defparam \datamem|data_ram~638 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1150 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1150 .is_wysiwyg = "true";
defparam \datamem|data_ram~1150 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~126 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~126 .is_wysiwyg = "true";
defparam \datamem|data_ram~126 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3335 (
// Equation(s):
// \datamem|data_ram~3335_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1150_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~126_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1150_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~126_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3335_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3335 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1662 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1662 .is_wysiwyg = "true";
defparam \datamem|data_ram~1662 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3336 (
// Equation(s):
// \datamem|data_ram~3336_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3335_combout  & ((\datamem|data_ram~1662_q ))) # (!\datamem|data_ram~3335_combout  & (\datamem|data_ram~638_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3335_combout 
// ))))

	.dataa(\datamem|data_ram~638_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3335_combout ),
	.datad(\datamem|data_ram~1662_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3336_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3336 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3337 (
// Equation(s):
// \datamem|data_ram~3337_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3334_combout  & ((\datamem|data_ram~3336_combout ))) # (!\datamem|data_ram~3334_combout  & (\datamem|data_ram~3329_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3334_combout ))))

	.dataa(\datamem|data_ram~3329_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3334_combout ),
	.datad(\datamem|data_ram~3336_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3337_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3337 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3338 (
// Equation(s):
// \datamem|data_ram~3338_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3327_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3337_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3327_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3337_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3338_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3338 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1502 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1502 .is_wysiwyg = "true";
defparam \datamem|data_ram~1502 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~990 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~990 .is_wysiwyg = "true";
defparam \datamem|data_ram~990 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~478 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~478 .is_wysiwyg = "true";
defparam \datamem|data_ram~478 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3339 (
// Equation(s):
// \datamem|data_ram~3339_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~990_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~478_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~990_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~478_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3339_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3339 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2014 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2014 .is_wysiwyg = "true";
defparam \datamem|data_ram~2014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3340 (
// Equation(s):
// \datamem|data_ram~3340_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3339_combout  & ((\datamem|data_ram~2014_q ))) # (!\datamem|data_ram~3339_combout  & (\datamem|data_ram~1502_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3339_combout 
// ))))

	.dataa(\datamem|data_ram~1502_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3339_combout ),
	.datad(\datamem|data_ram~2014_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3340_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3340 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3340 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~958 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~958 .is_wysiwyg = "true";
defparam \datamem|data_ram~958 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1470 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1470 .is_wysiwyg = "true";
defparam \datamem|data_ram~1470 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~446 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~446 .is_wysiwyg = "true";
defparam \datamem|data_ram~446 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3341 (
// Equation(s):
// \datamem|data_ram~3341_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1470_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~446_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1470_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~446_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3341_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3341 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1982 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1982 .is_wysiwyg = "true";
defparam \datamem|data_ram~1982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3342 (
// Equation(s):
// \datamem|data_ram~3342_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3341_combout  & ((\datamem|data_ram~1982_q ))) # (!\datamem|data_ram~3341_combout  & (\datamem|data_ram~958_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3341_combout 
// ))))

	.dataa(\datamem|data_ram~958_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3341_combout ),
	.datad(\datamem|data_ram~1982_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3342_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3342 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1438 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1438 .is_wysiwyg = "true";
defparam \datamem|data_ram~1438 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~926 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~926 .is_wysiwyg = "true";
defparam \datamem|data_ram~926 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~414 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~414 .is_wysiwyg = "true";
defparam \datamem|data_ram~414 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3343 (
// Equation(s):
// \datamem|data_ram~3343_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~926_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~414_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~926_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~414_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3343_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3343 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1950 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1950 .is_wysiwyg = "true";
defparam \datamem|data_ram~1950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3344 (
// Equation(s):
// \datamem|data_ram~3344_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3343_combout  & ((\datamem|data_ram~1950_q ))) # (!\datamem|data_ram~3343_combout  & (\datamem|data_ram~1438_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3343_combout 
// ))))

	.dataa(\datamem|data_ram~1438_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3343_combout ),
	.datad(\datamem|data_ram~1950_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3344_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3344 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3345 (
// Equation(s):
// \datamem|data_ram~3345_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3342_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3344_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3342_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3344_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3345_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3345 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1022 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1022 .is_wysiwyg = "true";
defparam \datamem|data_ram~1022 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1534 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1534 .is_wysiwyg = "true";
defparam \datamem|data_ram~1534 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~510 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~510 .is_wysiwyg = "true";
defparam \datamem|data_ram~510 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3346 (
// Equation(s):
// \datamem|data_ram~3346_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1534_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~510_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1534_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~510_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3346_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3346 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2046 (
	.clk(\clk~input_o ),
	.d(\WriteData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2046 .is_wysiwyg = "true";
defparam \datamem|data_ram~2046 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3347 (
// Equation(s):
// \datamem|data_ram~3347_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3346_combout  & ((\datamem|data_ram~2046_q ))) # (!\datamem|data_ram~3346_combout  & (\datamem|data_ram~1022_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3346_combout 
// ))))

	.dataa(\datamem|data_ram~1022_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3346_combout ),
	.datad(\datamem|data_ram~2046_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3347_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3347 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3348 (
// Equation(s):
// \datamem|data_ram~3348_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3345_combout  & ((\datamem|data_ram~3347_combout ))) # (!\datamem|data_ram~3345_combout  & (\datamem|data_ram~3340_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3345_combout ))))

	.dataa(\datamem|data_ram~3340_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3345_combout ),
	.datad(\datamem|data_ram~3347_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3348_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3348 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3349 (
// Equation(s):
// \datamem|data_ram~3349_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3338_combout  & ((\datamem|data_ram~3348_combout ))) # (!\datamem|data_ram~3338_combout  & (\datamem|data_ram~3317_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3338_combout ))))

	.dataa(\datamem|data_ram~3317_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3338_combout ),
	.datad(\datamem|data_ram~3348_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3349_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3349 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[30]~62 (
// Equation(s):
// \rvcpu|dp|resultmux|y[30]~62_combout  = (\datamem|data_ram~3349_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[30]~56_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3349_combout  & 
// (((\rvcpu|dp|pcadd4|sum[30]~56_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3349_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[30]~56_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[30]~62 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[30]~1 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[30]~1_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[30]~30_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[30]~30_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[30]~1 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[29]~input (
	.i(Ext_WriteData[29]),
	.ibar(gnd),
	.o(\Ext_WriteData[29]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[29]~input .bus_hold = "false";
defparam \Ext_WriteData[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~701 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~701 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~701 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~829 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~829 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~829 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~573 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~573 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~573 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1608 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1608_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~829_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~573_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~829_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~573_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1608_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1608 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~957 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~957 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~957 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1609 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1609_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1608_combout  & ((\rvcpu|dp|rf|reg_file_arr~957_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1608_combout  & (\rvcpu|dp|rf|reg_file_arr~701_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1608_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~701_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1608_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~957_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1609_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1609 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1609 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~861 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~861 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~861 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~733 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~733 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~733 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~605 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~605 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~605 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1610 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1610_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~733_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~605_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~733_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~605_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1610_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1610 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1610 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~989 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~989 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~989 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1611 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1611_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1610_combout  & ((\rvcpu|dp|rf|reg_file_arr~989_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1610_combout  & (\rvcpu|dp|rf|reg_file_arr~861_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1610_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~861_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1610_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~989_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1611_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1611 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~797 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~797 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~797 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~669 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~669 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~669 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~541 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~541 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~541 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1612 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1612_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~669_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~541_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~669_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~541_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1612_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1612 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1612 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~925 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~925 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~925 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1613 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1613_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1612_combout  & ((\rvcpu|dp|rf|reg_file_arr~925_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1612_combout  & (\rvcpu|dp|rf|reg_file_arr~797_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1612_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~797_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1612_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~925_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1613_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1613 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1613 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1614 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1614_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1611_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1613_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1611_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1613_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1614_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1614 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~765 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~765 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~765 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~893 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~893 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~893 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~637 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~637 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~637 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1615 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1615_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~893_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~637_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~893_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~637_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1615_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1615 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1021 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1021 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1021 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1616 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1616_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1615_combout  & ((\rvcpu|dp|rf|reg_file_arr~1021_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1615_combout  & (\rvcpu|dp|rf|reg_file_arr~765_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1615_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~765_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1615_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1021_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1616_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1616 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1616 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1617 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1617_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1614_combout  & ((\rvcpu|dp|rf|reg_file_arr~1616_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1614_combout  & (\rvcpu|dp|rf|reg_file_arr~1609_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1614_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1609_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1614_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1616_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1617_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1617 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1617 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~221 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~221 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~221 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~157 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~157 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1618 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1618_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~189_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~157_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~189_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~157_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1618_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1618 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~253 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~253 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~253 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1619 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1619_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1618_combout  & ((\rvcpu|dp|rf|reg_file_arr~253_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1618_combout  & (\rvcpu|dp|rf|reg_file_arr~221_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1618_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~221_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1618_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~253_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1619_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1619 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~317 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~317 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~317 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~349 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~349 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~349 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~285 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~285 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1620 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1620_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~349_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~285_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~349_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~285_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1620_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1620 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1620 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~381 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~381 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~381 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1621 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1621_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1620_combout  & ((\rvcpu|dp|rf|reg_file_arr~381_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1620_combout  & (\rvcpu|dp|rf|reg_file_arr~317_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1620_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~317_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1620_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~381_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1621_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1621 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1621 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~61 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~61 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~61 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~93 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~93 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~93 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~29 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~29 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1622 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1622_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~93_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~29_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~93_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~29_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1622_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1622 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~125 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~125 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~125 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1623 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1623_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1622_combout  & ((\rvcpu|dp|rf|reg_file_arr~125_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1622_combout  & (\rvcpu|dp|rf|reg_file_arr~61_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1622_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~61_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1622_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~125_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1623_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1623 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1624 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1624_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1621_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1623_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1621_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1623_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1624_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1624 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1624 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~477 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~477 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~477 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~445 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~445 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~445 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~413 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~413 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1625 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1625_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~445_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~413_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~445_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~413_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1625_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1625 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~509 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~509 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~509 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1626 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1626_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1625_combout  & ((\rvcpu|dp|rf|reg_file_arr~509_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1625_combout  & (\rvcpu|dp|rf|reg_file_arr~477_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1625_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~477_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1625_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~509_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1626_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1626 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1626 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1627 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1627_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1624_combout  & ((\rvcpu|dp|rf|reg_file_arr~1626_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1624_combout  & (\rvcpu|dp|rf|reg_file_arr~1619_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1624_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1619_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1624_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1626_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1627_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1627 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[29]~29 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[29]~29_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1617_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1627_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1617_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1627_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[29]~29 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~29 (
// Equation(s):
// \WriteData~29_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[29]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[29]~29_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[29]~29_combout ))))

	.dataa(\Ext_WriteData[29]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[29]~29_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~29_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~29 .lut_mask = 16'hACCC;
defparam \WriteData~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~733 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~733 .is_wysiwyg = "true";
defparam \datamem|data_ram~733 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1245 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1245 .is_wysiwyg = "true";
defparam \datamem|data_ram~1245 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~221 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~221 .is_wysiwyg = "true";
defparam \datamem|data_ram~221 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3266 (
// Equation(s):
// \datamem|data_ram~3266_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1245_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~221_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1245_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~221_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3266_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3266 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1757 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1757 .is_wysiwyg = "true";
defparam \datamem|data_ram~1757 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3267 (
// Equation(s):
// \datamem|data_ram~3267_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3266_combout  & ((\datamem|data_ram~1757_q ))) # (!\datamem|data_ram~3266_combout  & (\datamem|data_ram~733_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3266_combout 
// ))))

	.dataa(\datamem|data_ram~733_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3266_combout ),
	.datad(\datamem|data_ram~1757_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3267_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3267 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1373 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1373 .is_wysiwyg = "true";
defparam \datamem|data_ram~1373 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~861 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~861 .is_wysiwyg = "true";
defparam \datamem|data_ram~861 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~349 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~349 .is_wysiwyg = "true";
defparam \datamem|data_ram~349 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3268 (
// Equation(s):
// \datamem|data_ram~3268_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~861_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~349_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~861_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~349_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3268_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3268 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1885 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1885 .is_wysiwyg = "true";
defparam \datamem|data_ram~1885 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3269 (
// Equation(s):
// \datamem|data_ram~3269_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3268_combout  & ((\datamem|data_ram~1885_q ))) # (!\datamem|data_ram~3268_combout  & (\datamem|data_ram~1373_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3268_combout 
// ))))

	.dataa(\datamem|data_ram~1373_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3268_combout ),
	.datad(\datamem|data_ram~1885_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3269_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3269 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1117 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1117 .is_wysiwyg = "true";
defparam \datamem|data_ram~1117 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~605 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~605 .is_wysiwyg = "true";
defparam \datamem|data_ram~605 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~93 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~93 .is_wysiwyg = "true";
defparam \datamem|data_ram~93 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3270 (
// Equation(s):
// \datamem|data_ram~3270_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~605_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~93_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~605_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~93_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3270_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3270 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1629 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1629 .is_wysiwyg = "true";
defparam \datamem|data_ram~1629 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3271 (
// Equation(s):
// \datamem|data_ram~3271_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3270_combout  & ((\datamem|data_ram~1629_q ))) # (!\datamem|data_ram~3270_combout  & (\datamem|data_ram~1117_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3270_combout 
// ))))

	.dataa(\datamem|data_ram~1117_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3270_combout ),
	.datad(\datamem|data_ram~1629_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3271_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3271 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3272 (
// Equation(s):
// \datamem|data_ram~3272_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3269_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3271_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3269_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3271_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3272_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3272 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~989 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~989 .is_wysiwyg = "true";
defparam \datamem|data_ram~989 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1501 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1501 .is_wysiwyg = "true";
defparam \datamem|data_ram~1501 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~477 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~477 .is_wysiwyg = "true";
defparam \datamem|data_ram~477 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3273 (
// Equation(s):
// \datamem|data_ram~3273_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1501_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~477_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1501_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~477_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3273_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3273 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2013 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2013 .is_wysiwyg = "true";
defparam \datamem|data_ram~2013 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3274 (
// Equation(s):
// \datamem|data_ram~3274_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3273_combout  & ((\datamem|data_ram~2013_q ))) # (!\datamem|data_ram~3273_combout  & (\datamem|data_ram~989_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3273_combout 
// ))))

	.dataa(\datamem|data_ram~989_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3273_combout ),
	.datad(\datamem|data_ram~2013_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3274_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3274 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3275 (
// Equation(s):
// \datamem|data_ram~3275_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3272_combout  & ((\datamem|data_ram~3274_combout ))) # (!\datamem|data_ram~3272_combout  & (\datamem|data_ram~3267_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3272_combout ))))

	.dataa(\datamem|data_ram~3267_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3272_combout ),
	.datad(\datamem|data_ram~3274_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3275_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3275 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1341 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1341 .is_wysiwyg = "true";
defparam \datamem|data_ram~1341 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~829 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~829 .is_wysiwyg = "true";
defparam \datamem|data_ram~829 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~317 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~317 .is_wysiwyg = "true";
defparam \datamem|data_ram~317 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3276 (
// Equation(s):
// \datamem|data_ram~3276_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~829_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~317_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~829_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~317_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3276_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3276 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1853 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1853 .is_wysiwyg = "true";
defparam \datamem|data_ram~1853 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3277 (
// Equation(s):
// \datamem|data_ram~3277_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3276_combout  & ((\datamem|data_ram~1853_q ))) # (!\datamem|data_ram~3276_combout  & (\datamem|data_ram~1341_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3276_combout 
// ))))

	.dataa(\datamem|data_ram~1341_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3276_combout ),
	.datad(\datamem|data_ram~1853_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3277_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3277 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~701 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~701 .is_wysiwyg = "true";
defparam \datamem|data_ram~701 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1213 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1213 .is_wysiwyg = "true";
defparam \datamem|data_ram~1213 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~189 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~189 .is_wysiwyg = "true";
defparam \datamem|data_ram~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3278 (
// Equation(s):
// \datamem|data_ram~3278_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1213_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~189_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1213_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~189_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3278_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3278 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1725 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1725 .is_wysiwyg = "true";
defparam \datamem|data_ram~1725 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3279 (
// Equation(s):
// \datamem|data_ram~3279_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3278_combout  & ((\datamem|data_ram~1725_q ))) # (!\datamem|data_ram~3278_combout  & (\datamem|data_ram~701_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3278_combout 
// ))))

	.dataa(\datamem|data_ram~701_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3278_combout ),
	.datad(\datamem|data_ram~1725_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3279_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3279 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1085 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1085 .is_wysiwyg = "true";
defparam \datamem|data_ram~1085 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~573 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~573 .is_wysiwyg = "true";
defparam \datamem|data_ram~573 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~61 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~61 .is_wysiwyg = "true";
defparam \datamem|data_ram~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3280 (
// Equation(s):
// \datamem|data_ram~3280_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~573_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~61_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~573_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~61_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3280_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3280 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3280 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1597 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1597 .is_wysiwyg = "true";
defparam \datamem|data_ram~1597 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3281 (
// Equation(s):
// \datamem|data_ram~3281_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3280_combout  & ((\datamem|data_ram~1597_q ))) # (!\datamem|data_ram~3280_combout  & (\datamem|data_ram~1085_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3280_combout 
// ))))

	.dataa(\datamem|data_ram~1085_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3280_combout ),
	.datad(\datamem|data_ram~1597_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3281_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3281 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3282 (
// Equation(s):
// \datamem|data_ram~3282_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3279_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3281_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3279_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3281_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3282_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3282 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~957 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~957 .is_wysiwyg = "true";
defparam \datamem|data_ram~957 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1469 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1469 .is_wysiwyg = "true";
defparam \datamem|data_ram~1469 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~445 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~445 .is_wysiwyg = "true";
defparam \datamem|data_ram~445 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3283 (
// Equation(s):
// \datamem|data_ram~3283_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1469_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~445_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1469_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~445_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3283_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3283 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1981 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1981 .is_wysiwyg = "true";
defparam \datamem|data_ram~1981 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3284 (
// Equation(s):
// \datamem|data_ram~3284_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3283_combout  & ((\datamem|data_ram~1981_q ))) # (!\datamem|data_ram~3283_combout  & (\datamem|data_ram~957_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3283_combout 
// ))))

	.dataa(\datamem|data_ram~957_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3283_combout ),
	.datad(\datamem|data_ram~1981_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3284_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3284 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3285 (
// Equation(s):
// \datamem|data_ram~3285_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3282_combout  & ((\datamem|data_ram~3284_combout ))) # (!\datamem|data_ram~3282_combout  & (\datamem|data_ram~3277_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3282_combout ))))

	.dataa(\datamem|data_ram~3277_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3282_combout ),
	.datad(\datamem|data_ram~3284_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3285_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3285 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~669 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~669 .is_wysiwyg = "true";
defparam \datamem|data_ram~669 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1181 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1181 .is_wysiwyg = "true";
defparam \datamem|data_ram~1181 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~157 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~157 .is_wysiwyg = "true";
defparam \datamem|data_ram~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3286 (
// Equation(s):
// \datamem|data_ram~3286_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1181_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~157_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1181_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~157_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3286_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3286 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1693 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1693 .is_wysiwyg = "true";
defparam \datamem|data_ram~1693 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3287 (
// Equation(s):
// \datamem|data_ram~3287_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3286_combout  & ((\datamem|data_ram~1693_q ))) # (!\datamem|data_ram~3286_combout  & (\datamem|data_ram~669_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3286_combout 
// ))))

	.dataa(\datamem|data_ram~669_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3286_combout ),
	.datad(\datamem|data_ram~1693_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3287_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3287 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1309 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1309 .is_wysiwyg = "true";
defparam \datamem|data_ram~1309 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~797 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~797 .is_wysiwyg = "true";
defparam \datamem|data_ram~797 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~285 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~285 .is_wysiwyg = "true";
defparam \datamem|data_ram~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3288 (
// Equation(s):
// \datamem|data_ram~3288_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~797_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~285_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~797_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~285_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3288_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3288 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1821 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1821 .is_wysiwyg = "true";
defparam \datamem|data_ram~1821 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3289 (
// Equation(s):
// \datamem|data_ram~3289_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3288_combout  & ((\datamem|data_ram~1821_q ))) # (!\datamem|data_ram~3288_combout  & (\datamem|data_ram~1309_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3288_combout 
// ))))

	.dataa(\datamem|data_ram~1309_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3288_combout ),
	.datad(\datamem|data_ram~1821_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3289_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3289 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1053 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1053 .is_wysiwyg = "true";
defparam \datamem|data_ram~1053 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~541 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~541 .is_wysiwyg = "true";
defparam \datamem|data_ram~541 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~29 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~29 .is_wysiwyg = "true";
defparam \datamem|data_ram~29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3290 (
// Equation(s):
// \datamem|data_ram~3290_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~541_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~29_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~541_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~29_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3290_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3290 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1565 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1565 .is_wysiwyg = "true";
defparam \datamem|data_ram~1565 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3291 (
// Equation(s):
// \datamem|data_ram~3291_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3290_combout  & ((\datamem|data_ram~1565_q ))) # (!\datamem|data_ram~3290_combout  & (\datamem|data_ram~1053_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3290_combout 
// ))))

	.dataa(\datamem|data_ram~1053_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3290_combout ),
	.datad(\datamem|data_ram~1565_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3291_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3291 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3292 (
// Equation(s):
// \datamem|data_ram~3292_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3289_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3291_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3289_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3291_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3292_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3292 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~925 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~925 .is_wysiwyg = "true";
defparam \datamem|data_ram~925 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1437 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1437 .is_wysiwyg = "true";
defparam \datamem|data_ram~1437 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~413 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~413 .is_wysiwyg = "true";
defparam \datamem|data_ram~413 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3293 (
// Equation(s):
// \datamem|data_ram~3293_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1437_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~413_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1437_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~413_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3293_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3293 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1949 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1949 .is_wysiwyg = "true";
defparam \datamem|data_ram~1949 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3294 (
// Equation(s):
// \datamem|data_ram~3294_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3293_combout  & ((\datamem|data_ram~1949_q ))) # (!\datamem|data_ram~3293_combout  & (\datamem|data_ram~925_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3293_combout 
// ))))

	.dataa(\datamem|data_ram~925_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3293_combout ),
	.datad(\datamem|data_ram~1949_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3294_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3294 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3295 (
// Equation(s):
// \datamem|data_ram~3295_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3292_combout  & ((\datamem|data_ram~3294_combout ))) # (!\datamem|data_ram~3292_combout  & (\datamem|data_ram~3287_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3292_combout ))))

	.dataa(\datamem|data_ram~3287_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3292_combout ),
	.datad(\datamem|data_ram~3294_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3295_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3295 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3296 (
// Equation(s):
// \datamem|data_ram~3296_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3285_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3295_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3285_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3295_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3296_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3296 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1405 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1405 .is_wysiwyg = "true";
defparam \datamem|data_ram~1405 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~893 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~893 .is_wysiwyg = "true";
defparam \datamem|data_ram~893 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~381 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~381 .is_wysiwyg = "true";
defparam \datamem|data_ram~381 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3297 (
// Equation(s):
// \datamem|data_ram~3297_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~893_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~381_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~893_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~381_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3297_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3297 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1917 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1917 .is_wysiwyg = "true";
defparam \datamem|data_ram~1917 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3298 (
// Equation(s):
// \datamem|data_ram~3298_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3297_combout  & ((\datamem|data_ram~1917_q ))) # (!\datamem|data_ram~3297_combout  & (\datamem|data_ram~1405_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3297_combout 
// ))))

	.dataa(\datamem|data_ram~1405_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3297_combout ),
	.datad(\datamem|data_ram~1917_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3298_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3298 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~765 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~765 .is_wysiwyg = "true";
defparam \datamem|data_ram~765 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1277 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1277 .is_wysiwyg = "true";
defparam \datamem|data_ram~1277 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~253 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~253 .is_wysiwyg = "true";
defparam \datamem|data_ram~253 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3299 (
// Equation(s):
// \datamem|data_ram~3299_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1277_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~253_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1277_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~253_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3299_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3299 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1789 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1789 .is_wysiwyg = "true";
defparam \datamem|data_ram~1789 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3300 (
// Equation(s):
// \datamem|data_ram~3300_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3299_combout  & ((\datamem|data_ram~1789_q ))) # (!\datamem|data_ram~3299_combout  & (\datamem|data_ram~765_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3299_combout 
// ))))

	.dataa(\datamem|data_ram~765_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3299_combout ),
	.datad(\datamem|data_ram~1789_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3300_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3300 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1149 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1149 .is_wysiwyg = "true";
defparam \datamem|data_ram~1149 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~637 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~637 .is_wysiwyg = "true";
defparam \datamem|data_ram~637 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~125 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~125 .is_wysiwyg = "true";
defparam \datamem|data_ram~125 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3301 (
// Equation(s):
// \datamem|data_ram~3301_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~637_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~125_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~637_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~125_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3301_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3301 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1661 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1661 .is_wysiwyg = "true";
defparam \datamem|data_ram~1661 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3302 (
// Equation(s):
// \datamem|data_ram~3302_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3301_combout  & ((\datamem|data_ram~1661_q ))) # (!\datamem|data_ram~3301_combout  & (\datamem|data_ram~1149_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3301_combout 
// ))))

	.dataa(\datamem|data_ram~1149_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3301_combout ),
	.datad(\datamem|data_ram~1661_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3302_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3302 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3303 (
// Equation(s):
// \datamem|data_ram~3303_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3300_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3302_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3300_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3302_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3303_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3303 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1021 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1021 .is_wysiwyg = "true";
defparam \datamem|data_ram~1021 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1533 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1533 .is_wysiwyg = "true";
defparam \datamem|data_ram~1533 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~509 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~509 .is_wysiwyg = "true";
defparam \datamem|data_ram~509 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3304 (
// Equation(s):
// \datamem|data_ram~3304_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1533_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~509_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1533_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~509_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3304_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3304 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2045 (
	.clk(\clk~input_o ),
	.d(\WriteData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2045 .is_wysiwyg = "true";
defparam \datamem|data_ram~2045 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3305 (
// Equation(s):
// \datamem|data_ram~3305_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3304_combout  & ((\datamem|data_ram~2045_q ))) # (!\datamem|data_ram~3304_combout  & (\datamem|data_ram~1021_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3304_combout 
// ))))

	.dataa(\datamem|data_ram~1021_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3304_combout ),
	.datad(\datamem|data_ram~2045_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3305_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3305 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3306 (
// Equation(s):
// \datamem|data_ram~3306_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3303_combout  & ((\datamem|data_ram~3305_combout ))) # (!\datamem|data_ram~3303_combout  & (\datamem|data_ram~3298_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3303_combout ))))

	.dataa(\datamem|data_ram~3298_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3303_combout ),
	.datad(\datamem|data_ram~3305_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3306_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3306 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3307 (
// Equation(s):
// \datamem|data_ram~3307_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3296_combout  & ((\datamem|data_ram~3306_combout ))) # (!\datamem|data_ram~3296_combout  & (\datamem|data_ram~3275_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3296_combout ))))

	.dataa(\datamem|data_ram~3275_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3296_combout ),
	.datad(\datamem|data_ram~3306_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3307_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3307 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[29]~60 (
// Equation(s):
// \rvcpu|dp|resultmux|y[29]~60_combout  = (\datamem|data_ram~3307_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[29]~54_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3307_combout  & 
// (((\rvcpu|dp|pcadd4|sum[29]~54_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3307_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[29]~54_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[29]~60 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[29]~2 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[29]~2_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[29]~29_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[29]~29_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[29]~2 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[28]~input (
	.i(Ext_WriteData[28]),
	.ibar(gnd),
	.o(\Ext_WriteData[28]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[28]~input .bus_hold = "false";
defparam \Ext_WriteData[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~732 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~732 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~732 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~860 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~860 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~860 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~604 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~604 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1588 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1588_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~860_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~604_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~860_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~604_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1588_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1588 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1588 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~988 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~988 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1589 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1589_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1588_combout  & ((\rvcpu|dp|rf|reg_file_arr~988_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1588_combout  & (\rvcpu|dp|rf|reg_file_arr~732_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1588_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~732_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1588_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~988_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1589_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1589 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~828 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~828 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~828 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~700 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~700 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~700 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~572 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~572 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1590 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1590_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~700_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~572_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~700_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~572_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1590_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1590 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1590 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~956 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~956 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1591 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1591_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1590_combout  & ((\rvcpu|dp|rf|reg_file_arr~956_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1590_combout  & (\rvcpu|dp|rf|reg_file_arr~828_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1590_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~828_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1590_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~956_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1591_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1591 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1591 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~668 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~668 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~668 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~796 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~796 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~796 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~540 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~540 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1592 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1592_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~796_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~540_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~796_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~540_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1592_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1592 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1592 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~924 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~924 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~924 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1593 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1593_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1592_combout  & ((\rvcpu|dp|rf|reg_file_arr~924_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1592_combout  & (\rvcpu|dp|rf|reg_file_arr~668_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1592_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~668_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1592_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~924_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1593_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1593 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1593 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1594 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1594_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1591_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1593_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1591_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1593_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1594_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1594 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~892 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~892 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~892 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~764 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~764 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~764 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~636 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~636 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1595 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1595_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~764_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~636_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~764_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~636_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1595_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1595 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1020 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1020 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1596 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1596_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1595_combout  & ((\rvcpu|dp|rf|reg_file_arr~1020_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1595_combout  & (\rvcpu|dp|rf|reg_file_arr~892_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1595_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~892_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1595_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1020_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1596_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1596 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1597 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1597_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1594_combout  & ((\rvcpu|dp|rf|reg_file_arr~1596_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1594_combout  & (\rvcpu|dp|rf|reg_file_arr~1589_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1594_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1589_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1594_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1596_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1597_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1597 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1597 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~348 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~348 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~348 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~316 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~316 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~316 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~284 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~284 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1598 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1598_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~316_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~284_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~316_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~284_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1598_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1598 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~380 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~380 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~380 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1599 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1599_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1598_combout  & ((\rvcpu|dp|rf|reg_file_arr~380_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1598_combout  & (\rvcpu|dp|rf|reg_file_arr~348_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1598_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~348_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1598_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~380_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1599_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1599 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~220 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~220 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~220 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~156 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~156 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1600 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1600_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~220_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~156_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~220_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~156_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1600_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1600 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~252 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~252 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~252 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1601 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1601_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1600_combout  & ((\rvcpu|dp|rf|reg_file_arr~252_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1600_combout  & (\rvcpu|dp|rf|reg_file_arr~188_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1600_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~188_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1600_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~252_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1601_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1601 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~92 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~92 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~92 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~60 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~60 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~60 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~28 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~28 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1602 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1602_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~60_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~28_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~60_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~28_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1602_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1602 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1602 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~124 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~124 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~124 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1603 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1603_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1602_combout  & ((\rvcpu|dp|rf|reg_file_arr~124_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1602_combout  & (\rvcpu|dp|rf|reg_file_arr~92_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1602_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~92_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1602_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~124_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1603_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1603 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1603 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1604 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1604_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1601_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1603_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1601_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1603_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1604_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1604 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~444 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~444 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~444 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~476 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~476 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~476 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~412 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~412 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1605 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1605_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~476_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~412_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~476_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~412_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1605_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1605 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~508 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~508 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~508 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1606 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1606_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1605_combout  & ((\rvcpu|dp|rf|reg_file_arr~508_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1605_combout  & (\rvcpu|dp|rf|reg_file_arr~444_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1605_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~444_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1605_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~508_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1606_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1606 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1606 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1607 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1607_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1604_combout  & ((\rvcpu|dp|rf|reg_file_arr~1606_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1604_combout  & (\rvcpu|dp|rf|reg_file_arr~1599_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1604_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1599_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1604_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1606_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1607_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1607 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[28]~28 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[28]~28_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1597_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1607_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1597_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1607_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[28]~28 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~28 (
// Equation(s):
// \WriteData~28_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[28]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[28]~28_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[28]~28_combout ))))

	.dataa(\Ext_WriteData[28]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[28]~28_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~28_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~28 .lut_mask = 16'hACCC;
defparam \WriteData~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1372 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1372 .is_wysiwyg = "true";
defparam \datamem|data_ram~1372 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1340 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1340 .is_wysiwyg = "true";
defparam \datamem|data_ram~1340 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1308 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1308 .is_wysiwyg = "true";
defparam \datamem|data_ram~1308 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3224 (
// Equation(s):
// \datamem|data_ram~3224_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1340_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1308_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1340_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1308_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3224_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3224 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1404 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1404 .is_wysiwyg = "true";
defparam \datamem|data_ram~1404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3225 (
// Equation(s):
// \datamem|data_ram~3225_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3224_combout  & ((\datamem|data_ram~1404_q ))) # (!\datamem|data_ram~3224_combout  & (\datamem|data_ram~1372_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3224_combout 
// ))))

	.dataa(\datamem|data_ram~1372_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3224_combout ),
	.datad(\datamem|data_ram~1404_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3225_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3225 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1212 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1212 .is_wysiwyg = "true";
defparam \datamem|data_ram~1212 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1244 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1244 .is_wysiwyg = "true";
defparam \datamem|data_ram~1244 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1180 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1180 .is_wysiwyg = "true";
defparam \datamem|data_ram~1180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3226 (
// Equation(s):
// \datamem|data_ram~3226_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1244_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1180_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1244_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1180_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3226_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3226 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1276 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1276 .is_wysiwyg = "true";
defparam \datamem|data_ram~1276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3227 (
// Equation(s):
// \datamem|data_ram~3227_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3226_combout  & ((\datamem|data_ram~1276_q ))) # (!\datamem|data_ram~3226_combout  & (\datamem|data_ram~1212_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3226_combout 
// ))))

	.dataa(\datamem|data_ram~1212_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3226_combout ),
	.datad(\datamem|data_ram~1276_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3227_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3227 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1116 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1116 .is_wysiwyg = "true";
defparam \datamem|data_ram~1116 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1084 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1084 .is_wysiwyg = "true";
defparam \datamem|data_ram~1084 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1052 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1052 .is_wysiwyg = "true";
defparam \datamem|data_ram~1052 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3228 (
// Equation(s):
// \datamem|data_ram~3228_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1084_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1052_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1084_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1052_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3228_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3228 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1148 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1148 .is_wysiwyg = "true";
defparam \datamem|data_ram~1148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3229 (
// Equation(s):
// \datamem|data_ram~3229_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3228_combout  & ((\datamem|data_ram~1148_q ))) # (!\datamem|data_ram~3228_combout  & (\datamem|data_ram~1116_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3228_combout 
// ))))

	.dataa(\datamem|data_ram~1116_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3228_combout ),
	.datad(\datamem|data_ram~1148_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3229_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3229 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3230 (
// Equation(s):
// \datamem|data_ram~3230_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3227_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3229_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3227_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3229_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3230_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3230 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1468 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1468 .is_wysiwyg = "true";
defparam \datamem|data_ram~1468 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1500 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1500 .is_wysiwyg = "true";
defparam \datamem|data_ram~1500 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1436 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1436 .is_wysiwyg = "true";
defparam \datamem|data_ram~1436 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3231 (
// Equation(s):
// \datamem|data_ram~3231_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1500_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1436_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1500_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1436_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3231_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3231 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1532 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1532 .is_wysiwyg = "true";
defparam \datamem|data_ram~1532 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3232 (
// Equation(s):
// \datamem|data_ram~3232_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3231_combout  & ((\datamem|data_ram~1532_q ))) # (!\datamem|data_ram~3231_combout  & (\datamem|data_ram~1468_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3231_combout 
// ))))

	.dataa(\datamem|data_ram~1468_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3231_combout ),
	.datad(\datamem|data_ram~1532_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3232_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3232 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3233 (
// Equation(s):
// \datamem|data_ram~3233_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3230_combout  & ((\datamem|data_ram~3232_combout ))) # (!\datamem|data_ram~3230_combout  & (\datamem|data_ram~3225_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3230_combout ))))

	.dataa(\datamem|data_ram~3225_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3230_combout ),
	.datad(\datamem|data_ram~3232_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3233_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3233 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~700 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~700 .is_wysiwyg = "true";
defparam \datamem|data_ram~700 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~828 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~828 .is_wysiwyg = "true";
defparam \datamem|data_ram~828 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~572 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~572 .is_wysiwyg = "true";
defparam \datamem|data_ram~572 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3234 (
// Equation(s):
// \datamem|data_ram~3234_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~828_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~572_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~828_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~572_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3234_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3234 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~956 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~956 .is_wysiwyg = "true";
defparam \datamem|data_ram~956 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3235 (
// Equation(s):
// \datamem|data_ram~3235_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3234_combout  & ((\datamem|data_ram~956_q ))) # (!\datamem|data_ram~3234_combout  & (\datamem|data_ram~700_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3234_combout ))))

	.dataa(\datamem|data_ram~700_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3234_combout ),
	.datad(\datamem|data_ram~956_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3235_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3235 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~860 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~860 .is_wysiwyg = "true";
defparam \datamem|data_ram~860 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~732 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~732 .is_wysiwyg = "true";
defparam \datamem|data_ram~732 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~604 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~604 .is_wysiwyg = "true";
defparam \datamem|data_ram~604 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3236 (
// Equation(s):
// \datamem|data_ram~3236_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~732_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~604_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~732_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~604_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3236_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3236 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~988 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~988 .is_wysiwyg = "true";
defparam \datamem|data_ram~988 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3237 (
// Equation(s):
// \datamem|data_ram~3237_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3236_combout  & ((\datamem|data_ram~988_q ))) # (!\datamem|data_ram~3236_combout  & (\datamem|data_ram~860_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3236_combout ))))

	.dataa(\datamem|data_ram~860_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3236_combout ),
	.datad(\datamem|data_ram~988_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3237_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3237 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~796 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~796 .is_wysiwyg = "true";
defparam \datamem|data_ram~796 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~668 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~668 .is_wysiwyg = "true";
defparam \datamem|data_ram~668 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~540 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~540 .is_wysiwyg = "true";
defparam \datamem|data_ram~540 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3238 (
// Equation(s):
// \datamem|data_ram~3238_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~668_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~540_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~668_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~540_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3238_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3238 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~924 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~924 .is_wysiwyg = "true";
defparam \datamem|data_ram~924 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3239 (
// Equation(s):
// \datamem|data_ram~3239_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3238_combout  & ((\datamem|data_ram~924_q ))) # (!\datamem|data_ram~3238_combout  & (\datamem|data_ram~796_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3238_combout ))))

	.dataa(\datamem|data_ram~796_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3238_combout ),
	.datad(\datamem|data_ram~924_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3239_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3239 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3240 (
// Equation(s):
// \datamem|data_ram~3240_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3237_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3239_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3237_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3239_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3240_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3240 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~764 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~764 .is_wysiwyg = "true";
defparam \datamem|data_ram~764 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~892 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~892 .is_wysiwyg = "true";
defparam \datamem|data_ram~892 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~636 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~636 .is_wysiwyg = "true";
defparam \datamem|data_ram~636 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3241 (
// Equation(s):
// \datamem|data_ram~3241_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~892_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~636_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~892_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~636_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3241_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3241 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1020 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1020 .is_wysiwyg = "true";
defparam \datamem|data_ram~1020 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3242 (
// Equation(s):
// \datamem|data_ram~3242_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3241_combout  & ((\datamem|data_ram~1020_q ))) # (!\datamem|data_ram~3241_combout  & (\datamem|data_ram~764_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3241_combout 
// ))))

	.dataa(\datamem|data_ram~764_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3241_combout ),
	.datad(\datamem|data_ram~1020_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3242_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3242 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3243 (
// Equation(s):
// \datamem|data_ram~3243_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3240_combout  & ((\datamem|data_ram~3242_combout ))) # (!\datamem|data_ram~3240_combout  & (\datamem|data_ram~3235_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3240_combout ))))

	.dataa(\datamem|data_ram~3235_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3240_combout ),
	.datad(\datamem|data_ram~3242_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3243_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3243 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~220 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~220 .is_wysiwyg = "true";
defparam \datamem|data_ram~220 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~188 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~188 .is_wysiwyg = "true";
defparam \datamem|data_ram~188 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~156 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~156 .is_wysiwyg = "true";
defparam \datamem|data_ram~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3244 (
// Equation(s):
// \datamem|data_ram~3244_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~188_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~156_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~188_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~156_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3244_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3244 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~252 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~252 .is_wysiwyg = "true";
defparam \datamem|data_ram~252 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3245 (
// Equation(s):
// \datamem|data_ram~3245_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3244_combout  & ((\datamem|data_ram~252_q ))) # (!\datamem|data_ram~3244_combout  & (\datamem|data_ram~220_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3244_combout ))))

	.dataa(\datamem|data_ram~220_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3244_combout ),
	.datad(\datamem|data_ram~252_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3245_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3245 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~316 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~316 .is_wysiwyg = "true";
defparam \datamem|data_ram~316 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~348 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~348 .is_wysiwyg = "true";
defparam \datamem|data_ram~348 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~284 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~284 .is_wysiwyg = "true";
defparam \datamem|data_ram~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3246 (
// Equation(s):
// \datamem|data_ram~3246_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~348_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~284_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~348_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~284_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3246_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3246 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~380 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~380 .is_wysiwyg = "true";
defparam \datamem|data_ram~380 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3247 (
// Equation(s):
// \datamem|data_ram~3247_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3246_combout  & ((\datamem|data_ram~380_q ))) # (!\datamem|data_ram~3246_combout  & (\datamem|data_ram~316_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3246_combout ))))

	.dataa(\datamem|data_ram~316_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3246_combout ),
	.datad(\datamem|data_ram~380_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3247_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3247 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~60 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~60 .is_wysiwyg = "true";
defparam \datamem|data_ram~60 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~92 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~92 .is_wysiwyg = "true";
defparam \datamem|data_ram~92 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~28 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~28 .is_wysiwyg = "true";
defparam \datamem|data_ram~28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3248 (
// Equation(s):
// \datamem|data_ram~3248_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~92_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~28_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~92_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~28_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3248_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3248 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~124 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~124 .is_wysiwyg = "true";
defparam \datamem|data_ram~124 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3249 (
// Equation(s):
// \datamem|data_ram~3249_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3248_combout  & ((\datamem|data_ram~124_q ))) # (!\datamem|data_ram~3248_combout  & (\datamem|data_ram~60_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3248_combout ))))

	.dataa(\datamem|data_ram~60_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3248_combout ),
	.datad(\datamem|data_ram~124_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3249_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3249 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3250 (
// Equation(s):
// \datamem|data_ram~3250_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3247_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3249_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3247_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3249_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3250_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3250 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~476 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~476 .is_wysiwyg = "true";
defparam \datamem|data_ram~476 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~444 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~444 .is_wysiwyg = "true";
defparam \datamem|data_ram~444 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~412 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~412 .is_wysiwyg = "true";
defparam \datamem|data_ram~412 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3251 (
// Equation(s):
// \datamem|data_ram~3251_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~444_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~412_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~444_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~412_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3251_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3251 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~508 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~508 .is_wysiwyg = "true";
defparam \datamem|data_ram~508 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3252 (
// Equation(s):
// \datamem|data_ram~3252_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3251_combout  & ((\datamem|data_ram~508_q ))) # (!\datamem|data_ram~3251_combout  & (\datamem|data_ram~476_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3251_combout ))))

	.dataa(\datamem|data_ram~476_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3251_combout ),
	.datad(\datamem|data_ram~508_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3252_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3252 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3253 (
// Equation(s):
// \datamem|data_ram~3253_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3250_combout  & ((\datamem|data_ram~3252_combout ))) # (!\datamem|data_ram~3250_combout  & (\datamem|data_ram~3245_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3250_combout ))))

	.dataa(\datamem|data_ram~3245_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3250_combout ),
	.datad(\datamem|data_ram~3252_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3253_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3253 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3254 (
// Equation(s):
// \datamem|data_ram~3254_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~3243_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~3253_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~3243_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~3253_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3254_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3254 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1756 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1756 .is_wysiwyg = "true";
defparam \datamem|data_ram~1756 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1884 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1884 .is_wysiwyg = "true";
defparam \datamem|data_ram~1884 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1628 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1628 .is_wysiwyg = "true";
defparam \datamem|data_ram~1628 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3255 (
// Equation(s):
// \datamem|data_ram~3255_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1884_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1628_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1884_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1628_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3255_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3255 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2012 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2012 .is_wysiwyg = "true";
defparam \datamem|data_ram~2012 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3256 (
// Equation(s):
// \datamem|data_ram~3256_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3255_combout  & ((\datamem|data_ram~2012_q ))) # (!\datamem|data_ram~3255_combout  & (\datamem|data_ram~1756_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3255_combout 
// ))))

	.dataa(\datamem|data_ram~1756_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3255_combout ),
	.datad(\datamem|data_ram~2012_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3256_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3256 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1852 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1852 .is_wysiwyg = "true";
defparam \datamem|data_ram~1852 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1724 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1724 .is_wysiwyg = "true";
defparam \datamem|data_ram~1724 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1596 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1596 .is_wysiwyg = "true";
defparam \datamem|data_ram~1596 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3257 (
// Equation(s):
// \datamem|data_ram~3257_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1724_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1596_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1724_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1596_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3257_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3257 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1980 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1980 .is_wysiwyg = "true";
defparam \datamem|data_ram~1980 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3258 (
// Equation(s):
// \datamem|data_ram~3258_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3257_combout  & ((\datamem|data_ram~1980_q ))) # (!\datamem|data_ram~3257_combout  & (\datamem|data_ram~1852_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3257_combout 
// ))))

	.dataa(\datamem|data_ram~1852_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3257_combout ),
	.datad(\datamem|data_ram~1980_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3258_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3258 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1692 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1692 .is_wysiwyg = "true";
defparam \datamem|data_ram~1692 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1820 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1820 .is_wysiwyg = "true";
defparam \datamem|data_ram~1820 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1564 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1564 .is_wysiwyg = "true";
defparam \datamem|data_ram~1564 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3259 (
// Equation(s):
// \datamem|data_ram~3259_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1820_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1564_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1820_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1564_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3259_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3259 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1948 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1948 .is_wysiwyg = "true";
defparam \datamem|data_ram~1948 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3260 (
// Equation(s):
// \datamem|data_ram~3260_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3259_combout  & ((\datamem|data_ram~1948_q ))) # (!\datamem|data_ram~3259_combout  & (\datamem|data_ram~1692_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3259_combout 
// ))))

	.dataa(\datamem|data_ram~1692_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3259_combout ),
	.datad(\datamem|data_ram~1948_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3260_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3260 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3261 (
// Equation(s):
// \datamem|data_ram~3261_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3258_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3260_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3258_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3260_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3261_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3261 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1916 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1916 .is_wysiwyg = "true";
defparam \datamem|data_ram~1916 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1788 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1788 .is_wysiwyg = "true";
defparam \datamem|data_ram~1788 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1660 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1660 .is_wysiwyg = "true";
defparam \datamem|data_ram~1660 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3262 (
// Equation(s):
// \datamem|data_ram~3262_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1788_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1660_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1788_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1660_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3262_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3262 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2044 (
	.clk(\clk~input_o ),
	.d(\WriteData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2044 .is_wysiwyg = "true";
defparam \datamem|data_ram~2044 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3263 (
// Equation(s):
// \datamem|data_ram~3263_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3262_combout  & ((\datamem|data_ram~2044_q ))) # (!\datamem|data_ram~3262_combout  & (\datamem|data_ram~1916_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3262_combout 
// ))))

	.dataa(\datamem|data_ram~1916_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3262_combout ),
	.datad(\datamem|data_ram~2044_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3263_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3263 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3264 (
// Equation(s):
// \datamem|data_ram~3264_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3261_combout  & ((\datamem|data_ram~3263_combout ))) # (!\datamem|data_ram~3261_combout  & (\datamem|data_ram~3256_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3261_combout ))))

	.dataa(\datamem|data_ram~3256_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3261_combout ),
	.datad(\datamem|data_ram~3263_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3264_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3264 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3265 (
// Equation(s):
// \datamem|data_ram~3265_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3254_combout  & ((\datamem|data_ram~3264_combout ))) # (!\datamem|data_ram~3254_combout  & (\datamem|data_ram~3233_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~3254_combout ))))

	.dataa(\datamem|data_ram~3233_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3254_combout ),
	.datad(\datamem|data_ram~3264_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3265_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3265 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[28]~58 (
// Equation(s):
// \rvcpu|dp|resultmux|y[28]~58_combout  = (\datamem|data_ram~3265_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[28]~52_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3265_combout  & 
// (((\rvcpu|dp|pcadd4|sum[28]~52_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3265_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[28]~52_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[28]~58 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[28]~3 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[28]~3_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[28]~28_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[28]~28_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[28]~3 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[27]~input (
	.i(Ext_WriteData[27]),
	.ibar(gnd),
	.o(\Ext_WriteData[27]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[27]~input .bus_hold = "false";
defparam \Ext_WriteData[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~699 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~699 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~699 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~827 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~827 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~827 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~571 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~571 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~571 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1568 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1568_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~827_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~571_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~827_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~571_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1568_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1568 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~955 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~955 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~955 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1569 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1569_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1568_combout  & ((\rvcpu|dp|rf|reg_file_arr~955_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1568_combout  & (\rvcpu|dp|rf|reg_file_arr~699_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1568_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~699_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1568_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~955_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1569_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1569 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~859 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~859 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~859 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~731 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~731 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~731 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~603 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~603 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~603 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1570 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1570_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~731_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~603_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~731_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~603_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1570_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1570 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1570 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~987 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~987 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~987 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1571 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1571_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1570_combout  & ((\rvcpu|dp|rf|reg_file_arr~987_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1570_combout  & (\rvcpu|dp|rf|reg_file_arr~859_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1570_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~859_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1570_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~987_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1571_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1571 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~795 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~795 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~795 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~667 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~667 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~667 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~539 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~539 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~539 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1572 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1572_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~667_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~539_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~667_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~539_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1572_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1572 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1572 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~923 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~923 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~923 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1573 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1573_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1572_combout  & ((\rvcpu|dp|rf|reg_file_arr~923_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1572_combout  & (\rvcpu|dp|rf|reg_file_arr~795_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1572_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~795_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1572_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~923_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1573_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1573 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1573 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1574 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1574_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1571_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1573_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1571_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1573_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1574_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1574 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~763 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~763 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~763 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~891 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~891 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~891 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~635 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~635 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~635 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1575 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1575_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~891_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~635_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~891_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~635_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1575_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1575 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1019 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1019 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1019 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1576 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1576_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1575_combout  & ((\rvcpu|dp|rf|reg_file_arr~1019_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1575_combout  & (\rvcpu|dp|rf|reg_file_arr~763_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1575_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~763_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1575_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1019_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1576_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1576 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1577 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1577_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1574_combout  & ((\rvcpu|dp|rf|reg_file_arr~1576_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1574_combout  & (\rvcpu|dp|rf|reg_file_arr~1569_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1574_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1569_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1574_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1576_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1577_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1577 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1577 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~219 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~219 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~219 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~155 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~155 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1578 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1578_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~187_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~155_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~187_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~155_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1578_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1578 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1578 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~251 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~251 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~251 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1579 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1579_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1578_combout  & ((\rvcpu|dp|rf|reg_file_arr~251_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1578_combout  & (\rvcpu|dp|rf|reg_file_arr~219_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1578_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~219_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1578_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~251_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1579_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1579 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~315 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~315 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~315 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~347 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~347 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~347 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~283 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~283 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1580 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1580_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~347_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~283_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~347_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~283_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1580_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1580 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1580 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~379 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~379 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~379 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1581 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1581_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1580_combout  & ((\rvcpu|dp|rf|reg_file_arr~379_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1580_combout  & (\rvcpu|dp|rf|reg_file_arr~315_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1580_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~315_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1580_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~379_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1581_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1581 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1581 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~59 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~59 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~59 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~91 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~91 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~91 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~27 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~27 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1582 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1582_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~91_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~27_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~91_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~27_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1582_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1582 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~123 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~123 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~123 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1583 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1583_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1582_combout  & ((\rvcpu|dp|rf|reg_file_arr~123_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1582_combout  & (\rvcpu|dp|rf|reg_file_arr~59_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1582_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~59_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1582_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~123_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1583_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1583 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1584 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1584_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1581_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1583_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1581_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1583_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1584_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1584 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~475 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~475 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~475 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~443 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~443 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~443 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~411 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~411 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1585 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1585_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~443_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~411_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~443_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~411_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1585_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1585 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~507 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~507 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~507 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1586 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1586_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1585_combout  & ((\rvcpu|dp|rf|reg_file_arr~507_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1585_combout  & (\rvcpu|dp|rf|reg_file_arr~475_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1585_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~475_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1585_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~507_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1586_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1586 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1586 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1587 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1587_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1584_combout  & ((\rvcpu|dp|rf|reg_file_arr~1586_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1584_combout  & (\rvcpu|dp|rf|reg_file_arr~1579_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1584_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1579_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1584_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1586_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1587_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1587 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[27]~27 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[27]~27_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1577_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1587_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1577_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1587_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[27]~27 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~27 (
// Equation(s):
// \WriteData~27_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[27]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[27]~27_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[27]~27_combout ))))

	.dataa(\Ext_WriteData[27]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[27]~27_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~27_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~27 .lut_mask = 16'hACCC;
defparam \WriteData~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1243 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1243 .is_wysiwyg = "true";
defparam \datamem|data_ram~1243 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~731 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~731 .is_wysiwyg = "true";
defparam \datamem|data_ram~731 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~219 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~219 .is_wysiwyg = "true";
defparam \datamem|data_ram~219 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3182 (
// Equation(s):
// \datamem|data_ram~3182_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~731_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~219_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~731_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~219_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3182_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3182 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1755 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1755 .is_wysiwyg = "true";
defparam \datamem|data_ram~1755 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3183 (
// Equation(s):
// \datamem|data_ram~3183_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3182_combout  & ((\datamem|data_ram~1755_q ))) # (!\datamem|data_ram~3182_combout  & (\datamem|data_ram~1243_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3182_combout 
// ))))

	.dataa(\datamem|data_ram~1243_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3182_combout ),
	.datad(\datamem|data_ram~1755_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3183_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3183 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3183 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~699 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~699 .is_wysiwyg = "true";
defparam \datamem|data_ram~699 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1211 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1211 .is_wysiwyg = "true";
defparam \datamem|data_ram~1211 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~187 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~187 .is_wysiwyg = "true";
defparam \datamem|data_ram~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3184 (
// Equation(s):
// \datamem|data_ram~3184_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1211_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~187_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1211_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~187_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3184_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3184 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1723 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1723 .is_wysiwyg = "true";
defparam \datamem|data_ram~1723 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3185 (
// Equation(s):
// \datamem|data_ram~3185_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3184_combout  & ((\datamem|data_ram~1723_q ))) # (!\datamem|data_ram~3184_combout  & (\datamem|data_ram~699_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3184_combout 
// ))))

	.dataa(\datamem|data_ram~699_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3184_combout ),
	.datad(\datamem|data_ram~1723_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3185_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3185 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1179 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1179 .is_wysiwyg = "true";
defparam \datamem|data_ram~1179 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~667 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~667 .is_wysiwyg = "true";
defparam \datamem|data_ram~667 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~155 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~155 .is_wysiwyg = "true";
defparam \datamem|data_ram~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3186 (
// Equation(s):
// \datamem|data_ram~3186_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~667_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~155_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~667_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~155_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3186_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3186 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1691 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1691 .is_wysiwyg = "true";
defparam \datamem|data_ram~1691 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3187 (
// Equation(s):
// \datamem|data_ram~3187_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3186_combout  & ((\datamem|data_ram~1691_q ))) # (!\datamem|data_ram~3186_combout  & (\datamem|data_ram~1179_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3186_combout 
// ))))

	.dataa(\datamem|data_ram~1179_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3186_combout ),
	.datad(\datamem|data_ram~1691_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3187_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3187 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3188 (
// Equation(s):
// \datamem|data_ram~3188_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3185_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3187_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3185_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3187_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3188_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3188 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~763 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~763 .is_wysiwyg = "true";
defparam \datamem|data_ram~763 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1275 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1275 .is_wysiwyg = "true";
defparam \datamem|data_ram~1275 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~251 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~251 .is_wysiwyg = "true";
defparam \datamem|data_ram~251 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3189 (
// Equation(s):
// \datamem|data_ram~3189_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1275_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~251_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1275_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~251_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3189_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3189 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1787 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1787 .is_wysiwyg = "true";
defparam \datamem|data_ram~1787 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3190 (
// Equation(s):
// \datamem|data_ram~3190_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3189_combout  & ((\datamem|data_ram~1787_q ))) # (!\datamem|data_ram~3189_combout  & (\datamem|data_ram~763_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3189_combout 
// ))))

	.dataa(\datamem|data_ram~763_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3189_combout ),
	.datad(\datamem|data_ram~1787_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3190_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3190 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3191 (
// Equation(s):
// \datamem|data_ram~3191_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3188_combout  & ((\datamem|data_ram~3190_combout ))) # (!\datamem|data_ram~3188_combout  & (\datamem|data_ram~3183_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3188_combout ))))

	.dataa(\datamem|data_ram~3183_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3188_combout ),
	.datad(\datamem|data_ram~3190_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3191_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3191 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~827 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~827 .is_wysiwyg = "true";
defparam \datamem|data_ram~827 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1339 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1339 .is_wysiwyg = "true";
defparam \datamem|data_ram~1339 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~315 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~315 .is_wysiwyg = "true";
defparam \datamem|data_ram~315 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3192 (
// Equation(s):
// \datamem|data_ram~3192_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1339_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~315_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1339_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~315_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3192_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3192 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1851 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1851 .is_wysiwyg = "true";
defparam \datamem|data_ram~1851 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3193 (
// Equation(s):
// \datamem|data_ram~3193_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3192_combout  & ((\datamem|data_ram~1851_q ))) # (!\datamem|data_ram~3192_combout  & (\datamem|data_ram~827_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3192_combout 
// ))))

	.dataa(\datamem|data_ram~827_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3192_combout ),
	.datad(\datamem|data_ram~1851_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3193_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3193 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1371 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1371 .is_wysiwyg = "true";
defparam \datamem|data_ram~1371 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~859 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~859 .is_wysiwyg = "true";
defparam \datamem|data_ram~859 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~347 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~347 .is_wysiwyg = "true";
defparam \datamem|data_ram~347 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3194 (
// Equation(s):
// \datamem|data_ram~3194_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~859_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~347_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~859_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~347_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3194_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3194 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1883 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1883 .is_wysiwyg = "true";
defparam \datamem|data_ram~1883 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3195 (
// Equation(s):
// \datamem|data_ram~3195_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3194_combout  & ((\datamem|data_ram~1883_q ))) # (!\datamem|data_ram~3194_combout  & (\datamem|data_ram~1371_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3194_combout 
// ))))

	.dataa(\datamem|data_ram~1371_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3194_combout ),
	.datad(\datamem|data_ram~1883_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3195_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3195 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1307 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1307 .is_wysiwyg = "true";
defparam \datamem|data_ram~1307 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~795 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~795 .is_wysiwyg = "true";
defparam \datamem|data_ram~795 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~283 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~283 .is_wysiwyg = "true";
defparam \datamem|data_ram~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3196 (
// Equation(s):
// \datamem|data_ram~3196_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~795_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~283_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~795_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~283_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3196_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3196 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1819 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1819 .is_wysiwyg = "true";
defparam \datamem|data_ram~1819 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3197 (
// Equation(s):
// \datamem|data_ram~3197_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3196_combout  & ((\datamem|data_ram~1819_q ))) # (!\datamem|data_ram~3196_combout  & (\datamem|data_ram~1307_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3196_combout 
// ))))

	.dataa(\datamem|data_ram~1307_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3196_combout ),
	.datad(\datamem|data_ram~1819_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3197_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3197 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3198 (
// Equation(s):
// \datamem|data_ram~3198_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3195_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3197_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3195_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3197_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3198_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3198 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~891 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~891 .is_wysiwyg = "true";
defparam \datamem|data_ram~891 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1403 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1403 .is_wysiwyg = "true";
defparam \datamem|data_ram~1403 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~379 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~379 .is_wysiwyg = "true";
defparam \datamem|data_ram~379 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3199 (
// Equation(s):
// \datamem|data_ram~3199_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1403_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~379_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1403_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~379_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3199_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3199 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1915 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1915 .is_wysiwyg = "true";
defparam \datamem|data_ram~1915 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3200 (
// Equation(s):
// \datamem|data_ram~3200_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3199_combout  & ((\datamem|data_ram~1915_q ))) # (!\datamem|data_ram~3199_combout  & (\datamem|data_ram~891_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3199_combout 
// ))))

	.dataa(\datamem|data_ram~891_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3199_combout ),
	.datad(\datamem|data_ram~1915_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3200_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3200 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3201 (
// Equation(s):
// \datamem|data_ram~3201_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3198_combout  & ((\datamem|data_ram~3200_combout ))) # (!\datamem|data_ram~3198_combout  & (\datamem|data_ram~3193_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3198_combout ))))

	.dataa(\datamem|data_ram~3193_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3198_combout ),
	.datad(\datamem|data_ram~3200_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3201_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3201 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~571 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~571 .is_wysiwyg = "true";
defparam \datamem|data_ram~571 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1083 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1083 .is_wysiwyg = "true";
defparam \datamem|data_ram~1083 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~59 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~59 .is_wysiwyg = "true";
defparam \datamem|data_ram~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3202 (
// Equation(s):
// \datamem|data_ram~3202_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1083_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~59_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1083_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~59_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3202_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3202 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1595 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1595 .is_wysiwyg = "true";
defparam \datamem|data_ram~1595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3203 (
// Equation(s):
// \datamem|data_ram~3203_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3202_combout  & ((\datamem|data_ram~1595_q ))) # (!\datamem|data_ram~3202_combout  & (\datamem|data_ram~571_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3202_combout 
// ))))

	.dataa(\datamem|data_ram~571_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3202_combout ),
	.datad(\datamem|data_ram~1595_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3203_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3203 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1115 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1115 .is_wysiwyg = "true";
defparam \datamem|data_ram~1115 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~603 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~603 .is_wysiwyg = "true";
defparam \datamem|data_ram~603 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~91 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~91 .is_wysiwyg = "true";
defparam \datamem|data_ram~91 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3204 (
// Equation(s):
// \datamem|data_ram~3204_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~603_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~91_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~603_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~91_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3204_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3204 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1627 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1627 .is_wysiwyg = "true";
defparam \datamem|data_ram~1627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3205 (
// Equation(s):
// \datamem|data_ram~3205_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3204_combout  & ((\datamem|data_ram~1627_q ))) # (!\datamem|data_ram~3204_combout  & (\datamem|data_ram~1115_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3204_combout 
// ))))

	.dataa(\datamem|data_ram~1115_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3204_combout ),
	.datad(\datamem|data_ram~1627_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3205_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3205 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1051 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1051 .is_wysiwyg = "true";
defparam \datamem|data_ram~1051 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~539 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~539 .is_wysiwyg = "true";
defparam \datamem|data_ram~539 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~27 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~27 .is_wysiwyg = "true";
defparam \datamem|data_ram~27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3206 (
// Equation(s):
// \datamem|data_ram~3206_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~539_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~27_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~539_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~27_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3206_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3206 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1563 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1563 .is_wysiwyg = "true";
defparam \datamem|data_ram~1563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3207 (
// Equation(s):
// \datamem|data_ram~3207_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3206_combout  & ((\datamem|data_ram~1563_q ))) # (!\datamem|data_ram~3206_combout  & (\datamem|data_ram~1051_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3206_combout 
// ))))

	.dataa(\datamem|data_ram~1051_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3206_combout ),
	.datad(\datamem|data_ram~1563_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3207_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3207 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3208 (
// Equation(s):
// \datamem|data_ram~3208_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3205_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3207_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3205_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3207_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3208_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3208 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~635 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~635 .is_wysiwyg = "true";
defparam \datamem|data_ram~635 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1147 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1147 .is_wysiwyg = "true";
defparam \datamem|data_ram~1147 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~123 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~123 .is_wysiwyg = "true";
defparam \datamem|data_ram~123 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3209 (
// Equation(s):
// \datamem|data_ram~3209_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1147_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~123_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1147_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~123_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3209_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3209 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1659 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1659 .is_wysiwyg = "true";
defparam \datamem|data_ram~1659 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3210 (
// Equation(s):
// \datamem|data_ram~3210_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3209_combout  & ((\datamem|data_ram~1659_q ))) # (!\datamem|data_ram~3209_combout  & (\datamem|data_ram~635_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3209_combout 
// ))))

	.dataa(\datamem|data_ram~635_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3209_combout ),
	.datad(\datamem|data_ram~1659_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3210_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3210 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3211 (
// Equation(s):
// \datamem|data_ram~3211_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3208_combout  & ((\datamem|data_ram~3210_combout ))) # (!\datamem|data_ram~3208_combout  & (\datamem|data_ram~3203_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3208_combout ))))

	.dataa(\datamem|data_ram~3203_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3208_combout ),
	.datad(\datamem|data_ram~3210_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3211_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3211 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3212 (
// Equation(s):
// \datamem|data_ram~3212_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3201_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3211_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3201_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3211_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3212_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3212 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1499 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1499 .is_wysiwyg = "true";
defparam \datamem|data_ram~1499 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~987 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~987 .is_wysiwyg = "true";
defparam \datamem|data_ram~987 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~475 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~475 .is_wysiwyg = "true";
defparam \datamem|data_ram~475 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3213 (
// Equation(s):
// \datamem|data_ram~3213_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~987_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~475_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~987_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~475_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3213_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3213 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2011 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2011 .is_wysiwyg = "true";
defparam \datamem|data_ram~2011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3214 (
// Equation(s):
// \datamem|data_ram~3214_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3213_combout  & ((\datamem|data_ram~2011_q ))) # (!\datamem|data_ram~3213_combout  & (\datamem|data_ram~1499_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3213_combout 
// ))))

	.dataa(\datamem|data_ram~1499_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3213_combout ),
	.datad(\datamem|data_ram~2011_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3214_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3214 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~955 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~955 .is_wysiwyg = "true";
defparam \datamem|data_ram~955 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1467 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1467 .is_wysiwyg = "true";
defparam \datamem|data_ram~1467 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~443 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~443 .is_wysiwyg = "true";
defparam \datamem|data_ram~443 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3215 (
// Equation(s):
// \datamem|data_ram~3215_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1467_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~443_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1467_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~443_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3215_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3215 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1979 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1979 .is_wysiwyg = "true";
defparam \datamem|data_ram~1979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3216 (
// Equation(s):
// \datamem|data_ram~3216_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3215_combout  & ((\datamem|data_ram~1979_q ))) # (!\datamem|data_ram~3215_combout  & (\datamem|data_ram~955_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3215_combout 
// ))))

	.dataa(\datamem|data_ram~955_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3215_combout ),
	.datad(\datamem|data_ram~1979_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3216_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3216 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1435 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1435 .is_wysiwyg = "true";
defparam \datamem|data_ram~1435 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~923 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~923 .is_wysiwyg = "true";
defparam \datamem|data_ram~923 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~411 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~411 .is_wysiwyg = "true";
defparam \datamem|data_ram~411 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3217 (
// Equation(s):
// \datamem|data_ram~3217_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~923_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~411_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~923_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~411_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3217_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3217 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1947 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1947 .is_wysiwyg = "true";
defparam \datamem|data_ram~1947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3218 (
// Equation(s):
// \datamem|data_ram~3218_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3217_combout  & ((\datamem|data_ram~1947_q ))) # (!\datamem|data_ram~3217_combout  & (\datamem|data_ram~1435_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3217_combout 
// ))))

	.dataa(\datamem|data_ram~1435_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3217_combout ),
	.datad(\datamem|data_ram~1947_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3218_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3218 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3219 (
// Equation(s):
// \datamem|data_ram~3219_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3216_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3218_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3216_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3218_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3219_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3219 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1019 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1019 .is_wysiwyg = "true";
defparam \datamem|data_ram~1019 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1531 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1531 .is_wysiwyg = "true";
defparam \datamem|data_ram~1531 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~507 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~507 .is_wysiwyg = "true";
defparam \datamem|data_ram~507 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3220 (
// Equation(s):
// \datamem|data_ram~3220_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1531_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~507_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1531_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~507_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3220_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3220 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2043 (
	.clk(\clk~input_o ),
	.d(\WriteData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2043 .is_wysiwyg = "true";
defparam \datamem|data_ram~2043 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3221 (
// Equation(s):
// \datamem|data_ram~3221_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3220_combout  & ((\datamem|data_ram~2043_q ))) # (!\datamem|data_ram~3220_combout  & (\datamem|data_ram~1019_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3220_combout 
// ))))

	.dataa(\datamem|data_ram~1019_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3220_combout ),
	.datad(\datamem|data_ram~2043_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3221_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3221 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3222 (
// Equation(s):
// \datamem|data_ram~3222_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3219_combout  & ((\datamem|data_ram~3221_combout ))) # (!\datamem|data_ram~3219_combout  & (\datamem|data_ram~3214_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3219_combout ))))

	.dataa(\datamem|data_ram~3214_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3219_combout ),
	.datad(\datamem|data_ram~3221_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3222_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3222 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3223 (
// Equation(s):
// \datamem|data_ram~3223_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3212_combout  & ((\datamem|data_ram~3222_combout ))) # (!\datamem|data_ram~3212_combout  & (\datamem|data_ram~3191_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3212_combout ))))

	.dataa(\datamem|data_ram~3191_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3212_combout ),
	.datad(\datamem|data_ram~3222_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3223_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3223 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[27]~56 (
// Equation(s):
// \rvcpu|dp|resultmux|y[27]~56_combout  = (\datamem|data_ram~3223_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[27]~50_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3223_combout  & 
// (((\rvcpu|dp|pcadd4|sum[27]~50_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3223_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[27]~50_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[27]~56 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[27]~4 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[27]~4_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[27]~27_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[27]~27_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[27]~4 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[26]~input (
	.i(Ext_WriteData[26]),
	.ibar(gnd),
	.o(\Ext_WriteData[26]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[26]~input .bus_hold = "false";
defparam \Ext_WriteData[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~730 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~730 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~730 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~858 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~858 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~858 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~602 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~602 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~602 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1548 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1548_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~858_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~602_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~858_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~602_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1548_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1548 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~986 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~986 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~986 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1549 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1549_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1548_combout  & ((\rvcpu|dp|rf|reg_file_arr~986_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1548_combout  & (\rvcpu|dp|rf|reg_file_arr~730_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1548_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~730_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1548_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~986_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1549_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1549 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~826 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~826 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~826 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~698 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~698 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~698 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~570 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~570 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~570 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1550 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1550_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~698_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~570_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~698_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~570_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1550_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1550 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1550 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~954 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~954 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~954 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1551 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1551_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1550_combout  & ((\rvcpu|dp|rf|reg_file_arr~954_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1550_combout  & (\rvcpu|dp|rf|reg_file_arr~826_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1550_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~826_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1550_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~954_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1551_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1551 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1551 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~666 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~666 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~666 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~794 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~794 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~794 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~538 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~538 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~538 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1552 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1552_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~794_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~538_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~794_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~538_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1552_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1552 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1552 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~922 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~922 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~922 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1553 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1553_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1552_combout  & ((\rvcpu|dp|rf|reg_file_arr~922_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1552_combout  & (\rvcpu|dp|rf|reg_file_arr~666_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1552_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~666_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1552_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~922_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1553_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1553 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1554 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1554_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1551_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1553_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1551_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1553_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1554_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1554 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~890 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~890 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~890 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~762 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~762 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~762 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~634 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~634 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~634 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1555 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1555_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~762_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~634_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~762_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~634_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1555_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1555 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1018 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1018 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1018 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1556 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1556_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1555_combout  & ((\rvcpu|dp|rf|reg_file_arr~1018_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1555_combout  & (\rvcpu|dp|rf|reg_file_arr~890_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1555_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~890_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1555_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1018_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1556_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1556 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1556 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1557 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1557_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1554_combout  & ((\rvcpu|dp|rf|reg_file_arr~1556_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1554_combout  & (\rvcpu|dp|rf|reg_file_arr~1549_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1554_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1549_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1554_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1556_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1557_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1557 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1557 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~346 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~346 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~346 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~314 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~314 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~314 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~282 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~282 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1558 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1558_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~314_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~282_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~314_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~282_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1558_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1558 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~378 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~378 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~378 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1559 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1559_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1558_combout  & ((\rvcpu|dp|rf|reg_file_arr~378_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1558_combout  & (\rvcpu|dp|rf|reg_file_arr~346_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1558_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~346_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1558_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~378_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1559_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1559 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1559 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~218 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~218 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~218 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~154 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~154 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1560 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1560_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~218_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~154_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~218_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~154_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1560_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1560 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1560 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~250 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~250 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~250 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1561 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1561_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1560_combout  & ((\rvcpu|dp|rf|reg_file_arr~250_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1560_combout  & (\rvcpu|dp|rf|reg_file_arr~186_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1560_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~186_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1560_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~250_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1561_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1561 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1561 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~90 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~90 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~90 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~58 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~58 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~58 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~26 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~26 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1562 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1562_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~58_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~26_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~58_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~26_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1562_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1562 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~122 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~122 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~122 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1563 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1563_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1562_combout  & ((\rvcpu|dp|rf|reg_file_arr~122_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1562_combout  & (\rvcpu|dp|rf|reg_file_arr~90_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1562_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~90_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1562_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~122_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1563_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1563 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1564 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1564_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1561_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1563_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1561_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1563_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1564_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1564 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~442 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~442 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~442 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~474 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~474 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~474 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~410 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~410 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1565 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1565_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~474_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~410_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~474_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~410_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1565_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1565 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1565 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~506 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~506 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~506 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1566 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1566_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1565_combout  & ((\rvcpu|dp|rf|reg_file_arr~506_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1565_combout  & (\rvcpu|dp|rf|reg_file_arr~442_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1565_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~442_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1565_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~506_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1566_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1566 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1567 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1567_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1564_combout  & ((\rvcpu|dp|rf|reg_file_arr~1566_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1564_combout  & (\rvcpu|dp|rf|reg_file_arr~1559_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1564_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1559_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1564_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1566_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1567_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1567 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[26]~26 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[26]~26_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1557_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1567_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1557_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1567_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[26]~26 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~26 (
// Equation(s):
// \WriteData~26_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[26]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[26]~26_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[26]~26_combout ))))

	.dataa(\Ext_WriteData[26]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[26]~26_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~26_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~26 .lut_mask = 16'hACCC;
defparam \WriteData~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1338 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1338 .is_wysiwyg = "true";
defparam \datamem|data_ram~1338 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~826 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~826 .is_wysiwyg = "true";
defparam \datamem|data_ram~826 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~314 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~314 .is_wysiwyg = "true";
defparam \datamem|data_ram~314 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3140 (
// Equation(s):
// \datamem|data_ram~3140_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~826_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~314_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~826_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~314_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3140_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3140 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1850 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1850 .is_wysiwyg = "true";
defparam \datamem|data_ram~1850 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3141 (
// Equation(s):
// \datamem|data_ram~3141_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3140_combout  & ((\datamem|data_ram~1850_q ))) # (!\datamem|data_ram~3140_combout  & (\datamem|data_ram~1338_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3140_combout 
// ))))

	.dataa(\datamem|data_ram~1338_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3140_combout ),
	.datad(\datamem|data_ram~1850_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3141_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3141 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~698 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~698 .is_wysiwyg = "true";
defparam \datamem|data_ram~698 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1210 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1210 .is_wysiwyg = "true";
defparam \datamem|data_ram~1210 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~186 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~186 .is_wysiwyg = "true";
defparam \datamem|data_ram~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3142 (
// Equation(s):
// \datamem|data_ram~3142_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1210_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~186_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1210_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~186_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3142_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3142 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1722 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1722 .is_wysiwyg = "true";
defparam \datamem|data_ram~1722 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3143 (
// Equation(s):
// \datamem|data_ram~3143_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3142_combout  & ((\datamem|data_ram~1722_q ))) # (!\datamem|data_ram~3142_combout  & (\datamem|data_ram~698_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3142_combout 
// ))))

	.dataa(\datamem|data_ram~698_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3142_combout ),
	.datad(\datamem|data_ram~1722_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3143_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3143 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1082 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1082 .is_wysiwyg = "true";
defparam \datamem|data_ram~1082 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~570 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~570 .is_wysiwyg = "true";
defparam \datamem|data_ram~570 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~58 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~58 .is_wysiwyg = "true";
defparam \datamem|data_ram~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3144 (
// Equation(s):
// \datamem|data_ram~3144_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~570_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~58_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~570_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~58_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3144_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3144 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1594 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1594 .is_wysiwyg = "true";
defparam \datamem|data_ram~1594 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3145 (
// Equation(s):
// \datamem|data_ram~3145_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3144_combout  & ((\datamem|data_ram~1594_q ))) # (!\datamem|data_ram~3144_combout  & (\datamem|data_ram~1082_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3144_combout 
// ))))

	.dataa(\datamem|data_ram~1082_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3144_combout ),
	.datad(\datamem|data_ram~1594_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3145_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3145 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3146 (
// Equation(s):
// \datamem|data_ram~3146_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3143_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3145_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3143_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3145_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3146_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3146 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~954 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~954 .is_wysiwyg = "true";
defparam \datamem|data_ram~954 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1466 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1466 .is_wysiwyg = "true";
defparam \datamem|data_ram~1466 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~442 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~442 .is_wysiwyg = "true";
defparam \datamem|data_ram~442 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3147 (
// Equation(s):
// \datamem|data_ram~3147_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1466_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~442_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1466_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~442_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3147_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3147 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1978 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1978 .is_wysiwyg = "true";
defparam \datamem|data_ram~1978 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3148 (
// Equation(s):
// \datamem|data_ram~3148_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3147_combout  & ((\datamem|data_ram~1978_q ))) # (!\datamem|data_ram~3147_combout  & (\datamem|data_ram~954_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3147_combout 
// ))))

	.dataa(\datamem|data_ram~954_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3147_combout ),
	.datad(\datamem|data_ram~1978_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3148_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3148 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3149 (
// Equation(s):
// \datamem|data_ram~3149_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3146_combout  & ((\datamem|data_ram~3148_combout ))) # (!\datamem|data_ram~3146_combout  & (\datamem|data_ram~3141_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3146_combout ))))

	.dataa(\datamem|data_ram~3141_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3146_combout ),
	.datad(\datamem|data_ram~3148_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3149_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3149 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~730 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~730 .is_wysiwyg = "true";
defparam \datamem|data_ram~730 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1242 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1242 .is_wysiwyg = "true";
defparam \datamem|data_ram~1242 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~218 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~218 .is_wysiwyg = "true";
defparam \datamem|data_ram~218 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3150 (
// Equation(s):
// \datamem|data_ram~3150_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1242_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~218_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1242_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~218_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3150_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3150 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3150 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1754 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1754 .is_wysiwyg = "true";
defparam \datamem|data_ram~1754 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3151 (
// Equation(s):
// \datamem|data_ram~3151_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3150_combout  & ((\datamem|data_ram~1754_q ))) # (!\datamem|data_ram~3150_combout  & (\datamem|data_ram~730_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3150_combout 
// ))))

	.dataa(\datamem|data_ram~730_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3150_combout ),
	.datad(\datamem|data_ram~1754_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3151_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3151 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1370 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1370 .is_wysiwyg = "true";
defparam \datamem|data_ram~1370 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~858 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~858 .is_wysiwyg = "true";
defparam \datamem|data_ram~858 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~346 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~346 .is_wysiwyg = "true";
defparam \datamem|data_ram~346 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3152 (
// Equation(s):
// \datamem|data_ram~3152_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~858_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~346_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~858_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~346_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3152_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3152 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1882 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1882 .is_wysiwyg = "true";
defparam \datamem|data_ram~1882 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3153 (
// Equation(s):
// \datamem|data_ram~3153_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3152_combout  & ((\datamem|data_ram~1882_q ))) # (!\datamem|data_ram~3152_combout  & (\datamem|data_ram~1370_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3152_combout 
// ))))

	.dataa(\datamem|data_ram~1370_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3152_combout ),
	.datad(\datamem|data_ram~1882_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3153_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3153 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1114 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1114 .is_wysiwyg = "true";
defparam \datamem|data_ram~1114 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~602 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~602 .is_wysiwyg = "true";
defparam \datamem|data_ram~602 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~90 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~90 .is_wysiwyg = "true";
defparam \datamem|data_ram~90 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3154 (
// Equation(s):
// \datamem|data_ram~3154_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~602_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~90_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~602_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~90_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3154_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3154 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1626 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1626 .is_wysiwyg = "true";
defparam \datamem|data_ram~1626 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3155 (
// Equation(s):
// \datamem|data_ram~3155_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3154_combout  & ((\datamem|data_ram~1626_q ))) # (!\datamem|data_ram~3154_combout  & (\datamem|data_ram~1114_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3154_combout 
// ))))

	.dataa(\datamem|data_ram~1114_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3154_combout ),
	.datad(\datamem|data_ram~1626_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3155_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3155 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3156 (
// Equation(s):
// \datamem|data_ram~3156_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3153_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3155_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3153_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3155_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3156_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3156 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~986 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~986 .is_wysiwyg = "true";
defparam \datamem|data_ram~986 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1498 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1498 .is_wysiwyg = "true";
defparam \datamem|data_ram~1498 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~474 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~474 .is_wysiwyg = "true";
defparam \datamem|data_ram~474 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3157 (
// Equation(s):
// \datamem|data_ram~3157_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1498_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~474_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1498_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~474_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3157_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3157 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2010 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2010 .is_wysiwyg = "true";
defparam \datamem|data_ram~2010 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3158 (
// Equation(s):
// \datamem|data_ram~3158_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3157_combout  & ((\datamem|data_ram~2010_q ))) # (!\datamem|data_ram~3157_combout  & (\datamem|data_ram~986_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3157_combout 
// ))))

	.dataa(\datamem|data_ram~986_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3157_combout ),
	.datad(\datamem|data_ram~2010_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3158_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3158 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3159 (
// Equation(s):
// \datamem|data_ram~3159_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3156_combout  & ((\datamem|data_ram~3158_combout ))) # (!\datamem|data_ram~3156_combout  & (\datamem|data_ram~3151_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3156_combout ))))

	.dataa(\datamem|data_ram~3151_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3156_combout ),
	.datad(\datamem|data_ram~3158_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3159_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3159 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~666 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~666 .is_wysiwyg = "true";
defparam \datamem|data_ram~666 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1178 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1178 .is_wysiwyg = "true";
defparam \datamem|data_ram~1178 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~154 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~154 .is_wysiwyg = "true";
defparam \datamem|data_ram~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3160 (
// Equation(s):
// \datamem|data_ram~3160_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1178_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~154_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1178_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~154_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3160_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3160 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3160 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1690 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1690 .is_wysiwyg = "true";
defparam \datamem|data_ram~1690 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3161 (
// Equation(s):
// \datamem|data_ram~3161_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3160_combout  & ((\datamem|data_ram~1690_q ))) # (!\datamem|data_ram~3160_combout  & (\datamem|data_ram~666_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3160_combout 
// ))))

	.dataa(\datamem|data_ram~666_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3160_combout ),
	.datad(\datamem|data_ram~1690_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3161_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3161 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3161 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1306 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1306 .is_wysiwyg = "true";
defparam \datamem|data_ram~1306 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~794 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~794 .is_wysiwyg = "true";
defparam \datamem|data_ram~794 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~282 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~282 .is_wysiwyg = "true";
defparam \datamem|data_ram~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3162 (
// Equation(s):
// \datamem|data_ram~3162_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~794_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~282_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~794_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~282_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3162_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3162 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1818 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1818 .is_wysiwyg = "true";
defparam \datamem|data_ram~1818 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3163 (
// Equation(s):
// \datamem|data_ram~3163_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3162_combout  & ((\datamem|data_ram~1818_q ))) # (!\datamem|data_ram~3162_combout  & (\datamem|data_ram~1306_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3162_combout 
// ))))

	.dataa(\datamem|data_ram~1306_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3162_combout ),
	.datad(\datamem|data_ram~1818_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3163_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3163 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1050 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1050 .is_wysiwyg = "true";
defparam \datamem|data_ram~1050 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~538 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~538 .is_wysiwyg = "true";
defparam \datamem|data_ram~538 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~26 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~26 .is_wysiwyg = "true";
defparam \datamem|data_ram~26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3164 (
// Equation(s):
// \datamem|data_ram~3164_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~538_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~26_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~538_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~26_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3164_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3164 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1562 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1562 .is_wysiwyg = "true";
defparam \datamem|data_ram~1562 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3165 (
// Equation(s):
// \datamem|data_ram~3165_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3164_combout  & ((\datamem|data_ram~1562_q ))) # (!\datamem|data_ram~3164_combout  & (\datamem|data_ram~1050_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3164_combout 
// ))))

	.dataa(\datamem|data_ram~1050_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3164_combout ),
	.datad(\datamem|data_ram~1562_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3165_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3165 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3166 (
// Equation(s):
// \datamem|data_ram~3166_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3163_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3165_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3163_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3165_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3166_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3166 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~922 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~922 .is_wysiwyg = "true";
defparam \datamem|data_ram~922 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1434 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1434 .is_wysiwyg = "true";
defparam \datamem|data_ram~1434 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~410 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~410 .is_wysiwyg = "true";
defparam \datamem|data_ram~410 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3167 (
// Equation(s):
// \datamem|data_ram~3167_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1434_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~410_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1434_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~410_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3167_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3167 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3167 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1946 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1946 .is_wysiwyg = "true";
defparam \datamem|data_ram~1946 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3168 (
// Equation(s):
// \datamem|data_ram~3168_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3167_combout  & ((\datamem|data_ram~1946_q ))) # (!\datamem|data_ram~3167_combout  & (\datamem|data_ram~922_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3167_combout 
// ))))

	.dataa(\datamem|data_ram~922_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3167_combout ),
	.datad(\datamem|data_ram~1946_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3168_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3168 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3169 (
// Equation(s):
// \datamem|data_ram~3169_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3166_combout  & ((\datamem|data_ram~3168_combout ))) # (!\datamem|data_ram~3166_combout  & (\datamem|data_ram~3161_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3166_combout ))))

	.dataa(\datamem|data_ram~3161_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3166_combout ),
	.datad(\datamem|data_ram~3168_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3169_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3169 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3170 (
// Equation(s):
// \datamem|data_ram~3170_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3159_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3169_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3159_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3169_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3170_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3170 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1402 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1402 .is_wysiwyg = "true";
defparam \datamem|data_ram~1402 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~890 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~890 .is_wysiwyg = "true";
defparam \datamem|data_ram~890 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~378 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~378 .is_wysiwyg = "true";
defparam \datamem|data_ram~378 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3171 (
// Equation(s):
// \datamem|data_ram~3171_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~890_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~378_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~890_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~378_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3171_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3171 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1914 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1914 .is_wysiwyg = "true";
defparam \datamem|data_ram~1914 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3172 (
// Equation(s):
// \datamem|data_ram~3172_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3171_combout  & ((\datamem|data_ram~1914_q ))) # (!\datamem|data_ram~3171_combout  & (\datamem|data_ram~1402_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3171_combout 
// ))))

	.dataa(\datamem|data_ram~1402_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3171_combout ),
	.datad(\datamem|data_ram~1914_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3172_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3172 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~762 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~762 .is_wysiwyg = "true";
defparam \datamem|data_ram~762 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1274 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1274 .is_wysiwyg = "true";
defparam \datamem|data_ram~1274 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~250 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~250 .is_wysiwyg = "true";
defparam \datamem|data_ram~250 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3173 (
// Equation(s):
// \datamem|data_ram~3173_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1274_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~250_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1274_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~250_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3173_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3173 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1786 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1786 .is_wysiwyg = "true";
defparam \datamem|data_ram~1786 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3174 (
// Equation(s):
// \datamem|data_ram~3174_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3173_combout  & ((\datamem|data_ram~1786_q ))) # (!\datamem|data_ram~3173_combout  & (\datamem|data_ram~762_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3173_combout 
// ))))

	.dataa(\datamem|data_ram~762_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3173_combout ),
	.datad(\datamem|data_ram~1786_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3174_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3174 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1146 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1146 .is_wysiwyg = "true";
defparam \datamem|data_ram~1146 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~634 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~634 .is_wysiwyg = "true";
defparam \datamem|data_ram~634 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~122 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~122 .is_wysiwyg = "true";
defparam \datamem|data_ram~122 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3175 (
// Equation(s):
// \datamem|data_ram~3175_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~634_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~122_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~634_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~122_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3175_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3175 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1658 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1658 .is_wysiwyg = "true";
defparam \datamem|data_ram~1658 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3176 (
// Equation(s):
// \datamem|data_ram~3176_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3175_combout  & ((\datamem|data_ram~1658_q ))) # (!\datamem|data_ram~3175_combout  & (\datamem|data_ram~1146_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3175_combout 
// ))))

	.dataa(\datamem|data_ram~1146_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3175_combout ),
	.datad(\datamem|data_ram~1658_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3176_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3176 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3177 (
// Equation(s):
// \datamem|data_ram~3177_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3174_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3176_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3174_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3176_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3177_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3177 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1018 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1018 .is_wysiwyg = "true";
defparam \datamem|data_ram~1018 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1530 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1530 .is_wysiwyg = "true";
defparam \datamem|data_ram~1530 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~506 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~506 .is_wysiwyg = "true";
defparam \datamem|data_ram~506 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3178 (
// Equation(s):
// \datamem|data_ram~3178_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1530_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~506_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1530_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~506_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3178_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3178 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2042 (
	.clk(\clk~input_o ),
	.d(\WriteData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2042 .is_wysiwyg = "true";
defparam \datamem|data_ram~2042 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3179 (
// Equation(s):
// \datamem|data_ram~3179_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3178_combout  & ((\datamem|data_ram~2042_q ))) # (!\datamem|data_ram~3178_combout  & (\datamem|data_ram~1018_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3178_combout 
// ))))

	.dataa(\datamem|data_ram~1018_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3178_combout ),
	.datad(\datamem|data_ram~2042_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3179_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3179 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3180 (
// Equation(s):
// \datamem|data_ram~3180_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3177_combout  & ((\datamem|data_ram~3179_combout ))) # (!\datamem|data_ram~3177_combout  & (\datamem|data_ram~3172_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3177_combout ))))

	.dataa(\datamem|data_ram~3172_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3177_combout ),
	.datad(\datamem|data_ram~3179_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3180_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3180 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3181 (
// Equation(s):
// \datamem|data_ram~3181_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3170_combout  & ((\datamem|data_ram~3180_combout ))) # (!\datamem|data_ram~3170_combout  & (\datamem|data_ram~3149_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3170_combout ))))

	.dataa(\datamem|data_ram~3149_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3170_combout ),
	.datad(\datamem|data_ram~3180_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3181_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3181 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[26]~54 (
// Equation(s):
// \rvcpu|dp|resultmux|y[26]~54_combout  = (\datamem|data_ram~3181_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[26]~48_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3181_combout  & 
// (((\rvcpu|dp|pcadd4|sum[26]~48_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3181_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[26]~48_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[26]~54 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[26]~5 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[26]~5_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[26]~26_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[26]~26_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[26]~5 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[25]~input (
	.i(Ext_WriteData[25]),
	.ibar(gnd),
	.o(\Ext_WriteData[25]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[25]~input .bus_hold = "false";
defparam \Ext_WriteData[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~697 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~697 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~697 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~825 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~825 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~825 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~569 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~569 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1528 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1528_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~825_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~569_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~825_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~569_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1528_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1528 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~953 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~953 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1529 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1529_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1528_combout  & ((\rvcpu|dp|rf|reg_file_arr~953_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1528_combout  & (\rvcpu|dp|rf|reg_file_arr~697_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1528_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~697_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1528_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~953_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1529_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1529 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~857 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~857 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~857 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~729 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~729 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~729 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~601 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~601 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1530 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1530_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~729_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~601_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~729_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~601_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1530_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1530 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1530 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~985 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~985 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1531 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1531_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1530_combout  & ((\rvcpu|dp|rf|reg_file_arr~985_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1530_combout  & (\rvcpu|dp|rf|reg_file_arr~857_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1530_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~857_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1530_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~985_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1531_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1531 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~793 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~793 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~793 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~665 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~665 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~665 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~537 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~537 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1532 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1532_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~665_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~537_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~665_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~537_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1532_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1532 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~921 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~921 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~921 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1533 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1533_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1532_combout  & ((\rvcpu|dp|rf|reg_file_arr~921_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1532_combout  & (\rvcpu|dp|rf|reg_file_arr~793_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1532_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~793_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1532_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~921_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1533_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1533 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1534 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1534_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1531_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1533_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1531_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1533_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1534_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1534 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~761 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~761 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~761 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~889 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~889 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~889 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~633 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~633 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1535 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1535_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~889_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~633_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~889_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~633_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1535_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1535 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1017 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1017 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1536 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1536_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1535_combout  & ((\rvcpu|dp|rf|reg_file_arr~1017_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1535_combout  & (\rvcpu|dp|rf|reg_file_arr~761_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1535_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~761_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1535_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1017_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1536_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1536 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1536 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1537 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1537_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1534_combout  & ((\rvcpu|dp|rf|reg_file_arr~1536_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1534_combout  & (\rvcpu|dp|rf|reg_file_arr~1529_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1534_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1529_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1534_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1536_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1537_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1537 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1537 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~217 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~217 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~217 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~153 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~153 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1538 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1538_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~185_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~153_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~185_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~153_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1538_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1538 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1538 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~249 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~249 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~249 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1539 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1539_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1538_combout  & ((\rvcpu|dp|rf|reg_file_arr~249_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1538_combout  & (\rvcpu|dp|rf|reg_file_arr~217_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1538_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~217_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1538_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~249_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1539_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1539 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1539 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~313 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~313 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~313 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~345 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~345 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~345 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~281 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~281 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1540 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1540_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~345_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~281_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~345_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~281_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1540_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1540 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1540 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~377 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~377 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~377 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1541 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1541_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1540_combout  & ((\rvcpu|dp|rf|reg_file_arr~377_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1540_combout  & (\rvcpu|dp|rf|reg_file_arr~313_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1540_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~313_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1540_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~377_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1541_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1541 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1541 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~57 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~57 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~57 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~89 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~89 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~89 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~25 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~25 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1542 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1542_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~89_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~25_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~89_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~25_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1542_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1542 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~121 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~121 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~121 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1543 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1543_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1542_combout  & ((\rvcpu|dp|rf|reg_file_arr~121_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1542_combout  & (\rvcpu|dp|rf|reg_file_arr~57_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1542_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~57_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1542_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~121_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1543_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1543 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1544 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1544_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1541_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1543_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1541_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1543_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1544_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1544 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~473 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~473 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~473 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~441 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~441 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~441 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~409 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~409 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1545 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1545_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~441_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~409_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~441_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~409_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1545_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1545 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~505 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~505 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~505 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1546 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1546_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1545_combout  & ((\rvcpu|dp|rf|reg_file_arr~505_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1545_combout  & (\rvcpu|dp|rf|reg_file_arr~473_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1545_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~473_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1545_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~505_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1546_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1546 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1547 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1547_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1544_combout  & ((\rvcpu|dp|rf|reg_file_arr~1546_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1544_combout  & (\rvcpu|dp|rf|reg_file_arr~1539_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1544_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1539_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1544_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1546_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1547_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1547 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[25]~25 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[25]~25_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1537_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1547_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1537_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1547_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[25]~25 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~25 (
// Equation(s):
// \WriteData~25_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[25]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[25]~25_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[25]~25_combout ))))

	.dataa(\Ext_WriteData[25]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[25]~25_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~25_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~25 .lut_mask = 16'hACCC;
defparam \WriteData~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~697 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~697 .is_wysiwyg = "true";
defparam \datamem|data_ram~697 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~825 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~825 .is_wysiwyg = "true";
defparam \datamem|data_ram~825 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~569 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~569 .is_wysiwyg = "true";
defparam \datamem|data_ram~569 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3098 (
// Equation(s):
// \datamem|data_ram~3098_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~825_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~569_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~825_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~569_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3098_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3098 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~953 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~953 .is_wysiwyg = "true";
defparam \datamem|data_ram~953 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3099 (
// Equation(s):
// \datamem|data_ram~3099_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3098_combout  & ((\datamem|data_ram~953_q ))) # (!\datamem|data_ram~3098_combout  & (\datamem|data_ram~697_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3098_combout ))))

	.dataa(\datamem|data_ram~697_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3098_combout ),
	.datad(\datamem|data_ram~953_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3099_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3099 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3099 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~857 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~857 .is_wysiwyg = "true";
defparam \datamem|data_ram~857 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~729 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~729 .is_wysiwyg = "true";
defparam \datamem|data_ram~729 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~601 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~601 .is_wysiwyg = "true";
defparam \datamem|data_ram~601 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3100 (
// Equation(s):
// \datamem|data_ram~3100_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~729_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~601_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~729_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~601_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3100_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3100 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~985 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~985 .is_wysiwyg = "true";
defparam \datamem|data_ram~985 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3101 (
// Equation(s):
// \datamem|data_ram~3101_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3100_combout  & ((\datamem|data_ram~985_q ))) # (!\datamem|data_ram~3100_combout  & (\datamem|data_ram~857_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3100_combout ))))

	.dataa(\datamem|data_ram~857_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3100_combout ),
	.datad(\datamem|data_ram~985_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3101_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3101 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~793 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~793 .is_wysiwyg = "true";
defparam \datamem|data_ram~793 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~665 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~665 .is_wysiwyg = "true";
defparam \datamem|data_ram~665 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~537 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~537 .is_wysiwyg = "true";
defparam \datamem|data_ram~537 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3102 (
// Equation(s):
// \datamem|data_ram~3102_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~665_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~537_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~665_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~537_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3102_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3102 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~921 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~921 .is_wysiwyg = "true";
defparam \datamem|data_ram~921 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3103 (
// Equation(s):
// \datamem|data_ram~3103_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3102_combout  & ((\datamem|data_ram~921_q ))) # (!\datamem|data_ram~3102_combout  & (\datamem|data_ram~793_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3102_combout ))))

	.dataa(\datamem|data_ram~793_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3102_combout ),
	.datad(\datamem|data_ram~921_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3103_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3103 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3104 (
// Equation(s):
// \datamem|data_ram~3104_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3101_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3103_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3101_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3103_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3104_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3104 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~761 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~761 .is_wysiwyg = "true";
defparam \datamem|data_ram~761 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~889 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~889 .is_wysiwyg = "true";
defparam \datamem|data_ram~889 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~633 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~633 .is_wysiwyg = "true";
defparam \datamem|data_ram~633 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3105 (
// Equation(s):
// \datamem|data_ram~3105_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~889_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~633_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~889_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~633_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3105_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3105 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1017 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1017 .is_wysiwyg = "true";
defparam \datamem|data_ram~1017 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3106 (
// Equation(s):
// \datamem|data_ram~3106_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3105_combout  & ((\datamem|data_ram~1017_q ))) # (!\datamem|data_ram~3105_combout  & (\datamem|data_ram~761_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3105_combout 
// ))))

	.dataa(\datamem|data_ram~761_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3105_combout ),
	.datad(\datamem|data_ram~1017_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3106_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3106 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3107 (
// Equation(s):
// \datamem|data_ram~3107_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3104_combout  & ((\datamem|data_ram~3106_combout ))) # (!\datamem|data_ram~3104_combout  & (\datamem|data_ram~3099_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3104_combout ))))

	.dataa(\datamem|data_ram~3099_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3104_combout ),
	.datad(\datamem|data_ram~3106_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3107_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3107 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1369 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1369 .is_wysiwyg = "true";
defparam \datamem|data_ram~1369 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1337 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1337 .is_wysiwyg = "true";
defparam \datamem|data_ram~1337 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1305 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1305 .is_wysiwyg = "true";
defparam \datamem|data_ram~1305 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3108 (
// Equation(s):
// \datamem|data_ram~3108_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1337_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1305_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1337_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1305_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3108_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3108 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1401 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1401 .is_wysiwyg = "true";
defparam \datamem|data_ram~1401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3109 (
// Equation(s):
// \datamem|data_ram~3109_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3108_combout  & ((\datamem|data_ram~1401_q ))) # (!\datamem|data_ram~3108_combout  & (\datamem|data_ram~1369_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3108_combout 
// ))))

	.dataa(\datamem|data_ram~1369_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3108_combout ),
	.datad(\datamem|data_ram~1401_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3109_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3109 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1209 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1209 .is_wysiwyg = "true";
defparam \datamem|data_ram~1209 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1241 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1241 .is_wysiwyg = "true";
defparam \datamem|data_ram~1241 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1177 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1177 .is_wysiwyg = "true";
defparam \datamem|data_ram~1177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3110 (
// Equation(s):
// \datamem|data_ram~3110_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1241_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1177_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1241_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1177_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3110_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3110 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1273 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1273 .is_wysiwyg = "true";
defparam \datamem|data_ram~1273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3111 (
// Equation(s):
// \datamem|data_ram~3111_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3110_combout  & ((\datamem|data_ram~1273_q ))) # (!\datamem|data_ram~3110_combout  & (\datamem|data_ram~1209_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3110_combout 
// ))))

	.dataa(\datamem|data_ram~1209_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3110_combout ),
	.datad(\datamem|data_ram~1273_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3111_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3111 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1113 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1113 .is_wysiwyg = "true";
defparam \datamem|data_ram~1113 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1081 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1081 .is_wysiwyg = "true";
defparam \datamem|data_ram~1081 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1049 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1049 .is_wysiwyg = "true";
defparam \datamem|data_ram~1049 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3112 (
// Equation(s):
// \datamem|data_ram~3112_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1081_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1049_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1081_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1049_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3112_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3112 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1145 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1145 .is_wysiwyg = "true";
defparam \datamem|data_ram~1145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3113 (
// Equation(s):
// \datamem|data_ram~3113_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3112_combout  & ((\datamem|data_ram~1145_q ))) # (!\datamem|data_ram~3112_combout  & (\datamem|data_ram~1113_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3112_combout 
// ))))

	.dataa(\datamem|data_ram~1113_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3112_combout ),
	.datad(\datamem|data_ram~1145_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3113_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3113 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3114 (
// Equation(s):
// \datamem|data_ram~3114_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3111_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3113_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3111_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3113_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3114_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3114 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1465 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1465 .is_wysiwyg = "true";
defparam \datamem|data_ram~1465 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1497 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1497 .is_wysiwyg = "true";
defparam \datamem|data_ram~1497 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1433 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1433 .is_wysiwyg = "true";
defparam \datamem|data_ram~1433 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3115 (
// Equation(s):
// \datamem|data_ram~3115_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1497_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1433_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1497_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1433_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3115_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3115 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1529 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1529 .is_wysiwyg = "true";
defparam \datamem|data_ram~1529 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3116 (
// Equation(s):
// \datamem|data_ram~3116_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3115_combout  & ((\datamem|data_ram~1529_q ))) # (!\datamem|data_ram~3115_combout  & (\datamem|data_ram~1465_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3115_combout 
// ))))

	.dataa(\datamem|data_ram~1465_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3115_combout ),
	.datad(\datamem|data_ram~1529_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3116_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3116 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3117 (
// Equation(s):
// \datamem|data_ram~3117_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3114_combout  & ((\datamem|data_ram~3116_combout ))) # (!\datamem|data_ram~3114_combout  & (\datamem|data_ram~3109_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3114_combout ))))

	.dataa(\datamem|data_ram~3109_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3114_combout ),
	.datad(\datamem|data_ram~3116_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3117_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3117 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~217 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~217 .is_wysiwyg = "true";
defparam \datamem|data_ram~217 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~185 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~185 .is_wysiwyg = "true";
defparam \datamem|data_ram~185 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~153 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~153 .is_wysiwyg = "true";
defparam \datamem|data_ram~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3118 (
// Equation(s):
// \datamem|data_ram~3118_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~185_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~153_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~185_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~153_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3118_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3118 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~249 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~249 .is_wysiwyg = "true";
defparam \datamem|data_ram~249 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3119 (
// Equation(s):
// \datamem|data_ram~3119_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3118_combout  & ((\datamem|data_ram~249_q ))) # (!\datamem|data_ram~3118_combout  & (\datamem|data_ram~217_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3118_combout ))))

	.dataa(\datamem|data_ram~217_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3118_combout ),
	.datad(\datamem|data_ram~249_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3119_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3119 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~313 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~313 .is_wysiwyg = "true";
defparam \datamem|data_ram~313 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~345 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~345 .is_wysiwyg = "true";
defparam \datamem|data_ram~345 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~281 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~281 .is_wysiwyg = "true";
defparam \datamem|data_ram~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3120 (
// Equation(s):
// \datamem|data_ram~3120_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~345_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~281_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~345_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~281_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3120_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3120 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~377 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~377 .is_wysiwyg = "true";
defparam \datamem|data_ram~377 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3121 (
// Equation(s):
// \datamem|data_ram~3121_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3120_combout  & ((\datamem|data_ram~377_q ))) # (!\datamem|data_ram~3120_combout  & (\datamem|data_ram~313_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3120_combout ))))

	.dataa(\datamem|data_ram~313_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3120_combout ),
	.datad(\datamem|data_ram~377_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3121_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3121 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~57 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~57 .is_wysiwyg = "true";
defparam \datamem|data_ram~57 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~89 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~89 .is_wysiwyg = "true";
defparam \datamem|data_ram~89 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~25 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~25 .is_wysiwyg = "true";
defparam \datamem|data_ram~25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3122 (
// Equation(s):
// \datamem|data_ram~3122_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~89_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~25_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~89_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~25_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3122_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3122 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~121 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~121 .is_wysiwyg = "true";
defparam \datamem|data_ram~121 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3123 (
// Equation(s):
// \datamem|data_ram~3123_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3122_combout  & ((\datamem|data_ram~121_q ))) # (!\datamem|data_ram~3122_combout  & (\datamem|data_ram~57_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~3122_combout ))))

	.dataa(\datamem|data_ram~57_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3122_combout ),
	.datad(\datamem|data_ram~121_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3123_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3123 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3124 (
// Equation(s):
// \datamem|data_ram~3124_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3121_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3123_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3121_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3123_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3124_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3124 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~473 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~473 .is_wysiwyg = "true";
defparam \datamem|data_ram~473 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~441 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~441 .is_wysiwyg = "true";
defparam \datamem|data_ram~441 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~409 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~409 .is_wysiwyg = "true";
defparam \datamem|data_ram~409 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3125 (
// Equation(s):
// \datamem|data_ram~3125_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~441_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~409_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~441_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~409_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3125_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3125 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~505 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~505 .is_wysiwyg = "true";
defparam \datamem|data_ram~505 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3126 (
// Equation(s):
// \datamem|data_ram~3126_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3125_combout  & ((\datamem|data_ram~505_q ))) # (!\datamem|data_ram~3125_combout  & (\datamem|data_ram~473_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~3125_combout ))))

	.dataa(\datamem|data_ram~473_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3125_combout ),
	.datad(\datamem|data_ram~505_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3126_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3126 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3127 (
// Equation(s):
// \datamem|data_ram~3127_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3124_combout  & ((\datamem|data_ram~3126_combout ))) # (!\datamem|data_ram~3124_combout  & (\datamem|data_ram~3119_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3124_combout ))))

	.dataa(\datamem|data_ram~3119_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3124_combout ),
	.datad(\datamem|data_ram~3126_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3127_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3127 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3128 (
// Equation(s):
// \datamem|data_ram~3128_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~3117_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~3127_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~3117_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~3127_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3128_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3128 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1753 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1753 .is_wysiwyg = "true";
defparam \datamem|data_ram~1753 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1881 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1881 .is_wysiwyg = "true";
defparam \datamem|data_ram~1881 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1625 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1625 .is_wysiwyg = "true";
defparam \datamem|data_ram~1625 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3129 (
// Equation(s):
// \datamem|data_ram~3129_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1881_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1625_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1881_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1625_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3129_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3129 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2009 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2009 .is_wysiwyg = "true";
defparam \datamem|data_ram~2009 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3130 (
// Equation(s):
// \datamem|data_ram~3130_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3129_combout  & ((\datamem|data_ram~2009_q ))) # (!\datamem|data_ram~3129_combout  & (\datamem|data_ram~1753_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3129_combout 
// ))))

	.dataa(\datamem|data_ram~1753_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3129_combout ),
	.datad(\datamem|data_ram~2009_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3130_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3130 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1849 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1849 .is_wysiwyg = "true";
defparam \datamem|data_ram~1849 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1721 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1721 .is_wysiwyg = "true";
defparam \datamem|data_ram~1721 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1593 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1593 .is_wysiwyg = "true";
defparam \datamem|data_ram~1593 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3131 (
// Equation(s):
// \datamem|data_ram~3131_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1721_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1593_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1721_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1593_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3131_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3131 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1977 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1977 .is_wysiwyg = "true";
defparam \datamem|data_ram~1977 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3132 (
// Equation(s):
// \datamem|data_ram~3132_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3131_combout  & ((\datamem|data_ram~1977_q ))) # (!\datamem|data_ram~3131_combout  & (\datamem|data_ram~1849_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3131_combout 
// ))))

	.dataa(\datamem|data_ram~1849_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3131_combout ),
	.datad(\datamem|data_ram~1977_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3132_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3132 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1689 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1689 .is_wysiwyg = "true";
defparam \datamem|data_ram~1689 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1817 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1817 .is_wysiwyg = "true";
defparam \datamem|data_ram~1817 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1561 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1561 .is_wysiwyg = "true";
defparam \datamem|data_ram~1561 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3133 (
// Equation(s):
// \datamem|data_ram~3133_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1817_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1561_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1817_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1561_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3133_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3133 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1945 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1945 .is_wysiwyg = "true";
defparam \datamem|data_ram~1945 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3134 (
// Equation(s):
// \datamem|data_ram~3134_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3133_combout  & ((\datamem|data_ram~1945_q ))) # (!\datamem|data_ram~3133_combout  & (\datamem|data_ram~1689_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3133_combout 
// ))))

	.dataa(\datamem|data_ram~1689_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3133_combout ),
	.datad(\datamem|data_ram~1945_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3134_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3134 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3135 (
// Equation(s):
// \datamem|data_ram~3135_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3132_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3134_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3132_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3134_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3135_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3135 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1913 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1913 .is_wysiwyg = "true";
defparam \datamem|data_ram~1913 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1785 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1785 .is_wysiwyg = "true";
defparam \datamem|data_ram~1785 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1657 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1657 .is_wysiwyg = "true";
defparam \datamem|data_ram~1657 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3136 (
// Equation(s):
// \datamem|data_ram~3136_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1785_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1657_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1785_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1657_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3136_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3136 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2041 (
	.clk(\clk~input_o ),
	.d(\WriteData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2041 .is_wysiwyg = "true";
defparam \datamem|data_ram~2041 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3137 (
// Equation(s):
// \datamem|data_ram~3137_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3136_combout  & ((\datamem|data_ram~2041_q ))) # (!\datamem|data_ram~3136_combout  & (\datamem|data_ram~1913_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3136_combout 
// ))))

	.dataa(\datamem|data_ram~1913_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3136_combout ),
	.datad(\datamem|data_ram~2041_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3137_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3137 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3138 (
// Equation(s):
// \datamem|data_ram~3138_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3135_combout  & ((\datamem|data_ram~3137_combout ))) # (!\datamem|data_ram~3135_combout  & (\datamem|data_ram~3130_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3135_combout ))))

	.dataa(\datamem|data_ram~3130_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3135_combout ),
	.datad(\datamem|data_ram~3137_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3138_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3138 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3139 (
// Equation(s):
// \datamem|data_ram~3139_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3128_combout  & ((\datamem|data_ram~3138_combout ))) # (!\datamem|data_ram~3128_combout  & (\datamem|data_ram~3107_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~3128_combout ))))

	.dataa(\datamem|data_ram~3107_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3128_combout ),
	.datad(\datamem|data_ram~3138_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3139_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3139 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[25]~52 (
// Equation(s):
// \rvcpu|dp|resultmux|y[25]~52_combout  = (\datamem|data_ram~3139_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[25]~46_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3139_combout  & 
// (((\rvcpu|dp|pcadd4|sum[25]~46_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3139_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[25]~46_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[25]~52 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[25]~6 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[25]~6_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[25]~25_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[25]~25_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[25]~6 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[24]~input (
	.i(Ext_WriteData[24]),
	.ibar(gnd),
	.o(\Ext_WriteData[24]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[24]~input .bus_hold = "false";
defparam \Ext_WriteData[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~728 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~728 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~728 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~856 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~856 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~856 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~600 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~600 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~600 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1508 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1508_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~856_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~600_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~856_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~600_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1508_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1508 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~984 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~984 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~984 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1509 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1509_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1508_combout  & ((\rvcpu|dp|rf|reg_file_arr~984_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1508_combout  & (\rvcpu|dp|rf|reg_file_arr~728_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1508_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~728_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1508_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~984_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1509_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1509 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~824 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~824 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~824 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~696 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~696 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~696 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~568 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~568 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~568 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1510 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1510_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~696_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~568_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~696_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~568_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1510_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1510 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1510 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~952 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~952 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~952 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1511 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1511_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1510_combout  & ((\rvcpu|dp|rf|reg_file_arr~952_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1510_combout  & (\rvcpu|dp|rf|reg_file_arr~824_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1510_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~824_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1510_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~952_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1511_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1511 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~664 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~664 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~664 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~792 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~792 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~792 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~536 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~536 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~536 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1512 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1512_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~792_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~536_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~792_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~536_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1512_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1512 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~920 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~920 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~920 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1513 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1513_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1512_combout  & ((\rvcpu|dp|rf|reg_file_arr~920_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1512_combout  & (\rvcpu|dp|rf|reg_file_arr~664_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1512_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~664_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1512_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~920_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1513_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1513 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1514 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1514_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1511_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1513_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1511_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1513_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1514_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1514 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~888 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~888 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~888 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~760 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~760 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~760 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~632 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~632 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~632 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1515 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1515_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~760_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~632_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~760_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~632_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1515_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1515 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1016 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1016 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1016 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1516 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1516_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1515_combout  & ((\rvcpu|dp|rf|reg_file_arr~1016_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1515_combout  & (\rvcpu|dp|rf|reg_file_arr~888_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1515_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~888_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1515_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1016_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1516_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1516 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1517 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1517_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1514_combout  & ((\rvcpu|dp|rf|reg_file_arr~1516_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1514_combout  & (\rvcpu|dp|rf|reg_file_arr~1509_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1514_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1509_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1514_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1516_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1517_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1517 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1517 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~344 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~344 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~344 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~312 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~312 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~312 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~280 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~280 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1518 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1518_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~312_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~280_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~312_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~280_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1518_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1518 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1518 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~376 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~376 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~376 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1519 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1519_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1518_combout  & ((\rvcpu|dp|rf|reg_file_arr~376_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1518_combout  & (\rvcpu|dp|rf|reg_file_arr~344_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1518_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~344_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1518_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~376_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1519_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1519 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~216 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~216 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~216 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~152 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~152 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1520 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1520_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~216_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~152_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~216_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~152_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1520_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1520 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1520 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~248 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~248 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~248 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1521 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1521_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1520_combout  & ((\rvcpu|dp|rf|reg_file_arr~248_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1520_combout  & (\rvcpu|dp|rf|reg_file_arr~184_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1520_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~184_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1520_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~248_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1521_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1521 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1521 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~88 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~88 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~88 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~56 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~56 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~56 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~24 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~24 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1522 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1522_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~56_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~24_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~56_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~24_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1522_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1522 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~120 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~120 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~120 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1523 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1523_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1522_combout  & ((\rvcpu|dp|rf|reg_file_arr~120_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1522_combout  & (\rvcpu|dp|rf|reg_file_arr~88_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1522_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~88_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1522_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~120_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1523_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1523 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1524 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1524_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1521_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1523_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1521_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1523_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1524_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1524 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~440 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~440 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~440 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~472 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~472 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~472 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~408 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~408 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1525 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1525_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~472_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~408_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~472_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~408_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1525_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1525 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~504 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~504 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~504 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1526 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1526_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1525_combout  & ((\rvcpu|dp|rf|reg_file_arr~504_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1525_combout  & (\rvcpu|dp|rf|reg_file_arr~440_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1525_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~440_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1525_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~504_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1526_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1526 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1527 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1527_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1524_combout  & ((\rvcpu|dp|rf|reg_file_arr~1526_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1524_combout  & (\rvcpu|dp|rf|reg_file_arr~1519_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1524_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1519_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1524_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1526_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1527_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1527 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[24]~24 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[24]~24_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1517_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1527_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1517_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1527_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[24]~24 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~24 (
// Equation(s):
// \WriteData~24_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[24]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[24]~24_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[24]~24_combout ))))

	.dataa(\Ext_WriteData[24]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[24]~24_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~24_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~24 .lut_mask = 16'hACCC;
defparam \WriteData~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~824 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~824 .is_wysiwyg = "true";
defparam \datamem|data_ram~824 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1336 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1336 .is_wysiwyg = "true";
defparam \datamem|data_ram~1336 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~312 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~312 .is_wysiwyg = "true";
defparam \datamem|data_ram~312 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3056 (
// Equation(s):
// \datamem|data_ram~3056_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1336_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~312_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1336_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~312_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3056_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3056 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3056 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1848 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1848 .is_wysiwyg = "true";
defparam \datamem|data_ram~1848 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3057 (
// Equation(s):
// \datamem|data_ram~3057_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3056_combout  & ((\datamem|data_ram~1848_q ))) # (!\datamem|data_ram~3056_combout  & (\datamem|data_ram~824_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3056_combout 
// ))))

	.dataa(\datamem|data_ram~824_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3056_combout ),
	.datad(\datamem|data_ram~1848_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3057_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3057 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3057 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1368 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1368 .is_wysiwyg = "true";
defparam \datamem|data_ram~1368 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~856 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~856 .is_wysiwyg = "true";
defparam \datamem|data_ram~856 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~344 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~344 .is_wysiwyg = "true";
defparam \datamem|data_ram~344 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3058 (
// Equation(s):
// \datamem|data_ram~3058_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~856_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~344_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~856_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~344_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3058_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3058 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3058 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1880 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1880 .is_wysiwyg = "true";
defparam \datamem|data_ram~1880 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3059 (
// Equation(s):
// \datamem|data_ram~3059_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3058_combout  & ((\datamem|data_ram~1880_q ))) # (!\datamem|data_ram~3058_combout  & (\datamem|data_ram~1368_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3058_combout 
// ))))

	.dataa(\datamem|data_ram~1368_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3058_combout ),
	.datad(\datamem|data_ram~1880_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3059_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3059 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3059 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1304 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1304 .is_wysiwyg = "true";
defparam \datamem|data_ram~1304 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~792 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~792 .is_wysiwyg = "true";
defparam \datamem|data_ram~792 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~280 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~280 .is_wysiwyg = "true";
defparam \datamem|data_ram~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3060 (
// Equation(s):
// \datamem|data_ram~3060_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~792_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~280_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~792_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~280_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3060_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3060 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3060 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1816 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1816 .is_wysiwyg = "true";
defparam \datamem|data_ram~1816 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3061 (
// Equation(s):
// \datamem|data_ram~3061_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3060_combout  & ((\datamem|data_ram~1816_q ))) # (!\datamem|data_ram~3060_combout  & (\datamem|data_ram~1304_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3060_combout 
// ))))

	.dataa(\datamem|data_ram~1304_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3060_combout ),
	.datad(\datamem|data_ram~1816_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3061_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3061 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3061 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3062 (
// Equation(s):
// \datamem|data_ram~3062_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3059_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3061_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3059_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3061_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3062_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3062 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3062 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~888 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~888 .is_wysiwyg = "true";
defparam \datamem|data_ram~888 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1400 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1400 .is_wysiwyg = "true";
defparam \datamem|data_ram~1400 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~376 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~376 .is_wysiwyg = "true";
defparam \datamem|data_ram~376 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3063 (
// Equation(s):
// \datamem|data_ram~3063_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1400_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~376_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1400_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~376_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3063_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3063 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3063 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1912 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1912 .is_wysiwyg = "true";
defparam \datamem|data_ram~1912 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3064 (
// Equation(s):
// \datamem|data_ram~3064_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3063_combout  & ((\datamem|data_ram~1912_q ))) # (!\datamem|data_ram~3063_combout  & (\datamem|data_ram~888_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3063_combout 
// ))))

	.dataa(\datamem|data_ram~888_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3063_combout ),
	.datad(\datamem|data_ram~1912_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3064_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3064 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3064 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3065 (
// Equation(s):
// \datamem|data_ram~3065_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3062_combout  & ((\datamem|data_ram~3064_combout ))) # (!\datamem|data_ram~3062_combout  & (\datamem|data_ram~3057_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3062_combout ))))

	.dataa(\datamem|data_ram~3057_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3062_combout ),
	.datad(\datamem|data_ram~3064_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3065_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3065 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3065 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1240 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1240 .is_wysiwyg = "true";
defparam \datamem|data_ram~1240 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~728 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~728 .is_wysiwyg = "true";
defparam \datamem|data_ram~728 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~216 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~216 .is_wysiwyg = "true";
defparam \datamem|data_ram~216 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3066 (
// Equation(s):
// \datamem|data_ram~3066_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~728_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~216_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~728_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~216_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3066_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3066 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3066 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1752 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1752 .is_wysiwyg = "true";
defparam \datamem|data_ram~1752 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3067 (
// Equation(s):
// \datamem|data_ram~3067_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3066_combout  & ((\datamem|data_ram~1752_q ))) # (!\datamem|data_ram~3066_combout  & (\datamem|data_ram~1240_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3066_combout 
// ))))

	.dataa(\datamem|data_ram~1240_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3066_combout ),
	.datad(\datamem|data_ram~1752_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3067_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3067 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3067 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~696 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~696 .is_wysiwyg = "true";
defparam \datamem|data_ram~696 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1208 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1208 .is_wysiwyg = "true";
defparam \datamem|data_ram~1208 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~184 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~184 .is_wysiwyg = "true";
defparam \datamem|data_ram~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3068 (
// Equation(s):
// \datamem|data_ram~3068_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1208_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~184_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1208_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~184_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3068_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3068 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3068 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1720 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1720 .is_wysiwyg = "true";
defparam \datamem|data_ram~1720 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3069 (
// Equation(s):
// \datamem|data_ram~3069_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3068_combout  & ((\datamem|data_ram~1720_q ))) # (!\datamem|data_ram~3068_combout  & (\datamem|data_ram~696_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3068_combout 
// ))))

	.dataa(\datamem|data_ram~696_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3068_combout ),
	.datad(\datamem|data_ram~1720_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3069_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3069 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3069 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1176 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1176 .is_wysiwyg = "true";
defparam \datamem|data_ram~1176 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~664 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~664 .is_wysiwyg = "true";
defparam \datamem|data_ram~664 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~152 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~152 .is_wysiwyg = "true";
defparam \datamem|data_ram~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3070 (
// Equation(s):
// \datamem|data_ram~3070_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~664_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~152_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~664_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~152_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3070_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3070 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3070 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1688 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1688 .is_wysiwyg = "true";
defparam \datamem|data_ram~1688 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3071 (
// Equation(s):
// \datamem|data_ram~3071_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3070_combout  & ((\datamem|data_ram~1688_q ))) # (!\datamem|data_ram~3070_combout  & (\datamem|data_ram~1176_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3070_combout 
// ))))

	.dataa(\datamem|data_ram~1176_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3070_combout ),
	.datad(\datamem|data_ram~1688_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3071_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3071 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3071 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3072 (
// Equation(s):
// \datamem|data_ram~3072_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3069_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3071_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3069_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3071_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3072_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3072 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3072 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~760 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~760 .is_wysiwyg = "true";
defparam \datamem|data_ram~760 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1272 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1272 .is_wysiwyg = "true";
defparam \datamem|data_ram~1272 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~248 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~248 .is_wysiwyg = "true";
defparam \datamem|data_ram~248 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3073 (
// Equation(s):
// \datamem|data_ram~3073_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1272_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~248_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1272_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~248_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3073_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3073 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3073 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1784 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1784 .is_wysiwyg = "true";
defparam \datamem|data_ram~1784 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3074 (
// Equation(s):
// \datamem|data_ram~3074_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3073_combout  & ((\datamem|data_ram~1784_q ))) # (!\datamem|data_ram~3073_combout  & (\datamem|data_ram~760_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3073_combout 
// ))))

	.dataa(\datamem|data_ram~760_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3073_combout ),
	.datad(\datamem|data_ram~1784_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3074_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3074 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3074 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3075 (
// Equation(s):
// \datamem|data_ram~3075_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3072_combout  & ((\datamem|data_ram~3074_combout ))) # (!\datamem|data_ram~3072_combout  & (\datamem|data_ram~3067_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3072_combout ))))

	.dataa(\datamem|data_ram~3067_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3072_combout ),
	.datad(\datamem|data_ram~3074_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3075_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3075 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3075 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~568 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~568 .is_wysiwyg = "true";
defparam \datamem|data_ram~568 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1080 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1080 .is_wysiwyg = "true";
defparam \datamem|data_ram~1080 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~56 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~56 .is_wysiwyg = "true";
defparam \datamem|data_ram~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3076 (
// Equation(s):
// \datamem|data_ram~3076_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1080_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~56_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1080_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~56_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3076_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3076 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3076 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1592 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1592 .is_wysiwyg = "true";
defparam \datamem|data_ram~1592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3077 (
// Equation(s):
// \datamem|data_ram~3077_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3076_combout  & ((\datamem|data_ram~1592_q ))) # (!\datamem|data_ram~3076_combout  & (\datamem|data_ram~568_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3076_combout 
// ))))

	.dataa(\datamem|data_ram~568_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3076_combout ),
	.datad(\datamem|data_ram~1592_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3077_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3077 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3077 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1112 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1112 .is_wysiwyg = "true";
defparam \datamem|data_ram~1112 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~600 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~600 .is_wysiwyg = "true";
defparam \datamem|data_ram~600 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~88 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~88 .is_wysiwyg = "true";
defparam \datamem|data_ram~88 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3078 (
// Equation(s):
// \datamem|data_ram~3078_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~600_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~88_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~600_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~88_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3078_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3078 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3078 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1624 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1624 .is_wysiwyg = "true";
defparam \datamem|data_ram~1624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3079 (
// Equation(s):
// \datamem|data_ram~3079_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3078_combout  & ((\datamem|data_ram~1624_q ))) # (!\datamem|data_ram~3078_combout  & (\datamem|data_ram~1112_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3078_combout 
// ))))

	.dataa(\datamem|data_ram~1112_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3078_combout ),
	.datad(\datamem|data_ram~1624_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3079_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3079 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3079 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1048 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1048 .is_wysiwyg = "true";
defparam \datamem|data_ram~1048 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~536 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~536 .is_wysiwyg = "true";
defparam \datamem|data_ram~536 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~24 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~24 .is_wysiwyg = "true";
defparam \datamem|data_ram~24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3080 (
// Equation(s):
// \datamem|data_ram~3080_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~536_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~24_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~536_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~24_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3080_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3080 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3080 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1560 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1560 .is_wysiwyg = "true";
defparam \datamem|data_ram~1560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3081 (
// Equation(s):
// \datamem|data_ram~3081_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3080_combout  & ((\datamem|data_ram~1560_q ))) # (!\datamem|data_ram~3080_combout  & (\datamem|data_ram~1048_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3080_combout 
// ))))

	.dataa(\datamem|data_ram~1048_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3080_combout ),
	.datad(\datamem|data_ram~1560_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3081_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3081 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3081 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3082 (
// Equation(s):
// \datamem|data_ram~3082_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~3079_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~3081_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~3079_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~3081_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3082_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3082 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~632 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~632 .is_wysiwyg = "true";
defparam \datamem|data_ram~632 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1144 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1144 .is_wysiwyg = "true";
defparam \datamem|data_ram~1144 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~120 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~120 .is_wysiwyg = "true";
defparam \datamem|data_ram~120 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3083 (
// Equation(s):
// \datamem|data_ram~3083_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1144_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~120_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1144_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~120_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3083_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3083 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3083 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1656 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1656 .is_wysiwyg = "true";
defparam \datamem|data_ram~1656 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3084 (
// Equation(s):
// \datamem|data_ram~3084_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3083_combout  & ((\datamem|data_ram~1656_q ))) # (!\datamem|data_ram~3083_combout  & (\datamem|data_ram~632_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3083_combout 
// ))))

	.dataa(\datamem|data_ram~632_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3083_combout ),
	.datad(\datamem|data_ram~1656_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3084_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3084 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3084 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3085 (
// Equation(s):
// \datamem|data_ram~3085_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~3082_combout  & ((\datamem|data_ram~3084_combout ))) # (!\datamem|data_ram~3082_combout  & (\datamem|data_ram~3077_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~3082_combout ))))

	.dataa(\datamem|data_ram~3077_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~3082_combout ),
	.datad(\datamem|data_ram~3084_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3085_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3085 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3085 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3086 (
// Equation(s):
// \datamem|data_ram~3086_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3075_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3085_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3075_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3085_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3086_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3086 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3086 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1496 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1496 .is_wysiwyg = "true";
defparam \datamem|data_ram~1496 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~984 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~984 .is_wysiwyg = "true";
defparam \datamem|data_ram~984 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~472 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~472 .is_wysiwyg = "true";
defparam \datamem|data_ram~472 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3087 (
// Equation(s):
// \datamem|data_ram~3087_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~984_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~472_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~984_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~472_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3087_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3087 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3087 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2008 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2008 .is_wysiwyg = "true";
defparam \datamem|data_ram~2008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3088 (
// Equation(s):
// \datamem|data_ram~3088_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3087_combout  & ((\datamem|data_ram~2008_q ))) # (!\datamem|data_ram~3087_combout  & (\datamem|data_ram~1496_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3087_combout 
// ))))

	.dataa(\datamem|data_ram~1496_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3087_combout ),
	.datad(\datamem|data_ram~2008_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3088_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3088 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3088 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~952 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~952 .is_wysiwyg = "true";
defparam \datamem|data_ram~952 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1464 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1464 .is_wysiwyg = "true";
defparam \datamem|data_ram~1464 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~440 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~440 .is_wysiwyg = "true";
defparam \datamem|data_ram~440 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3089 (
// Equation(s):
// \datamem|data_ram~3089_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1464_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~440_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1464_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~440_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3089_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3089 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3089 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1976 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1976 .is_wysiwyg = "true";
defparam \datamem|data_ram~1976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3090 (
// Equation(s):
// \datamem|data_ram~3090_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3089_combout  & ((\datamem|data_ram~1976_q ))) # (!\datamem|data_ram~3089_combout  & (\datamem|data_ram~952_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3089_combout 
// ))))

	.dataa(\datamem|data_ram~952_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3089_combout ),
	.datad(\datamem|data_ram~1976_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3090_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3090 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3090 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1432 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1432 .is_wysiwyg = "true";
defparam \datamem|data_ram~1432 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~920 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~920 .is_wysiwyg = "true";
defparam \datamem|data_ram~920 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~408 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~408 .is_wysiwyg = "true";
defparam \datamem|data_ram~408 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3091 (
// Equation(s):
// \datamem|data_ram~3091_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~920_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~408_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~920_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~408_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3091_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3091 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3091 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1944 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1944 .is_wysiwyg = "true";
defparam \datamem|data_ram~1944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3092 (
// Equation(s):
// \datamem|data_ram~3092_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3091_combout  & ((\datamem|data_ram~1944_q ))) # (!\datamem|data_ram~3091_combout  & (\datamem|data_ram~1432_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3091_combout 
// ))))

	.dataa(\datamem|data_ram~1432_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3091_combout ),
	.datad(\datamem|data_ram~1944_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3092_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3092 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3092 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3093 (
// Equation(s):
// \datamem|data_ram~3093_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3090_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3092_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3090_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3092_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3093_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3093 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3093 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1016 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1016 .is_wysiwyg = "true";
defparam \datamem|data_ram~1016 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1528 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1528 .is_wysiwyg = "true";
defparam \datamem|data_ram~1528 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~504 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~504 .is_wysiwyg = "true";
defparam \datamem|data_ram~504 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3094 (
// Equation(s):
// \datamem|data_ram~3094_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1528_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~504_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1528_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~504_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3094_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3094 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3094 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2040 (
	.clk(\clk~input_o ),
	.d(\WriteData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2040 .is_wysiwyg = "true";
defparam \datamem|data_ram~2040 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3095 (
// Equation(s):
// \datamem|data_ram~3095_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3094_combout  & ((\datamem|data_ram~2040_q ))) # (!\datamem|data_ram~3094_combout  & (\datamem|data_ram~1016_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3094_combout 
// ))))

	.dataa(\datamem|data_ram~1016_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3094_combout ),
	.datad(\datamem|data_ram~2040_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3095_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3095 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3095 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3096 (
// Equation(s):
// \datamem|data_ram~3096_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3093_combout  & ((\datamem|data_ram~3095_combout ))) # (!\datamem|data_ram~3093_combout  & (\datamem|data_ram~3088_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3093_combout ))))

	.dataa(\datamem|data_ram~3088_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3093_combout ),
	.datad(\datamem|data_ram~3095_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3096_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3096 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3096 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3097 (
// Equation(s):
// \datamem|data_ram~3097_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3086_combout  & ((\datamem|data_ram~3096_combout ))) # (!\datamem|data_ram~3086_combout  & (\datamem|data_ram~3065_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3086_combout ))))

	.dataa(\datamem|data_ram~3065_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3086_combout ),
	.datad(\datamem|data_ram~3096_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3097_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3097 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[24]~50 (
// Equation(s):
// \rvcpu|dp|resultmux|y[24]~50_combout  = (\datamem|data_ram~3097_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[24]~44_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3097_combout  & 
// (((\rvcpu|dp|pcadd4|sum[24]~44_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3097_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[24]~44_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[24]~50 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[24]~7 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[24]~7_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[24]~24_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[24]~24_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[24]~7 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[23]~input (
	.i(Ext_WriteData[23]),
	.ibar(gnd),
	.o(\Ext_WriteData[23]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[23]~input .bus_hold = "false";
defparam \Ext_WriteData[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~695 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~695 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~695 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~823 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~823 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~823 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~567 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~567 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~567 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1488 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1488_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~823_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~567_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~823_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~567_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1488_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1488 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~951 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~951 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~951 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1489 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1489_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1488_combout  & ((\rvcpu|dp|rf|reg_file_arr~951_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1488_combout  & (\rvcpu|dp|rf|reg_file_arr~695_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1488_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~695_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1488_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~951_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1489_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1489 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~855 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~855 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~855 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~727 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~727 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~727 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~599 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~599 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~599 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1490 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1490_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~727_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~599_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~727_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~599_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1490_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1490 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1490 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~983 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~983 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~983 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1491 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1491_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1490_combout  & ((\rvcpu|dp|rf|reg_file_arr~983_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1490_combout  & (\rvcpu|dp|rf|reg_file_arr~855_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1490_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~855_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1490_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~983_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1491_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1491 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~791 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~791 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~791 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~663 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~663 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~663 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~535 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~535 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~535 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1492 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1492_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~663_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~535_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~663_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~535_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1492_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1492 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~919 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~919 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~919 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1493 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1493_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1492_combout  & ((\rvcpu|dp|rf|reg_file_arr~919_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1492_combout  & (\rvcpu|dp|rf|reg_file_arr~791_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1492_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~791_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1492_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~919_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1493_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1493 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1494 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1494_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1491_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1493_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1491_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1493_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1494_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1494 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~759 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~759 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~759 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~887 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~887 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~887 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~631 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~631 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~631 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1495 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1495_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~887_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~631_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~887_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~631_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1495_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1495 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1015 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1015 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1015 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1496 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1496_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1495_combout  & ((\rvcpu|dp|rf|reg_file_arr~1015_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1495_combout  & (\rvcpu|dp|rf|reg_file_arr~759_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1495_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~759_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1495_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1015_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1496_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1496 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1497 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1497_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1494_combout  & ((\rvcpu|dp|rf|reg_file_arr~1496_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1494_combout  & (\rvcpu|dp|rf|reg_file_arr~1489_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1494_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1489_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1494_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1496_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1497_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1497 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1497 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~215 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~215 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~215 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~151 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~151 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1498 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1498_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~183_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~151_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~183_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~151_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1498_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1498 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~247 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~247 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~247 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1499 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1499_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1498_combout  & ((\rvcpu|dp|rf|reg_file_arr~247_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1498_combout  & (\rvcpu|dp|rf|reg_file_arr~215_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1498_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~215_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1498_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~247_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1499_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1499 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~311 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~311 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~311 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~343 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~343 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~343 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~279 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~279 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1500 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1500_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~343_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~279_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~343_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~279_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1500_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1500 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1500 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~375 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~375 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~375 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1501 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1501_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1500_combout  & ((\rvcpu|dp|rf|reg_file_arr~375_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1500_combout  & (\rvcpu|dp|rf|reg_file_arr~311_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1500_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~311_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1500_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~375_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1501_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1501 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1501 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~55 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~55 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~55 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~87 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~87 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~87 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~23 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~23 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1502 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1502_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~87_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~23_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~87_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~23_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1502_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1502 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~119 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~119 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~119 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1503 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1503_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1502_combout  & ((\rvcpu|dp|rf|reg_file_arr~119_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1502_combout  & (\rvcpu|dp|rf|reg_file_arr~55_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1502_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~55_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1502_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~119_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1503_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1503 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1503 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1504 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1504_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1501_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1503_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1501_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1503_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1504_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1504 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~471 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~471 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~471 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~439 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~439 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~439 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~407 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~407 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1505 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1505_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~439_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~407_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~439_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~407_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1505_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1505 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~503 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~503 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~503 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1506 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1506_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1505_combout  & ((\rvcpu|dp|rf|reg_file_arr~503_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1505_combout  & (\rvcpu|dp|rf|reg_file_arr~471_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1505_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~471_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1505_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~503_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1506_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1506 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1506 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1507 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1507_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1504_combout  & ((\rvcpu|dp|rf|reg_file_arr~1506_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1504_combout  & (\rvcpu|dp|rf|reg_file_arr~1499_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1504_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1499_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1504_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1506_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1507_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1507 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[23]~23 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[23]~23_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1497_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1507_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1497_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1507_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[23]~23 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~23 (
// Equation(s):
// \WriteData~23_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[23]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[23]~23_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[23]~23_combout ))))

	.dataa(\Ext_WriteData[23]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[23]~23_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~23_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~23 .lut_mask = 16'hACCC;
defparam \WriteData~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~727 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~727 .is_wysiwyg = "true";
defparam \datamem|data_ram~727 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1239 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1239 .is_wysiwyg = "true";
defparam \datamem|data_ram~1239 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~215 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~215 .is_wysiwyg = "true";
defparam \datamem|data_ram~215 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3014 (
// Equation(s):
// \datamem|data_ram~3014_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1239_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~215_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1239_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~215_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3014_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3014 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3014 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1751 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1751 .is_wysiwyg = "true";
defparam \datamem|data_ram~1751 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3015 (
// Equation(s):
// \datamem|data_ram~3015_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3014_combout  & ((\datamem|data_ram~1751_q ))) # (!\datamem|data_ram~3014_combout  & (\datamem|data_ram~727_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3014_combout 
// ))))

	.dataa(\datamem|data_ram~727_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3014_combout ),
	.datad(\datamem|data_ram~1751_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3015_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3015 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3015 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1367 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1367 .is_wysiwyg = "true";
defparam \datamem|data_ram~1367 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~855 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~855 .is_wysiwyg = "true";
defparam \datamem|data_ram~855 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~343 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~343 .is_wysiwyg = "true";
defparam \datamem|data_ram~343 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3016 (
// Equation(s):
// \datamem|data_ram~3016_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~855_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~343_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~855_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~343_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3016_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3016 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3016 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1879 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1879 .is_wysiwyg = "true";
defparam \datamem|data_ram~1879 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3017 (
// Equation(s):
// \datamem|data_ram~3017_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3016_combout  & ((\datamem|data_ram~1879_q ))) # (!\datamem|data_ram~3016_combout  & (\datamem|data_ram~1367_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3016_combout 
// ))))

	.dataa(\datamem|data_ram~1367_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3016_combout ),
	.datad(\datamem|data_ram~1879_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3017_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3017 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3017 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1111 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1111 .is_wysiwyg = "true";
defparam \datamem|data_ram~1111 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~599 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~599 .is_wysiwyg = "true";
defparam \datamem|data_ram~599 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~87 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~87 .is_wysiwyg = "true";
defparam \datamem|data_ram~87 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3018 (
// Equation(s):
// \datamem|data_ram~3018_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~599_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~87_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~599_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~87_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3018_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3018 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3018 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1623 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1623 .is_wysiwyg = "true";
defparam \datamem|data_ram~1623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3019 (
// Equation(s):
// \datamem|data_ram~3019_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3018_combout  & ((\datamem|data_ram~1623_q ))) # (!\datamem|data_ram~3018_combout  & (\datamem|data_ram~1111_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3018_combout 
// ))))

	.dataa(\datamem|data_ram~1111_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3018_combout ),
	.datad(\datamem|data_ram~1623_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3019_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3019 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3019 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3020 (
// Equation(s):
// \datamem|data_ram~3020_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3017_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3019_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3017_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3019_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3020_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3020 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3020 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~983 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~983 .is_wysiwyg = "true";
defparam \datamem|data_ram~983 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1495 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1495 .is_wysiwyg = "true";
defparam \datamem|data_ram~1495 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~471 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~471 .is_wysiwyg = "true";
defparam \datamem|data_ram~471 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3021 (
// Equation(s):
// \datamem|data_ram~3021_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1495_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~471_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1495_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~471_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3021_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3021 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3021 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2007 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2007 .is_wysiwyg = "true";
defparam \datamem|data_ram~2007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3022 (
// Equation(s):
// \datamem|data_ram~3022_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3021_combout  & ((\datamem|data_ram~2007_q ))) # (!\datamem|data_ram~3021_combout  & (\datamem|data_ram~983_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3021_combout 
// ))))

	.dataa(\datamem|data_ram~983_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3021_combout ),
	.datad(\datamem|data_ram~2007_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3022_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3022 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3022 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3023 (
// Equation(s):
// \datamem|data_ram~3023_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3020_combout  & ((\datamem|data_ram~3022_combout ))) # (!\datamem|data_ram~3020_combout  & (\datamem|data_ram~3015_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3020_combout ))))

	.dataa(\datamem|data_ram~3015_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3020_combout ),
	.datad(\datamem|data_ram~3022_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3023_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3023 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3023 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1335 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1335 .is_wysiwyg = "true";
defparam \datamem|data_ram~1335 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~823 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~823 .is_wysiwyg = "true";
defparam \datamem|data_ram~823 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~311 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~311 .is_wysiwyg = "true";
defparam \datamem|data_ram~311 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3024 (
// Equation(s):
// \datamem|data_ram~3024_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~823_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~311_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~823_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~311_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3024_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3024 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3024 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1847 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1847 .is_wysiwyg = "true";
defparam \datamem|data_ram~1847 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3025 (
// Equation(s):
// \datamem|data_ram~3025_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3024_combout  & ((\datamem|data_ram~1847_q ))) # (!\datamem|data_ram~3024_combout  & (\datamem|data_ram~1335_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3024_combout 
// ))))

	.dataa(\datamem|data_ram~1335_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3024_combout ),
	.datad(\datamem|data_ram~1847_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3025_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3025 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3025 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~695 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~695 .is_wysiwyg = "true";
defparam \datamem|data_ram~695 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1207 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1207 .is_wysiwyg = "true";
defparam \datamem|data_ram~1207 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~183 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~183 .is_wysiwyg = "true";
defparam \datamem|data_ram~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3026 (
// Equation(s):
// \datamem|data_ram~3026_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1207_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~183_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1207_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~183_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3026_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3026 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3026 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1719 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1719 .is_wysiwyg = "true";
defparam \datamem|data_ram~1719 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3027 (
// Equation(s):
// \datamem|data_ram~3027_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3026_combout  & ((\datamem|data_ram~1719_q ))) # (!\datamem|data_ram~3026_combout  & (\datamem|data_ram~695_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3026_combout 
// ))))

	.dataa(\datamem|data_ram~695_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3026_combout ),
	.datad(\datamem|data_ram~1719_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3027_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3027 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3027 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1079 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1079 .is_wysiwyg = "true";
defparam \datamem|data_ram~1079 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~567 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~567 .is_wysiwyg = "true";
defparam \datamem|data_ram~567 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~55 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~55 .is_wysiwyg = "true";
defparam \datamem|data_ram~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3028 (
// Equation(s):
// \datamem|data_ram~3028_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~567_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~55_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~567_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~55_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3028_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3028 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3028 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1591 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1591 .is_wysiwyg = "true";
defparam \datamem|data_ram~1591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3029 (
// Equation(s):
// \datamem|data_ram~3029_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3028_combout  & ((\datamem|data_ram~1591_q ))) # (!\datamem|data_ram~3028_combout  & (\datamem|data_ram~1079_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3028_combout 
// ))))

	.dataa(\datamem|data_ram~1079_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3028_combout ),
	.datad(\datamem|data_ram~1591_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3029_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3029 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3029 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3030 (
// Equation(s):
// \datamem|data_ram~3030_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3027_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3029_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3027_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3029_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3030_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3030 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3030 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~951 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~951 .is_wysiwyg = "true";
defparam \datamem|data_ram~951 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1463 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1463 .is_wysiwyg = "true";
defparam \datamem|data_ram~1463 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~439 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~439 .is_wysiwyg = "true";
defparam \datamem|data_ram~439 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3031 (
// Equation(s):
// \datamem|data_ram~3031_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1463_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~439_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1463_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~439_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3031_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3031 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3031 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1975 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1975 .is_wysiwyg = "true";
defparam \datamem|data_ram~1975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3032 (
// Equation(s):
// \datamem|data_ram~3032_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3031_combout  & ((\datamem|data_ram~1975_q ))) # (!\datamem|data_ram~3031_combout  & (\datamem|data_ram~951_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3031_combout 
// ))))

	.dataa(\datamem|data_ram~951_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3031_combout ),
	.datad(\datamem|data_ram~1975_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3032_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3032 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3032 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3033 (
// Equation(s):
// \datamem|data_ram~3033_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3030_combout  & ((\datamem|data_ram~3032_combout ))) # (!\datamem|data_ram~3030_combout  & (\datamem|data_ram~3025_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3030_combout ))))

	.dataa(\datamem|data_ram~3025_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3030_combout ),
	.datad(\datamem|data_ram~3032_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3033_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3033 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3033 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~663 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~663 .is_wysiwyg = "true";
defparam \datamem|data_ram~663 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1175 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1175 .is_wysiwyg = "true";
defparam \datamem|data_ram~1175 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~151 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~151 .is_wysiwyg = "true";
defparam \datamem|data_ram~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3034 (
// Equation(s):
// \datamem|data_ram~3034_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1175_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~151_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1175_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~151_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3034_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3034 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3034 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1687 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1687 .is_wysiwyg = "true";
defparam \datamem|data_ram~1687 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3035 (
// Equation(s):
// \datamem|data_ram~3035_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3034_combout  & ((\datamem|data_ram~1687_q ))) # (!\datamem|data_ram~3034_combout  & (\datamem|data_ram~663_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3034_combout 
// ))))

	.dataa(\datamem|data_ram~663_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3034_combout ),
	.datad(\datamem|data_ram~1687_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3035_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3035 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3035 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1303 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1303 .is_wysiwyg = "true";
defparam \datamem|data_ram~1303 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~791 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~791 .is_wysiwyg = "true";
defparam \datamem|data_ram~791 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~279 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~279 .is_wysiwyg = "true";
defparam \datamem|data_ram~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3036 (
// Equation(s):
// \datamem|data_ram~3036_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~791_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~279_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~791_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~279_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3036_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3036 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3036 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1815 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1815 .is_wysiwyg = "true";
defparam \datamem|data_ram~1815 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3037 (
// Equation(s):
// \datamem|data_ram~3037_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3036_combout  & ((\datamem|data_ram~1815_q ))) # (!\datamem|data_ram~3036_combout  & (\datamem|data_ram~1303_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3036_combout 
// ))))

	.dataa(\datamem|data_ram~1303_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3036_combout ),
	.datad(\datamem|data_ram~1815_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3037_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3037 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3037 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1047 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1047 .is_wysiwyg = "true";
defparam \datamem|data_ram~1047 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~535 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~535 .is_wysiwyg = "true";
defparam \datamem|data_ram~535 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~23 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~23 .is_wysiwyg = "true";
defparam \datamem|data_ram~23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3038 (
// Equation(s):
// \datamem|data_ram~3038_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~535_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~23_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~535_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~23_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3038_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3038 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3038 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1559 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1559 .is_wysiwyg = "true";
defparam \datamem|data_ram~1559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3039 (
// Equation(s):
// \datamem|data_ram~3039_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3038_combout  & ((\datamem|data_ram~1559_q ))) # (!\datamem|data_ram~3038_combout  & (\datamem|data_ram~1047_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3038_combout 
// ))))

	.dataa(\datamem|data_ram~1047_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3038_combout ),
	.datad(\datamem|data_ram~1559_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3039_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3039 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3039 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3040 (
// Equation(s):
// \datamem|data_ram~3040_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~3037_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~3039_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~3037_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~3039_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3040_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3040 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3040 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~919 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~919 .is_wysiwyg = "true";
defparam \datamem|data_ram~919 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1431 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1431 .is_wysiwyg = "true";
defparam \datamem|data_ram~1431 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~407 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~407 .is_wysiwyg = "true";
defparam \datamem|data_ram~407 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3041 (
// Equation(s):
// \datamem|data_ram~3041_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1431_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~407_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1431_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~407_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3041_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3041 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3041 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1943 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1943 .is_wysiwyg = "true";
defparam \datamem|data_ram~1943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3042 (
// Equation(s):
// \datamem|data_ram~3042_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3041_combout  & ((\datamem|data_ram~1943_q ))) # (!\datamem|data_ram~3041_combout  & (\datamem|data_ram~919_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3041_combout 
// ))))

	.dataa(\datamem|data_ram~919_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3041_combout ),
	.datad(\datamem|data_ram~1943_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3042_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3042 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3042 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3043 (
// Equation(s):
// \datamem|data_ram~3043_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3040_combout  & ((\datamem|data_ram~3042_combout ))) # (!\datamem|data_ram~3040_combout  & (\datamem|data_ram~3035_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~3040_combout ))))

	.dataa(\datamem|data_ram~3035_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3040_combout ),
	.datad(\datamem|data_ram~3042_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3043_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3043 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3043 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3044 (
// Equation(s):
// \datamem|data_ram~3044_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3033_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3043_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3033_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3043_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3044_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3044 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3044 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1399 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1399 .is_wysiwyg = "true";
defparam \datamem|data_ram~1399 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~887 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~887 .is_wysiwyg = "true";
defparam \datamem|data_ram~887 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~375 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~375 .is_wysiwyg = "true";
defparam \datamem|data_ram~375 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3045 (
// Equation(s):
// \datamem|data_ram~3045_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~887_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~375_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~887_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~375_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3045_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3045 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3045 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1911 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1911 .is_wysiwyg = "true";
defparam \datamem|data_ram~1911 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3046 (
// Equation(s):
// \datamem|data_ram~3046_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3045_combout  & ((\datamem|data_ram~1911_q ))) # (!\datamem|data_ram~3045_combout  & (\datamem|data_ram~1399_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3045_combout 
// ))))

	.dataa(\datamem|data_ram~1399_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3045_combout ),
	.datad(\datamem|data_ram~1911_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3046_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3046 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3046 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~759 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~759 .is_wysiwyg = "true";
defparam \datamem|data_ram~759 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1271 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1271 .is_wysiwyg = "true";
defparam \datamem|data_ram~1271 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~247 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~247 .is_wysiwyg = "true";
defparam \datamem|data_ram~247 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3047 (
// Equation(s):
// \datamem|data_ram~3047_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1271_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~247_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1271_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~247_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3047_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3047 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3047 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1783 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1783 .is_wysiwyg = "true";
defparam \datamem|data_ram~1783 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3048 (
// Equation(s):
// \datamem|data_ram~3048_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3047_combout  & ((\datamem|data_ram~1783_q ))) # (!\datamem|data_ram~3047_combout  & (\datamem|data_ram~759_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3047_combout 
// ))))

	.dataa(\datamem|data_ram~759_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3047_combout ),
	.datad(\datamem|data_ram~1783_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3048_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3048 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3048 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1143 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1143 .is_wysiwyg = "true";
defparam \datamem|data_ram~1143 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~631 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~631 .is_wysiwyg = "true";
defparam \datamem|data_ram~631 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~119 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~119 .is_wysiwyg = "true";
defparam \datamem|data_ram~119 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3049 (
// Equation(s):
// \datamem|data_ram~3049_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~631_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~119_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~631_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~119_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3049_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3049 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3049 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1655 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1655 .is_wysiwyg = "true";
defparam \datamem|data_ram~1655 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3050 (
// Equation(s):
// \datamem|data_ram~3050_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3049_combout  & ((\datamem|data_ram~1655_q ))) # (!\datamem|data_ram~3049_combout  & (\datamem|data_ram~1143_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~3049_combout 
// ))))

	.dataa(\datamem|data_ram~1143_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3049_combout ),
	.datad(\datamem|data_ram~1655_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3050_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3050 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3050 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3051 (
// Equation(s):
// \datamem|data_ram~3051_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~3048_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~3050_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~3048_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~3050_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3051_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3051 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3051 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1015 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1015 .is_wysiwyg = "true";
defparam \datamem|data_ram~1015 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1527 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1527 .is_wysiwyg = "true";
defparam \datamem|data_ram~1527 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~503 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~503 .is_wysiwyg = "true";
defparam \datamem|data_ram~503 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3052 (
// Equation(s):
// \datamem|data_ram~3052_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1527_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~503_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1527_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~503_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3052_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3052 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3052 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2039 (
	.clk(\clk~input_o ),
	.d(\WriteData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2039 .is_wysiwyg = "true";
defparam \datamem|data_ram~2039 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3053 (
// Equation(s):
// \datamem|data_ram~3053_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~3052_combout  & ((\datamem|data_ram~2039_q ))) # (!\datamem|data_ram~3052_combout  & (\datamem|data_ram~1015_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~3052_combout 
// ))))

	.dataa(\datamem|data_ram~1015_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~3052_combout ),
	.datad(\datamem|data_ram~2039_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3053_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3053 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3053 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3054 (
// Equation(s):
// \datamem|data_ram~3054_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3051_combout  & ((\datamem|data_ram~3053_combout ))) # (!\datamem|data_ram~3051_combout  & (\datamem|data_ram~3046_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~3051_combout ))))

	.dataa(\datamem|data_ram~3046_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3051_combout ),
	.datad(\datamem|data_ram~3053_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3054_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3054 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3054 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3055 (
// Equation(s):
// \datamem|data_ram~3055_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3044_combout  & ((\datamem|data_ram~3054_combout ))) # (!\datamem|data_ram~3044_combout  & (\datamem|data_ram~3023_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3044_combout ))))

	.dataa(\datamem|data_ram~3023_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3044_combout ),
	.datad(\datamem|data_ram~3054_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3055_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3055 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3055 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[23]~48 (
// Equation(s):
// \rvcpu|dp|resultmux|y[23]~48_combout  = (\datamem|data_ram~3055_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[23]~42_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3055_combout  & 
// (((\rvcpu|dp|pcadd4|sum[23]~42_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3055_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[23]~42_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[23]~48 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[23]~8 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[23]~8_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[23]~23_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[23]~23_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[23]~8 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[22]~input (
	.i(Ext_WriteData[22]),
	.ibar(gnd),
	.o(\Ext_WriteData[22]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[22]~input .bus_hold = "false";
defparam \Ext_WriteData[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~726 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~726 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~726 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~854 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~854 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~854 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~598 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~598 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1468 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1468_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~854_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~598_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~854_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~598_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1468_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1468 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~982 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~982 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1469 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1469_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1468_combout  & ((\rvcpu|dp|rf|reg_file_arr~982_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1468_combout  & (\rvcpu|dp|rf|reg_file_arr~726_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1468_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~726_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1468_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~982_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1469_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1469 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~822 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~822 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~822 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~694 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~694 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~694 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~566 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~566 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1470 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1470_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~694_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~566_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~694_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~566_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1470_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1470 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~950 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~950 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1471 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1471_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1470_combout  & ((\rvcpu|dp|rf|reg_file_arr~950_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1470_combout  & (\rvcpu|dp|rf|reg_file_arr~822_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1470_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~822_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1470_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~950_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1471_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1471 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~662 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~662 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~662 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~790 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~790 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~790 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~534 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~534 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~534 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1472 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1472_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~790_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~534_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~790_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~534_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1472_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1472 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~918 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~918 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~918 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1473 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1473_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1472_combout  & ((\rvcpu|dp|rf|reg_file_arr~918_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1472_combout  & (\rvcpu|dp|rf|reg_file_arr~662_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1472_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~662_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1472_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~918_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1473_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1473 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1474 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1474_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1471_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1473_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1471_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1473_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1474_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1474 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~886 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~886 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~886 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~758 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~758 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~758 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~630 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~630 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1475 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1475_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~758_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~630_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~758_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~630_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1475_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1475 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1014 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1014 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1476 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1476_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1475_combout  & ((\rvcpu|dp|rf|reg_file_arr~1014_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1475_combout  & (\rvcpu|dp|rf|reg_file_arr~886_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1475_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~886_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1475_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1014_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1476_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1476 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1477 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1477_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1474_combout  & ((\rvcpu|dp|rf|reg_file_arr~1476_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1474_combout  & (\rvcpu|dp|rf|reg_file_arr~1469_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1474_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1469_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1474_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1476_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1477_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1477 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1477 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~342 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~342 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~342 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~310 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~310 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~310 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~278 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~278 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1478 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1478_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~310_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~278_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~310_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~278_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1478_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1478 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~374 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~374 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~374 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1479 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1479_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1478_combout  & ((\rvcpu|dp|rf|reg_file_arr~374_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1478_combout  & (\rvcpu|dp|rf|reg_file_arr~342_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1478_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~342_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1478_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~374_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1479_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1479 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~214 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~214 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~214 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~150 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~150 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1480 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1480_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~214_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~150_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~214_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~150_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1480_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1480 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1480 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~246 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~246 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~246 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1481 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1481_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1480_combout  & ((\rvcpu|dp|rf|reg_file_arr~246_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1480_combout  & (\rvcpu|dp|rf|reg_file_arr~182_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1480_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~182_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1480_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~246_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1481_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1481 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1481 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~86 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~86 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~86 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~54 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~54 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~54 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~22 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~22 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1482 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1482_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~54_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~22_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~54_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~22_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1482_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1482 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~118 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~118 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~118 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1483 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1483_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1482_combout  & ((\rvcpu|dp|rf|reg_file_arr~118_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1482_combout  & (\rvcpu|dp|rf|reg_file_arr~86_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1482_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~86_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1482_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~118_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1483_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1483 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1484 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1484_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1481_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1483_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1481_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1483_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1484_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1484 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~438 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~438 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~438 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~470 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~470 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~470 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~406 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~406 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~406 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1485 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1485_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~470_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~406_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~470_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~406_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1485_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1485 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~502 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~502 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~502 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1486 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1486_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1485_combout  & ((\rvcpu|dp|rf|reg_file_arr~502_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1485_combout  & (\rvcpu|dp|rf|reg_file_arr~438_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1485_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~438_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1485_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~502_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1486_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1486 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1487 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1487_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1484_combout  & ((\rvcpu|dp|rf|reg_file_arr~1486_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1484_combout  & (\rvcpu|dp|rf|reg_file_arr~1479_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1484_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1479_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1484_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1486_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1487_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1487 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[22]~22 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[22]~22_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1477_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1487_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1477_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1487_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[22]~22 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~22 (
// Equation(s):
// \WriteData~22_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[22]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[22]~22_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[22]~22_combout ))))

	.dataa(\Ext_WriteData[22]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[22]~22_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~22_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~22 .lut_mask = 16'hACCC;
defparam \WriteData~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1366 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1366 .is_wysiwyg = "true";
defparam \datamem|data_ram~1366 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1334 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1334 .is_wysiwyg = "true";
defparam \datamem|data_ram~1334 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1302 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1302 .is_wysiwyg = "true";
defparam \datamem|data_ram~1302 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2972 (
// Equation(s):
// \datamem|data_ram~2972_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1334_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1302_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1334_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1302_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2972_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2972 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2972 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1398 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1398 .is_wysiwyg = "true";
defparam \datamem|data_ram~1398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2973 (
// Equation(s):
// \datamem|data_ram~2973_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2972_combout  & ((\datamem|data_ram~1398_q ))) # (!\datamem|data_ram~2972_combout  & (\datamem|data_ram~1366_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2972_combout 
// ))))

	.dataa(\datamem|data_ram~1366_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2972_combout ),
	.datad(\datamem|data_ram~1398_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2973_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2973 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2973 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1206 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1206 .is_wysiwyg = "true";
defparam \datamem|data_ram~1206 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1238 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1238 .is_wysiwyg = "true";
defparam \datamem|data_ram~1238 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1174 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1174 .is_wysiwyg = "true";
defparam \datamem|data_ram~1174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2974 (
// Equation(s):
// \datamem|data_ram~2974_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1238_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1174_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1238_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1174_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2974_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2974 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2974 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1270 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1270 .is_wysiwyg = "true";
defparam \datamem|data_ram~1270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2975 (
// Equation(s):
// \datamem|data_ram~2975_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2974_combout  & ((\datamem|data_ram~1270_q ))) # (!\datamem|data_ram~2974_combout  & (\datamem|data_ram~1206_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2974_combout 
// ))))

	.dataa(\datamem|data_ram~1206_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2974_combout ),
	.datad(\datamem|data_ram~1270_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2975_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2975 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2975 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1110 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1110 .is_wysiwyg = "true";
defparam \datamem|data_ram~1110 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1078 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1078 .is_wysiwyg = "true";
defparam \datamem|data_ram~1078 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1046 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1046 .is_wysiwyg = "true";
defparam \datamem|data_ram~1046 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2976 (
// Equation(s):
// \datamem|data_ram~2976_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1078_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1046_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1078_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1046_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2976_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2976 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2976 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1142 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1142 .is_wysiwyg = "true";
defparam \datamem|data_ram~1142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2977 (
// Equation(s):
// \datamem|data_ram~2977_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2976_combout  & ((\datamem|data_ram~1142_q ))) # (!\datamem|data_ram~2976_combout  & (\datamem|data_ram~1110_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2976_combout 
// ))))

	.dataa(\datamem|data_ram~1110_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2976_combout ),
	.datad(\datamem|data_ram~1142_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2977_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2977 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2977 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2978 (
// Equation(s):
// \datamem|data_ram~2978_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2975_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2977_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2975_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2977_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2978_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2978 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2978 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1462 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1462 .is_wysiwyg = "true";
defparam \datamem|data_ram~1462 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1494 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1494 .is_wysiwyg = "true";
defparam \datamem|data_ram~1494 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1430 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1430 .is_wysiwyg = "true";
defparam \datamem|data_ram~1430 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2979 (
// Equation(s):
// \datamem|data_ram~2979_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1494_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1430_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1494_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1430_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2979_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2979 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2979 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1526 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1526 .is_wysiwyg = "true";
defparam \datamem|data_ram~1526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2980 (
// Equation(s):
// \datamem|data_ram~2980_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2979_combout  & ((\datamem|data_ram~1526_q ))) # (!\datamem|data_ram~2979_combout  & (\datamem|data_ram~1462_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2979_combout 
// ))))

	.dataa(\datamem|data_ram~1462_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2979_combout ),
	.datad(\datamem|data_ram~1526_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2980_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2980 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2980 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2981 (
// Equation(s):
// \datamem|data_ram~2981_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2978_combout  & ((\datamem|data_ram~2980_combout ))) # (!\datamem|data_ram~2978_combout  & (\datamem|data_ram~2973_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2978_combout ))))

	.dataa(\datamem|data_ram~2973_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2978_combout ),
	.datad(\datamem|data_ram~2980_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2981_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2981 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2981 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~694 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~694 .is_wysiwyg = "true";
defparam \datamem|data_ram~694 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~822 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~822 .is_wysiwyg = "true";
defparam \datamem|data_ram~822 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~566 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~566 .is_wysiwyg = "true";
defparam \datamem|data_ram~566 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2982 (
// Equation(s):
// \datamem|data_ram~2982_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~822_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~566_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~822_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~566_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2982_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2982 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2982 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~950 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~950 .is_wysiwyg = "true";
defparam \datamem|data_ram~950 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2983 (
// Equation(s):
// \datamem|data_ram~2983_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2982_combout  & ((\datamem|data_ram~950_q ))) # (!\datamem|data_ram~2982_combout  & (\datamem|data_ram~694_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2982_combout ))))

	.dataa(\datamem|data_ram~694_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2982_combout ),
	.datad(\datamem|data_ram~950_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2983_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2983 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2983 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~854 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~854 .is_wysiwyg = "true";
defparam \datamem|data_ram~854 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~726 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~726 .is_wysiwyg = "true";
defparam \datamem|data_ram~726 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~598 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~598 .is_wysiwyg = "true";
defparam \datamem|data_ram~598 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2984 (
// Equation(s):
// \datamem|data_ram~2984_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~726_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~598_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~726_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~598_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2984_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2984 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2984 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~982 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~982 .is_wysiwyg = "true";
defparam \datamem|data_ram~982 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2985 (
// Equation(s):
// \datamem|data_ram~2985_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2984_combout  & ((\datamem|data_ram~982_q ))) # (!\datamem|data_ram~2984_combout  & (\datamem|data_ram~854_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2984_combout ))))

	.dataa(\datamem|data_ram~854_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2984_combout ),
	.datad(\datamem|data_ram~982_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2985_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2985 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2985 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~790 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~790 .is_wysiwyg = "true";
defparam \datamem|data_ram~790 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~662 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~662 .is_wysiwyg = "true";
defparam \datamem|data_ram~662 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~534 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~534 .is_wysiwyg = "true";
defparam \datamem|data_ram~534 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2986 (
// Equation(s):
// \datamem|data_ram~2986_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~662_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~534_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~662_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~534_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2986_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2986 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2986 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~918 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~918 .is_wysiwyg = "true";
defparam \datamem|data_ram~918 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2987 (
// Equation(s):
// \datamem|data_ram~2987_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2986_combout  & ((\datamem|data_ram~918_q ))) # (!\datamem|data_ram~2986_combout  & (\datamem|data_ram~790_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2986_combout ))))

	.dataa(\datamem|data_ram~790_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2986_combout ),
	.datad(\datamem|data_ram~918_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2987_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2987 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2987 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2988 (
// Equation(s):
// \datamem|data_ram~2988_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2985_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2987_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2985_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2987_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2988_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2988 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2988 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~758 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~758 .is_wysiwyg = "true";
defparam \datamem|data_ram~758 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~886 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~886 .is_wysiwyg = "true";
defparam \datamem|data_ram~886 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~630 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~630 .is_wysiwyg = "true";
defparam \datamem|data_ram~630 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2989 (
// Equation(s):
// \datamem|data_ram~2989_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~886_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~630_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~886_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~630_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2989_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2989 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2989 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1014 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1014 .is_wysiwyg = "true";
defparam \datamem|data_ram~1014 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2990 (
// Equation(s):
// \datamem|data_ram~2990_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2989_combout  & ((\datamem|data_ram~1014_q ))) # (!\datamem|data_ram~2989_combout  & (\datamem|data_ram~758_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2989_combout 
// ))))

	.dataa(\datamem|data_ram~758_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2989_combout ),
	.datad(\datamem|data_ram~1014_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2990_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2990 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2990 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2991 (
// Equation(s):
// \datamem|data_ram~2991_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2988_combout  & ((\datamem|data_ram~2990_combout ))) # (!\datamem|data_ram~2988_combout  & (\datamem|data_ram~2983_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2988_combout ))))

	.dataa(\datamem|data_ram~2983_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2988_combout ),
	.datad(\datamem|data_ram~2990_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2991_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2991 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2991 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~214 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~214 .is_wysiwyg = "true";
defparam \datamem|data_ram~214 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~182 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~182 .is_wysiwyg = "true";
defparam \datamem|data_ram~182 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~150 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~150 .is_wysiwyg = "true";
defparam \datamem|data_ram~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2992 (
// Equation(s):
// \datamem|data_ram~2992_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~182_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~150_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~182_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~150_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2992_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2992 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2992 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~246 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~246 .is_wysiwyg = "true";
defparam \datamem|data_ram~246 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2993 (
// Equation(s):
// \datamem|data_ram~2993_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2992_combout  & ((\datamem|data_ram~246_q ))) # (!\datamem|data_ram~2992_combout  & (\datamem|data_ram~214_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2992_combout ))))

	.dataa(\datamem|data_ram~214_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2992_combout ),
	.datad(\datamem|data_ram~246_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2993_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2993 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2993 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~310 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~310 .is_wysiwyg = "true";
defparam \datamem|data_ram~310 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~342 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~342 .is_wysiwyg = "true";
defparam \datamem|data_ram~342 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~278 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~278 .is_wysiwyg = "true";
defparam \datamem|data_ram~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2994 (
// Equation(s):
// \datamem|data_ram~2994_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~342_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~278_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~342_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~278_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2994_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2994 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2994 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~374 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~374 .is_wysiwyg = "true";
defparam \datamem|data_ram~374 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2995 (
// Equation(s):
// \datamem|data_ram~2995_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2994_combout  & ((\datamem|data_ram~374_q ))) # (!\datamem|data_ram~2994_combout  & (\datamem|data_ram~310_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2994_combout ))))

	.dataa(\datamem|data_ram~310_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2994_combout ),
	.datad(\datamem|data_ram~374_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2995_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2995 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2995 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~54 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~54 .is_wysiwyg = "true";
defparam \datamem|data_ram~54 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~86 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~86 .is_wysiwyg = "true";
defparam \datamem|data_ram~86 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~22 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~22 .is_wysiwyg = "true";
defparam \datamem|data_ram~22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2996 (
// Equation(s):
// \datamem|data_ram~2996_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~86_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~22_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~86_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~22_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2996_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2996 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2996 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~118 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~118 .is_wysiwyg = "true";
defparam \datamem|data_ram~118 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2997 (
// Equation(s):
// \datamem|data_ram~2997_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2996_combout  & ((\datamem|data_ram~118_q ))) # (!\datamem|data_ram~2996_combout  & (\datamem|data_ram~54_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2996_combout ))))

	.dataa(\datamem|data_ram~54_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2996_combout ),
	.datad(\datamem|data_ram~118_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2997_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2997 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2997 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2998 (
// Equation(s):
// \datamem|data_ram~2998_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2995_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2997_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2995_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2997_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2998_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2998 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2998 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~470 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~470 .is_wysiwyg = "true";
defparam \datamem|data_ram~470 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~438 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~438 .is_wysiwyg = "true";
defparam \datamem|data_ram~438 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~406 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~406 .is_wysiwyg = "true";
defparam \datamem|data_ram~406 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2999 (
// Equation(s):
// \datamem|data_ram~2999_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~438_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~406_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~438_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~406_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2999_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2999 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2999 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~502 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~502 .is_wysiwyg = "true";
defparam \datamem|data_ram~502 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3000 (
// Equation(s):
// \datamem|data_ram~3000_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2999_combout  & ((\datamem|data_ram~502_q ))) # (!\datamem|data_ram~2999_combout  & (\datamem|data_ram~470_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2999_combout ))))

	.dataa(\datamem|data_ram~470_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2999_combout ),
	.datad(\datamem|data_ram~502_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3000_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3000 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3000 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3001 (
// Equation(s):
// \datamem|data_ram~3001_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2998_combout  & ((\datamem|data_ram~3000_combout ))) # (!\datamem|data_ram~2998_combout  & (\datamem|data_ram~2993_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2998_combout ))))

	.dataa(\datamem|data_ram~2993_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2998_combout ),
	.datad(\datamem|data_ram~3000_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3001_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3001 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3001 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3002 (
// Equation(s):
// \datamem|data_ram~3002_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2991_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~3001_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2991_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~3001_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3002_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3002 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3002 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1750 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1750 .is_wysiwyg = "true";
defparam \datamem|data_ram~1750 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1878 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1878 .is_wysiwyg = "true";
defparam \datamem|data_ram~1878 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1622 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1622 .is_wysiwyg = "true";
defparam \datamem|data_ram~1622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3003 (
// Equation(s):
// \datamem|data_ram~3003_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1878_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1622_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1878_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1622_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3003_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3003 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3003 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2006 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2006 .is_wysiwyg = "true";
defparam \datamem|data_ram~2006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3004 (
// Equation(s):
// \datamem|data_ram~3004_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3003_combout  & ((\datamem|data_ram~2006_q ))) # (!\datamem|data_ram~3003_combout  & (\datamem|data_ram~1750_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3003_combout 
// ))))

	.dataa(\datamem|data_ram~1750_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3003_combout ),
	.datad(\datamem|data_ram~2006_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3004_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3004 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3004 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1846 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1846 .is_wysiwyg = "true";
defparam \datamem|data_ram~1846 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1718 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1718 .is_wysiwyg = "true";
defparam \datamem|data_ram~1718 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1590 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1590 .is_wysiwyg = "true";
defparam \datamem|data_ram~1590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3005 (
// Equation(s):
// \datamem|data_ram~3005_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1718_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1590_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1718_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1590_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3005_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3005 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3005 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1974 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1974 .is_wysiwyg = "true";
defparam \datamem|data_ram~1974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3006 (
// Equation(s):
// \datamem|data_ram~3006_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3005_combout  & ((\datamem|data_ram~1974_q ))) # (!\datamem|data_ram~3005_combout  & (\datamem|data_ram~1846_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3005_combout 
// ))))

	.dataa(\datamem|data_ram~1846_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3005_combout ),
	.datad(\datamem|data_ram~1974_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3006_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3006 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3006 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1686 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1686 .is_wysiwyg = "true";
defparam \datamem|data_ram~1686 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1814 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1814 .is_wysiwyg = "true";
defparam \datamem|data_ram~1814 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1558 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1558 .is_wysiwyg = "true";
defparam \datamem|data_ram~1558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3007 (
// Equation(s):
// \datamem|data_ram~3007_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1814_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1558_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1814_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1558_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3007_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3007 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3007 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1942 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1942 .is_wysiwyg = "true";
defparam \datamem|data_ram~1942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3008 (
// Equation(s):
// \datamem|data_ram~3008_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~3007_combout  & ((\datamem|data_ram~1942_q ))) # (!\datamem|data_ram~3007_combout  & (\datamem|data_ram~1686_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~3007_combout 
// ))))

	.dataa(\datamem|data_ram~1686_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~3007_combout ),
	.datad(\datamem|data_ram~1942_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3008_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3008 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3008 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3009 (
// Equation(s):
// \datamem|data_ram~3009_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~3006_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~3008_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~3006_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~3008_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3009_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3009 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3009 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1910 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1910 .is_wysiwyg = "true";
defparam \datamem|data_ram~1910 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1782 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1782 .is_wysiwyg = "true";
defparam \datamem|data_ram~1782 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1654 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1654 .is_wysiwyg = "true";
defparam \datamem|data_ram~1654 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3010 (
// Equation(s):
// \datamem|data_ram~3010_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1782_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1654_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1782_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1654_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3010_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3010 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~3010 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2038 (
	.clk(\clk~input_o ),
	.d(\WriteData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2038 .is_wysiwyg = "true";
defparam \datamem|data_ram~2038 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3011 (
// Equation(s):
// \datamem|data_ram~3011_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~3010_combout  & ((\datamem|data_ram~2038_q ))) # (!\datamem|data_ram~3010_combout  & (\datamem|data_ram~1910_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~3010_combout 
// ))))

	.dataa(\datamem|data_ram~1910_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~3010_combout ),
	.datad(\datamem|data_ram~2038_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~3011_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3011 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3011 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3012 (
// Equation(s):
// \datamem|data_ram~3012_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~3009_combout  & ((\datamem|data_ram~3011_combout ))) # (!\datamem|data_ram~3009_combout  & (\datamem|data_ram~3004_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~3009_combout ))))

	.dataa(\datamem|data_ram~3004_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~3009_combout ),
	.datad(\datamem|data_ram~3011_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3012_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3012 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3012 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~3013 (
// Equation(s):
// \datamem|data_ram~3013_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~3002_combout  & ((\datamem|data_ram~3012_combout ))) # (!\datamem|data_ram~3002_combout  & (\datamem|data_ram~2981_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~3002_combout ))))

	.dataa(\datamem|data_ram~2981_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~3002_combout ),
	.datad(\datamem|data_ram~3012_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~3013_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~3013 .lut_mask = 16'hF838;
defparam \datamem|data_ram~3013 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[22]~46 (
// Equation(s):
// \rvcpu|dp|resultmux|y[22]~46_combout  = (\datamem|data_ram~3013_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[22]~40_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~3013_combout  & 
// (((\rvcpu|dp|pcadd4|sum[22]~40_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~3013_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[22]~40_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[22]~46 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[22]~9 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[22]~9_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[22]~22_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[22]~22_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[22]~9 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[21]~input (
	.i(Ext_WriteData[21]),
	.ibar(gnd),
	.o(\Ext_WriteData[21]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[21]~input .bus_hold = "false";
defparam \Ext_WriteData[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~693 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~693 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~693 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~821 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~821 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~821 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~565 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~565 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~565 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1448 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1448_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~821_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~565_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~821_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~565_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1448_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1448 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~949 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~949 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~949 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1449 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1449_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1448_combout  & ((\rvcpu|dp|rf|reg_file_arr~949_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1448_combout  & (\rvcpu|dp|rf|reg_file_arr~693_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1448_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~693_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1448_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~949_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1449_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1449 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~853 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~853 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~853 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~725 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~725 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~725 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~597 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~597 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~597 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1450 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1450_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~725_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~597_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~725_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~597_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1450_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1450 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1450 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~981 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~981 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~981 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1451 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1451_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1450_combout  & ((\rvcpu|dp|rf|reg_file_arr~981_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1450_combout  & (\rvcpu|dp|rf|reg_file_arr~853_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1450_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~853_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1450_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~981_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1451_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1451 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~789 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~789 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~789 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~661 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~661 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~661 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~533 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~533 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~533 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1452 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1452_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~661_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~533_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~661_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~533_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1452_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1452 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~917 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~917 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~917 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1453 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1453_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1452_combout  & ((\rvcpu|dp|rf|reg_file_arr~917_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1452_combout  & (\rvcpu|dp|rf|reg_file_arr~789_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1452_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~789_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1452_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~917_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1453_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1453 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1454 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1454_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1451_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1453_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1451_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1453_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1454_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1454 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~757 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~757 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~757 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~885 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~885 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~885 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~629 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~629 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~629 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1455 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1455_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~885_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~629_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~885_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~629_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1455_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1455 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1013 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1013 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1013 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1456 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1456_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1455_combout  & ((\rvcpu|dp|rf|reg_file_arr~1013_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1455_combout  & (\rvcpu|dp|rf|reg_file_arr~757_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1455_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~757_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1455_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1013_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1456_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1456 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1457 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1457_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1454_combout  & ((\rvcpu|dp|rf|reg_file_arr~1456_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1454_combout  & (\rvcpu|dp|rf|reg_file_arr~1449_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1454_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1449_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1454_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1456_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1457_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1457 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1457 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~213 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~213 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~213 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~149 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~149 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1458 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1458_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~181_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~149_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~181_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~149_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1458_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1458 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~245 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~245 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~245 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1459 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1459_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1458_combout  & ((\rvcpu|dp|rf|reg_file_arr~245_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1458_combout  & (\rvcpu|dp|rf|reg_file_arr~213_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1458_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~213_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1458_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~245_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1459_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1459 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~309 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~309 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~309 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~341 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~341 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~341 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~277 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~277 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1460 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1460_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~341_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~277_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~341_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~277_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1460_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1460 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1460 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~373 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~373 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~373 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1461 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1461_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1460_combout  & ((\rvcpu|dp|rf|reg_file_arr~373_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1460_combout  & (\rvcpu|dp|rf|reg_file_arr~309_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1460_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~309_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1460_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~373_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1461_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1461 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~53 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~53 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~53 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~85 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~85 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~85 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~21 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~21 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~21 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1462 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1462_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~85_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~21_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~85_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~21_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1462_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1462 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1462 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~117 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~117 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~117 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1463 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1463_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1462_combout  & ((\rvcpu|dp|rf|reg_file_arr~117_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1462_combout  & (\rvcpu|dp|rf|reg_file_arr~53_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1462_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~53_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1462_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~117_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1463_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1463 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1464 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1464_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1461_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1463_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1461_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1463_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1464_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1464 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~469 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~469 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~469 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~437 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~437 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~437 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~405 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~405 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~405 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1465 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1465_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~437_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~405_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~437_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~405_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1465_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1465 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~501 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~501 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~501 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1466 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1466_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1465_combout  & ((\rvcpu|dp|rf|reg_file_arr~501_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1465_combout  & (\rvcpu|dp|rf|reg_file_arr~469_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1465_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~469_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1465_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~501_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1466_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1466 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1467 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1467_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1464_combout  & ((\rvcpu|dp|rf|reg_file_arr~1466_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1464_combout  & (\rvcpu|dp|rf|reg_file_arr~1459_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1464_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1459_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1464_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1466_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1467_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1467 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[21]~21 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[21]~21_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1457_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1467_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1457_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1467_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[21]~21 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~21 (
// Equation(s):
// \WriteData~21_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[21]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[21]~21_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[21]~21_combout ))))

	.dataa(\Ext_WriteData[21]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[21]~21_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~21_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~21 .lut_mask = 16'hACCC;
defparam \WriteData~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1237 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1237 .is_wysiwyg = "true";
defparam \datamem|data_ram~1237 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~725 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~725 .is_wysiwyg = "true";
defparam \datamem|data_ram~725 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~213 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~213 .is_wysiwyg = "true";
defparam \datamem|data_ram~213 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2930 (
// Equation(s):
// \datamem|data_ram~2930_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~725_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~213_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~725_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~213_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2930_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2930 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2930 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1749 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1749 .is_wysiwyg = "true";
defparam \datamem|data_ram~1749 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2931 (
// Equation(s):
// \datamem|data_ram~2931_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2930_combout  & ((\datamem|data_ram~1749_q ))) # (!\datamem|data_ram~2930_combout  & (\datamem|data_ram~1237_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2930_combout 
// ))))

	.dataa(\datamem|data_ram~1237_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2930_combout ),
	.datad(\datamem|data_ram~1749_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2931_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2931 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2931 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~693 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~693 .is_wysiwyg = "true";
defparam \datamem|data_ram~693 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1205 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1205 .is_wysiwyg = "true";
defparam \datamem|data_ram~1205 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~181 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~181 .is_wysiwyg = "true";
defparam \datamem|data_ram~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2932 (
// Equation(s):
// \datamem|data_ram~2932_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1205_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~181_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1205_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~181_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2932_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2932 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2932 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1717 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1717 .is_wysiwyg = "true";
defparam \datamem|data_ram~1717 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2933 (
// Equation(s):
// \datamem|data_ram~2933_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2932_combout  & ((\datamem|data_ram~1717_q ))) # (!\datamem|data_ram~2932_combout  & (\datamem|data_ram~693_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2932_combout 
// ))))

	.dataa(\datamem|data_ram~693_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2932_combout ),
	.datad(\datamem|data_ram~1717_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2933_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2933 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2933 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1173 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1173 .is_wysiwyg = "true";
defparam \datamem|data_ram~1173 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~661 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~661 .is_wysiwyg = "true";
defparam \datamem|data_ram~661 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~149 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~149 .is_wysiwyg = "true";
defparam \datamem|data_ram~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2934 (
// Equation(s):
// \datamem|data_ram~2934_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~661_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~149_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~661_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~149_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2934_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2934 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2934 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1685 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1685 .is_wysiwyg = "true";
defparam \datamem|data_ram~1685 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2935 (
// Equation(s):
// \datamem|data_ram~2935_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2934_combout  & ((\datamem|data_ram~1685_q ))) # (!\datamem|data_ram~2934_combout  & (\datamem|data_ram~1173_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2934_combout 
// ))))

	.dataa(\datamem|data_ram~1173_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2934_combout ),
	.datad(\datamem|data_ram~1685_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2935_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2935 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2935 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2936 (
// Equation(s):
// \datamem|data_ram~2936_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2933_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2935_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2933_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2935_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2936_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2936 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2936 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~757 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~757 .is_wysiwyg = "true";
defparam \datamem|data_ram~757 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1269 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1269 .is_wysiwyg = "true";
defparam \datamem|data_ram~1269 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~245 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~245 .is_wysiwyg = "true";
defparam \datamem|data_ram~245 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2937 (
// Equation(s):
// \datamem|data_ram~2937_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1269_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~245_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1269_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~245_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2937_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2937 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2937 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1781 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1781 .is_wysiwyg = "true";
defparam \datamem|data_ram~1781 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2938 (
// Equation(s):
// \datamem|data_ram~2938_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2937_combout  & ((\datamem|data_ram~1781_q ))) # (!\datamem|data_ram~2937_combout  & (\datamem|data_ram~757_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2937_combout 
// ))))

	.dataa(\datamem|data_ram~757_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2937_combout ),
	.datad(\datamem|data_ram~1781_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2938_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2938 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2938 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2939 (
// Equation(s):
// \datamem|data_ram~2939_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2936_combout  & ((\datamem|data_ram~2938_combout ))) # (!\datamem|data_ram~2936_combout  & (\datamem|data_ram~2931_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2936_combout ))))

	.dataa(\datamem|data_ram~2931_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2936_combout ),
	.datad(\datamem|data_ram~2938_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2939_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2939 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2939 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~821 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~821 .is_wysiwyg = "true";
defparam \datamem|data_ram~821 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1333 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1333 .is_wysiwyg = "true";
defparam \datamem|data_ram~1333 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~309 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~309 .is_wysiwyg = "true";
defparam \datamem|data_ram~309 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2940 (
// Equation(s):
// \datamem|data_ram~2940_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1333_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~309_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1333_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~309_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2940_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2940 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2940 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1845 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1845 .is_wysiwyg = "true";
defparam \datamem|data_ram~1845 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2941 (
// Equation(s):
// \datamem|data_ram~2941_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2940_combout  & ((\datamem|data_ram~1845_q ))) # (!\datamem|data_ram~2940_combout  & (\datamem|data_ram~821_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2940_combout 
// ))))

	.dataa(\datamem|data_ram~821_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2940_combout ),
	.datad(\datamem|data_ram~1845_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2941_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2941 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2941 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1365 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1365 .is_wysiwyg = "true";
defparam \datamem|data_ram~1365 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~853 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~853 .is_wysiwyg = "true";
defparam \datamem|data_ram~853 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~341 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~341 .is_wysiwyg = "true";
defparam \datamem|data_ram~341 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2942 (
// Equation(s):
// \datamem|data_ram~2942_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~853_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~341_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~853_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~341_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2942_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2942 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2942 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1877 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1877 .is_wysiwyg = "true";
defparam \datamem|data_ram~1877 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2943 (
// Equation(s):
// \datamem|data_ram~2943_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2942_combout  & ((\datamem|data_ram~1877_q ))) # (!\datamem|data_ram~2942_combout  & (\datamem|data_ram~1365_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2942_combout 
// ))))

	.dataa(\datamem|data_ram~1365_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2942_combout ),
	.datad(\datamem|data_ram~1877_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2943_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2943 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2943 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1301 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1301 .is_wysiwyg = "true";
defparam \datamem|data_ram~1301 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~789 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~789 .is_wysiwyg = "true";
defparam \datamem|data_ram~789 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~277 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~277 .is_wysiwyg = "true";
defparam \datamem|data_ram~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2944 (
// Equation(s):
// \datamem|data_ram~2944_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~789_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~277_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~789_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~277_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2944_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2944 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2944 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1813 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1813 .is_wysiwyg = "true";
defparam \datamem|data_ram~1813 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2945 (
// Equation(s):
// \datamem|data_ram~2945_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2944_combout  & ((\datamem|data_ram~1813_q ))) # (!\datamem|data_ram~2944_combout  & (\datamem|data_ram~1301_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2944_combout 
// ))))

	.dataa(\datamem|data_ram~1301_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2944_combout ),
	.datad(\datamem|data_ram~1813_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2945_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2945 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2945 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2946 (
// Equation(s):
// \datamem|data_ram~2946_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2943_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2945_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2943_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2945_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2946_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2946 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2946 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~885 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~885 .is_wysiwyg = "true";
defparam \datamem|data_ram~885 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1397 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1397 .is_wysiwyg = "true";
defparam \datamem|data_ram~1397 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~373 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~373 .is_wysiwyg = "true";
defparam \datamem|data_ram~373 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2947 (
// Equation(s):
// \datamem|data_ram~2947_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1397_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~373_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1397_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~373_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2947_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2947 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2947 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1909 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1909 .is_wysiwyg = "true";
defparam \datamem|data_ram~1909 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2948 (
// Equation(s):
// \datamem|data_ram~2948_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2947_combout  & ((\datamem|data_ram~1909_q ))) # (!\datamem|data_ram~2947_combout  & (\datamem|data_ram~885_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2947_combout 
// ))))

	.dataa(\datamem|data_ram~885_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2947_combout ),
	.datad(\datamem|data_ram~1909_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2948_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2948 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2948 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2949 (
// Equation(s):
// \datamem|data_ram~2949_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2946_combout  & ((\datamem|data_ram~2948_combout ))) # (!\datamem|data_ram~2946_combout  & (\datamem|data_ram~2941_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2946_combout ))))

	.dataa(\datamem|data_ram~2941_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2946_combout ),
	.datad(\datamem|data_ram~2948_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2949_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2949 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2949 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~565 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~565 .is_wysiwyg = "true";
defparam \datamem|data_ram~565 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1077 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1077 .is_wysiwyg = "true";
defparam \datamem|data_ram~1077 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~53 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~53 .is_wysiwyg = "true";
defparam \datamem|data_ram~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2950 (
// Equation(s):
// \datamem|data_ram~2950_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1077_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~53_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1077_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~53_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2950_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2950 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2950 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1589 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1589 .is_wysiwyg = "true";
defparam \datamem|data_ram~1589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2951 (
// Equation(s):
// \datamem|data_ram~2951_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2950_combout  & ((\datamem|data_ram~1589_q ))) # (!\datamem|data_ram~2950_combout  & (\datamem|data_ram~565_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2950_combout 
// ))))

	.dataa(\datamem|data_ram~565_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2950_combout ),
	.datad(\datamem|data_ram~1589_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2951_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2951 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2951 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1109 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1109 .is_wysiwyg = "true";
defparam \datamem|data_ram~1109 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~597 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~597 .is_wysiwyg = "true";
defparam \datamem|data_ram~597 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~85 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~85 .is_wysiwyg = "true";
defparam \datamem|data_ram~85 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2952 (
// Equation(s):
// \datamem|data_ram~2952_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~597_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~85_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~597_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~85_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2952_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2952 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2952 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1621 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1621 .is_wysiwyg = "true";
defparam \datamem|data_ram~1621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2953 (
// Equation(s):
// \datamem|data_ram~2953_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2952_combout  & ((\datamem|data_ram~1621_q ))) # (!\datamem|data_ram~2952_combout  & (\datamem|data_ram~1109_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2952_combout 
// ))))

	.dataa(\datamem|data_ram~1109_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2952_combout ),
	.datad(\datamem|data_ram~1621_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2953_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2953 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2953 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1045 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1045 .is_wysiwyg = "true";
defparam \datamem|data_ram~1045 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~533 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~533 .is_wysiwyg = "true";
defparam \datamem|data_ram~533 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~21 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~21 .is_wysiwyg = "true";
defparam \datamem|data_ram~21 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2954 (
// Equation(s):
// \datamem|data_ram~2954_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~533_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~21_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~533_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~21_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2954_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2954 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2954 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1557 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1557 .is_wysiwyg = "true";
defparam \datamem|data_ram~1557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2955 (
// Equation(s):
// \datamem|data_ram~2955_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2954_combout  & ((\datamem|data_ram~1557_q ))) # (!\datamem|data_ram~2954_combout  & (\datamem|data_ram~1045_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2954_combout 
// ))))

	.dataa(\datamem|data_ram~1045_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2954_combout ),
	.datad(\datamem|data_ram~1557_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2955_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2955 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2955 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2956 (
// Equation(s):
// \datamem|data_ram~2956_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2953_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2955_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2953_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2955_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2956_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2956 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2956 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~629 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~629 .is_wysiwyg = "true";
defparam \datamem|data_ram~629 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1141 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1141 .is_wysiwyg = "true";
defparam \datamem|data_ram~1141 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~117 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~117 .is_wysiwyg = "true";
defparam \datamem|data_ram~117 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2957 (
// Equation(s):
// \datamem|data_ram~2957_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1141_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~117_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1141_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~117_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2957_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2957 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2957 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1653 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1653 .is_wysiwyg = "true";
defparam \datamem|data_ram~1653 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2958 (
// Equation(s):
// \datamem|data_ram~2958_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2957_combout  & ((\datamem|data_ram~1653_q ))) # (!\datamem|data_ram~2957_combout  & (\datamem|data_ram~629_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2957_combout 
// ))))

	.dataa(\datamem|data_ram~629_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2957_combout ),
	.datad(\datamem|data_ram~1653_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2958_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2958 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2958 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2959 (
// Equation(s):
// \datamem|data_ram~2959_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2956_combout  & ((\datamem|data_ram~2958_combout ))) # (!\datamem|data_ram~2956_combout  & (\datamem|data_ram~2951_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2956_combout ))))

	.dataa(\datamem|data_ram~2951_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2956_combout ),
	.datad(\datamem|data_ram~2958_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2959_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2959 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2959 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2960 (
// Equation(s):
// \datamem|data_ram~2960_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2949_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2959_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2949_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2959_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2960_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2960 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2960 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1493 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1493 .is_wysiwyg = "true";
defparam \datamem|data_ram~1493 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~981 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~981 .is_wysiwyg = "true";
defparam \datamem|data_ram~981 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~469 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~469 .is_wysiwyg = "true";
defparam \datamem|data_ram~469 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2961 (
// Equation(s):
// \datamem|data_ram~2961_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~981_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~469_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~981_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~469_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2961_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2961 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2961 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2005 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2005 .is_wysiwyg = "true";
defparam \datamem|data_ram~2005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2962 (
// Equation(s):
// \datamem|data_ram~2962_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2961_combout  & ((\datamem|data_ram~2005_q ))) # (!\datamem|data_ram~2961_combout  & (\datamem|data_ram~1493_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2961_combout 
// ))))

	.dataa(\datamem|data_ram~1493_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2961_combout ),
	.datad(\datamem|data_ram~2005_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2962_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2962 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2962 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~949 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~949 .is_wysiwyg = "true";
defparam \datamem|data_ram~949 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1461 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1461 .is_wysiwyg = "true";
defparam \datamem|data_ram~1461 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~437 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~437 .is_wysiwyg = "true";
defparam \datamem|data_ram~437 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2963 (
// Equation(s):
// \datamem|data_ram~2963_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1461_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~437_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1461_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~437_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2963_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2963 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2963 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1973 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1973 .is_wysiwyg = "true";
defparam \datamem|data_ram~1973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2964 (
// Equation(s):
// \datamem|data_ram~2964_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2963_combout  & ((\datamem|data_ram~1973_q ))) # (!\datamem|data_ram~2963_combout  & (\datamem|data_ram~949_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2963_combout 
// ))))

	.dataa(\datamem|data_ram~949_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2963_combout ),
	.datad(\datamem|data_ram~1973_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2964_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2964 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2964 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1429 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1429 .is_wysiwyg = "true";
defparam \datamem|data_ram~1429 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~917 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~917 .is_wysiwyg = "true";
defparam \datamem|data_ram~917 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~405 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~405 .is_wysiwyg = "true";
defparam \datamem|data_ram~405 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2965 (
// Equation(s):
// \datamem|data_ram~2965_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~917_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~405_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~917_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~405_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2965_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2965 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2965 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1941 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1941 .is_wysiwyg = "true";
defparam \datamem|data_ram~1941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2966 (
// Equation(s):
// \datamem|data_ram~2966_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2965_combout  & ((\datamem|data_ram~1941_q ))) # (!\datamem|data_ram~2965_combout  & (\datamem|data_ram~1429_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2965_combout 
// ))))

	.dataa(\datamem|data_ram~1429_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2965_combout ),
	.datad(\datamem|data_ram~1941_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2966_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2966 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2966 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2967 (
// Equation(s):
// \datamem|data_ram~2967_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2964_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2966_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2964_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2966_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2967_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2967 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2967 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1013 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1013 .is_wysiwyg = "true";
defparam \datamem|data_ram~1013 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1525 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1525 .is_wysiwyg = "true";
defparam \datamem|data_ram~1525 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~501 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~501 .is_wysiwyg = "true";
defparam \datamem|data_ram~501 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2968 (
// Equation(s):
// \datamem|data_ram~2968_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1525_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~501_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1525_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~501_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2968_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2968 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2968 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2037 (
	.clk(\clk~input_o ),
	.d(\WriteData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2037 .is_wysiwyg = "true";
defparam \datamem|data_ram~2037 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2969 (
// Equation(s):
// \datamem|data_ram~2969_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2968_combout  & ((\datamem|data_ram~2037_q ))) # (!\datamem|data_ram~2968_combout  & (\datamem|data_ram~1013_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2968_combout 
// ))))

	.dataa(\datamem|data_ram~1013_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2968_combout ),
	.datad(\datamem|data_ram~2037_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2969_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2969 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2969 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2970 (
// Equation(s):
// \datamem|data_ram~2970_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2967_combout  & ((\datamem|data_ram~2969_combout ))) # (!\datamem|data_ram~2967_combout  & (\datamem|data_ram~2962_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2967_combout ))))

	.dataa(\datamem|data_ram~2962_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2967_combout ),
	.datad(\datamem|data_ram~2969_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2970_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2970 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2970 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2971 (
// Equation(s):
// \datamem|data_ram~2971_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2960_combout  & ((\datamem|data_ram~2970_combout ))) # (!\datamem|data_ram~2960_combout  & (\datamem|data_ram~2939_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2960_combout ))))

	.dataa(\datamem|data_ram~2939_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2960_combout ),
	.datad(\datamem|data_ram~2970_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2971_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2971 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2971 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[21]~44 (
// Equation(s):
// \rvcpu|dp|resultmux|y[21]~44_combout  = (\datamem|data_ram~2971_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[21]~38_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2971_combout  & 
// (((\rvcpu|dp|pcadd4|sum[21]~38_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2971_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[21]~38_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[21]~44 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[21]~10 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[21]~10_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[21]~21_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[21]~21_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[21]~10 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[20]~input (
	.i(Ext_WriteData[20]),
	.ibar(gnd),
	.o(\Ext_WriteData[20]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[20]~input .bus_hold = "false";
defparam \Ext_WriteData[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~724 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~724 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~724 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~852 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~852 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~852 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~596 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~596 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~596 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1428 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1428_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~852_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~596_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~852_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~596_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1428_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1428 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~980 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~980 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~980 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1429 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1429_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1428_combout  & ((\rvcpu|dp|rf|reg_file_arr~980_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1428_combout  & (\rvcpu|dp|rf|reg_file_arr~724_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1428_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~724_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1428_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~980_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1429_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1429 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~820 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~820 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~820 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~692 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~692 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~692 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~564 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~564 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~564 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1430 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1430_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~692_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~564_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~692_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~564_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1430_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1430 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~948 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~948 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~948 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1431 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1431_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1430_combout  & ((\rvcpu|dp|rf|reg_file_arr~948_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1430_combout  & (\rvcpu|dp|rf|reg_file_arr~820_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1430_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~820_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1430_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~948_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1431_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1431 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~660 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~660 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~660 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~788 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~788 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~788 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~532 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~532 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~532 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1432 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1432_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~788_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~532_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~788_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~532_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1432_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1432 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~916 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~916 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~916 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1433 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1433_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1432_combout  & ((\rvcpu|dp|rf|reg_file_arr~916_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1432_combout  & (\rvcpu|dp|rf|reg_file_arr~660_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1432_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~660_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1432_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~916_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1433_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1433 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1434 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1434_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1431_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1433_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1431_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1433_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1434_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1434 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~884 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~884 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~884 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~756 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~756 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~756 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~628 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~628 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~628 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1435 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1435_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~756_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~628_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~756_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~628_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1435_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1435 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1012 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1012 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1012 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1436 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1436_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1435_combout  & ((\rvcpu|dp|rf|reg_file_arr~1012_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1435_combout  & (\rvcpu|dp|rf|reg_file_arr~884_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1435_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~884_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1435_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1012_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1436_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1436 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1437 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1437_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1434_combout  & ((\rvcpu|dp|rf|reg_file_arr~1436_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1434_combout  & (\rvcpu|dp|rf|reg_file_arr~1429_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1434_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1429_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1434_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1436_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1437_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1437 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~340 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~340 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~340 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~308 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~308 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~308 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~276 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~276 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1438 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1438_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~308_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~276_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~308_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~276_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1438_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1438 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~372 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~372 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~372 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1439 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1439_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1438_combout  & ((\rvcpu|dp|rf|reg_file_arr~372_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1438_combout  & (\rvcpu|dp|rf|reg_file_arr~340_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1438_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~340_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1438_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~372_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1439_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1439 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~212 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~212 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~212 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~148 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~148 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1440 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1440_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~212_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~148_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~212_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~148_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1440_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1440 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1440 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~244 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~244 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~244 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1441 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1441_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1440_combout  & ((\rvcpu|dp|rf|reg_file_arr~244_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1440_combout  & (\rvcpu|dp|rf|reg_file_arr~180_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1440_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~180_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1440_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~244_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1441_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1441 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~84 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~84 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~84 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~52 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~52 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~52 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~20 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~20 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1442 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1442_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~52_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~20_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~52_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~20_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1442_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1442 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~116 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~116 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~116 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1443 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1443_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1442_combout  & ((\rvcpu|dp|rf|reg_file_arr~116_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1442_combout  & (\rvcpu|dp|rf|reg_file_arr~84_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1442_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~84_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1442_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~116_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1443_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1443 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1444 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1444_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1441_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1443_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1441_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1443_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1444_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1444 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~436 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~436 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~436 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~468 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~468 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~468 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~404 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~404 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1445 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1445_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~468_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~404_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~468_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~404_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1445_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1445 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~500 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~500 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~500 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1446 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1446_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1445_combout  & ((\rvcpu|dp|rf|reg_file_arr~500_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1445_combout  & (\rvcpu|dp|rf|reg_file_arr~436_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1445_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~436_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1445_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~500_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1446_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1446 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1447 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1447_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1444_combout  & ((\rvcpu|dp|rf|reg_file_arr~1446_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1444_combout  & (\rvcpu|dp|rf|reg_file_arr~1439_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1444_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1439_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1444_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1446_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1447_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1447 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[20]~20 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[20]~20_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1437_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1447_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1437_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1447_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[20]~20 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~20 (
// Equation(s):
// \WriteData~20_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[20]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[20]~20_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[20]~20_combout ))))

	.dataa(\Ext_WriteData[20]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[20]~20_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~20_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~20 .lut_mask = 16'hACCC;
defparam \WriteData~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1332 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1332 .is_wysiwyg = "true";
defparam \datamem|data_ram~1332 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~820 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~820 .is_wysiwyg = "true";
defparam \datamem|data_ram~820 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~308 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~308 .is_wysiwyg = "true";
defparam \datamem|data_ram~308 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2888 (
// Equation(s):
// \datamem|data_ram~2888_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~820_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~308_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~820_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~308_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2888_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2888 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2888 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1844 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1844 .is_wysiwyg = "true";
defparam \datamem|data_ram~1844 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2889 (
// Equation(s):
// \datamem|data_ram~2889_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2888_combout  & ((\datamem|data_ram~1844_q ))) # (!\datamem|data_ram~2888_combout  & (\datamem|data_ram~1332_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2888_combout 
// ))))

	.dataa(\datamem|data_ram~1332_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2888_combout ),
	.datad(\datamem|data_ram~1844_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2889_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2889 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2889 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~692 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~692 .is_wysiwyg = "true";
defparam \datamem|data_ram~692 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1204 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1204 .is_wysiwyg = "true";
defparam \datamem|data_ram~1204 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~180 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~180 .is_wysiwyg = "true";
defparam \datamem|data_ram~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2890 (
// Equation(s):
// \datamem|data_ram~2890_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1204_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~180_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1204_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~180_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2890_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2890 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2890 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1716 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1716 .is_wysiwyg = "true";
defparam \datamem|data_ram~1716 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2891 (
// Equation(s):
// \datamem|data_ram~2891_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2890_combout  & ((\datamem|data_ram~1716_q ))) # (!\datamem|data_ram~2890_combout  & (\datamem|data_ram~692_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2890_combout 
// ))))

	.dataa(\datamem|data_ram~692_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2890_combout ),
	.datad(\datamem|data_ram~1716_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2891_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2891 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2891 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1076 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1076 .is_wysiwyg = "true";
defparam \datamem|data_ram~1076 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~564 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~564 .is_wysiwyg = "true";
defparam \datamem|data_ram~564 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~52 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~52 .is_wysiwyg = "true";
defparam \datamem|data_ram~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2892 (
// Equation(s):
// \datamem|data_ram~2892_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~564_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~52_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~564_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~52_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2892_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2892 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2892 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1588 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1588 .is_wysiwyg = "true";
defparam \datamem|data_ram~1588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2893 (
// Equation(s):
// \datamem|data_ram~2893_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2892_combout  & ((\datamem|data_ram~1588_q ))) # (!\datamem|data_ram~2892_combout  & (\datamem|data_ram~1076_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2892_combout 
// ))))

	.dataa(\datamem|data_ram~1076_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2892_combout ),
	.datad(\datamem|data_ram~1588_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2893_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2893 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2893 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2894 (
// Equation(s):
// \datamem|data_ram~2894_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2891_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2893_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2891_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2893_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2894_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2894 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2894 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~948 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~948 .is_wysiwyg = "true";
defparam \datamem|data_ram~948 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1460 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1460 .is_wysiwyg = "true";
defparam \datamem|data_ram~1460 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~436 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~436 .is_wysiwyg = "true";
defparam \datamem|data_ram~436 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2895 (
// Equation(s):
// \datamem|data_ram~2895_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1460_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~436_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1460_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~436_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2895_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2895 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2895 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1972 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1972 .is_wysiwyg = "true";
defparam \datamem|data_ram~1972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2896 (
// Equation(s):
// \datamem|data_ram~2896_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2895_combout  & ((\datamem|data_ram~1972_q ))) # (!\datamem|data_ram~2895_combout  & (\datamem|data_ram~948_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2895_combout 
// ))))

	.dataa(\datamem|data_ram~948_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2895_combout ),
	.datad(\datamem|data_ram~1972_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2896_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2896 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2896 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2897 (
// Equation(s):
// \datamem|data_ram~2897_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2894_combout  & ((\datamem|data_ram~2896_combout ))) # (!\datamem|data_ram~2894_combout  & (\datamem|data_ram~2889_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2894_combout ))))

	.dataa(\datamem|data_ram~2889_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2894_combout ),
	.datad(\datamem|data_ram~2896_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2897_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2897 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2897 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~724 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~724 .is_wysiwyg = "true";
defparam \datamem|data_ram~724 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1236 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1236 .is_wysiwyg = "true";
defparam \datamem|data_ram~1236 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~212 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~212 .is_wysiwyg = "true";
defparam \datamem|data_ram~212 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2898 (
// Equation(s):
// \datamem|data_ram~2898_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1236_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~212_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1236_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~212_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2898_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2898 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2898 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1748 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1748 .is_wysiwyg = "true";
defparam \datamem|data_ram~1748 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2899 (
// Equation(s):
// \datamem|data_ram~2899_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2898_combout  & ((\datamem|data_ram~1748_q ))) # (!\datamem|data_ram~2898_combout  & (\datamem|data_ram~724_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2898_combout 
// ))))

	.dataa(\datamem|data_ram~724_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2898_combout ),
	.datad(\datamem|data_ram~1748_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2899_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2899 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2899 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1364 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1364 .is_wysiwyg = "true";
defparam \datamem|data_ram~1364 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~852 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~852 .is_wysiwyg = "true";
defparam \datamem|data_ram~852 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~340 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~340 .is_wysiwyg = "true";
defparam \datamem|data_ram~340 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2900 (
// Equation(s):
// \datamem|data_ram~2900_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~852_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~340_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~852_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~340_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2900_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2900 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2900 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1876 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1876 .is_wysiwyg = "true";
defparam \datamem|data_ram~1876 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2901 (
// Equation(s):
// \datamem|data_ram~2901_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2900_combout  & ((\datamem|data_ram~1876_q ))) # (!\datamem|data_ram~2900_combout  & (\datamem|data_ram~1364_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2900_combout 
// ))))

	.dataa(\datamem|data_ram~1364_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2900_combout ),
	.datad(\datamem|data_ram~1876_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2901_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2901 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2901 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1108 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1108 .is_wysiwyg = "true";
defparam \datamem|data_ram~1108 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~596 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~596 .is_wysiwyg = "true";
defparam \datamem|data_ram~596 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~84 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~84 .is_wysiwyg = "true";
defparam \datamem|data_ram~84 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2902 (
// Equation(s):
// \datamem|data_ram~2902_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~596_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~84_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~596_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~84_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2902_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2902 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2902 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1620 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1620 .is_wysiwyg = "true";
defparam \datamem|data_ram~1620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2903 (
// Equation(s):
// \datamem|data_ram~2903_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2902_combout  & ((\datamem|data_ram~1620_q ))) # (!\datamem|data_ram~2902_combout  & (\datamem|data_ram~1108_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2902_combout 
// ))))

	.dataa(\datamem|data_ram~1108_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2902_combout ),
	.datad(\datamem|data_ram~1620_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2903_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2903 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2903 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2904 (
// Equation(s):
// \datamem|data_ram~2904_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2901_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2903_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2901_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2903_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2904_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2904 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2904 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~980 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~980 .is_wysiwyg = "true";
defparam \datamem|data_ram~980 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1492 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1492 .is_wysiwyg = "true";
defparam \datamem|data_ram~1492 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~468 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~468 .is_wysiwyg = "true";
defparam \datamem|data_ram~468 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2905 (
// Equation(s):
// \datamem|data_ram~2905_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1492_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~468_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1492_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~468_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2905_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2905 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2905 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2004 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2004 .is_wysiwyg = "true";
defparam \datamem|data_ram~2004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2906 (
// Equation(s):
// \datamem|data_ram~2906_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2905_combout  & ((\datamem|data_ram~2004_q ))) # (!\datamem|data_ram~2905_combout  & (\datamem|data_ram~980_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2905_combout 
// ))))

	.dataa(\datamem|data_ram~980_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2905_combout ),
	.datad(\datamem|data_ram~2004_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2906_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2906 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2906 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2907 (
// Equation(s):
// \datamem|data_ram~2907_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2904_combout  & ((\datamem|data_ram~2906_combout ))) # (!\datamem|data_ram~2904_combout  & (\datamem|data_ram~2899_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2904_combout ))))

	.dataa(\datamem|data_ram~2899_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2904_combout ),
	.datad(\datamem|data_ram~2906_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2907_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2907 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2907 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~660 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~660 .is_wysiwyg = "true";
defparam \datamem|data_ram~660 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1172 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1172 .is_wysiwyg = "true";
defparam \datamem|data_ram~1172 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~148 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~148 .is_wysiwyg = "true";
defparam \datamem|data_ram~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2908 (
// Equation(s):
// \datamem|data_ram~2908_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1172_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~148_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1172_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~148_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2908_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2908 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2908 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1684 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1684 .is_wysiwyg = "true";
defparam \datamem|data_ram~1684 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2909 (
// Equation(s):
// \datamem|data_ram~2909_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2908_combout  & ((\datamem|data_ram~1684_q ))) # (!\datamem|data_ram~2908_combout  & (\datamem|data_ram~660_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2908_combout 
// ))))

	.dataa(\datamem|data_ram~660_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2908_combout ),
	.datad(\datamem|data_ram~1684_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2909_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2909 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2909 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1300 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1300 .is_wysiwyg = "true";
defparam \datamem|data_ram~1300 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~788 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~788 .is_wysiwyg = "true";
defparam \datamem|data_ram~788 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~276 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~276 .is_wysiwyg = "true";
defparam \datamem|data_ram~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2910 (
// Equation(s):
// \datamem|data_ram~2910_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~788_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~276_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~788_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~276_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2910_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2910 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2910 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1812 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1812 .is_wysiwyg = "true";
defparam \datamem|data_ram~1812 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2911 (
// Equation(s):
// \datamem|data_ram~2911_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2910_combout  & ((\datamem|data_ram~1812_q ))) # (!\datamem|data_ram~2910_combout  & (\datamem|data_ram~1300_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2910_combout 
// ))))

	.dataa(\datamem|data_ram~1300_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2910_combout ),
	.datad(\datamem|data_ram~1812_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2911_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2911 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2911 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1044 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1044 .is_wysiwyg = "true";
defparam \datamem|data_ram~1044 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~532 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~532 .is_wysiwyg = "true";
defparam \datamem|data_ram~532 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~20 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~20 .is_wysiwyg = "true";
defparam \datamem|data_ram~20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2912 (
// Equation(s):
// \datamem|data_ram~2912_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~532_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~20_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~532_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~20_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2912_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2912 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2912 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1556 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1556 .is_wysiwyg = "true";
defparam \datamem|data_ram~1556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2913 (
// Equation(s):
// \datamem|data_ram~2913_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2912_combout  & ((\datamem|data_ram~1556_q ))) # (!\datamem|data_ram~2912_combout  & (\datamem|data_ram~1044_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2912_combout 
// ))))

	.dataa(\datamem|data_ram~1044_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2912_combout ),
	.datad(\datamem|data_ram~1556_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2913_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2913 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2913 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2914 (
// Equation(s):
// \datamem|data_ram~2914_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2911_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2913_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2911_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2913_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2914_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2914 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2914 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~916 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~916 .is_wysiwyg = "true";
defparam \datamem|data_ram~916 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1428 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1428 .is_wysiwyg = "true";
defparam \datamem|data_ram~1428 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~404 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~404 .is_wysiwyg = "true";
defparam \datamem|data_ram~404 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2915 (
// Equation(s):
// \datamem|data_ram~2915_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1428_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~404_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1428_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~404_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2915_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2915 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2915 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1940 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1940 .is_wysiwyg = "true";
defparam \datamem|data_ram~1940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2916 (
// Equation(s):
// \datamem|data_ram~2916_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2915_combout  & ((\datamem|data_ram~1940_q ))) # (!\datamem|data_ram~2915_combout  & (\datamem|data_ram~916_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2915_combout 
// ))))

	.dataa(\datamem|data_ram~916_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2915_combout ),
	.datad(\datamem|data_ram~1940_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2916_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2916 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2916 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2917 (
// Equation(s):
// \datamem|data_ram~2917_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2914_combout  & ((\datamem|data_ram~2916_combout ))) # (!\datamem|data_ram~2914_combout  & (\datamem|data_ram~2909_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2914_combout ))))

	.dataa(\datamem|data_ram~2909_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2914_combout ),
	.datad(\datamem|data_ram~2916_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2917_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2917 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2917 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2918 (
// Equation(s):
// \datamem|data_ram~2918_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2907_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2917_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2907_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2917_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2918_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2918 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2918 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1396 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1396 .is_wysiwyg = "true";
defparam \datamem|data_ram~1396 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~884 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~884 .is_wysiwyg = "true";
defparam \datamem|data_ram~884 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~372 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~372 .is_wysiwyg = "true";
defparam \datamem|data_ram~372 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2919 (
// Equation(s):
// \datamem|data_ram~2919_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~884_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~372_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~884_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~372_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2919_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2919 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2919 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1908 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1908 .is_wysiwyg = "true";
defparam \datamem|data_ram~1908 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2920 (
// Equation(s):
// \datamem|data_ram~2920_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2919_combout  & ((\datamem|data_ram~1908_q ))) # (!\datamem|data_ram~2919_combout  & (\datamem|data_ram~1396_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2919_combout 
// ))))

	.dataa(\datamem|data_ram~1396_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2919_combout ),
	.datad(\datamem|data_ram~1908_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2920_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2920 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2920 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~756 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~756 .is_wysiwyg = "true";
defparam \datamem|data_ram~756 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1268 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1268 .is_wysiwyg = "true";
defparam \datamem|data_ram~1268 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~244 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~244 .is_wysiwyg = "true";
defparam \datamem|data_ram~244 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2921 (
// Equation(s):
// \datamem|data_ram~2921_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1268_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~244_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1268_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~244_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2921_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2921 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2921 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1780 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1780 .is_wysiwyg = "true";
defparam \datamem|data_ram~1780 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2922 (
// Equation(s):
// \datamem|data_ram~2922_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2921_combout  & ((\datamem|data_ram~1780_q ))) # (!\datamem|data_ram~2921_combout  & (\datamem|data_ram~756_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2921_combout 
// ))))

	.dataa(\datamem|data_ram~756_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2921_combout ),
	.datad(\datamem|data_ram~1780_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2922_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2922 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2922 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1140 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1140 .is_wysiwyg = "true";
defparam \datamem|data_ram~1140 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~628 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~628 .is_wysiwyg = "true";
defparam \datamem|data_ram~628 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~116 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~116 .is_wysiwyg = "true";
defparam \datamem|data_ram~116 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2923 (
// Equation(s):
// \datamem|data_ram~2923_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~628_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~116_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~628_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~116_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2923_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2923 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2923 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1652 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1652 .is_wysiwyg = "true";
defparam \datamem|data_ram~1652 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2924 (
// Equation(s):
// \datamem|data_ram~2924_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2923_combout  & ((\datamem|data_ram~1652_q ))) # (!\datamem|data_ram~2923_combout  & (\datamem|data_ram~1140_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2923_combout 
// ))))

	.dataa(\datamem|data_ram~1140_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2923_combout ),
	.datad(\datamem|data_ram~1652_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2924_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2924 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2924 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2925 (
// Equation(s):
// \datamem|data_ram~2925_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2922_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2924_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2922_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2924_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2925_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2925 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2925 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1012 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1012 .is_wysiwyg = "true";
defparam \datamem|data_ram~1012 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1524 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1524 .is_wysiwyg = "true";
defparam \datamem|data_ram~1524 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~500 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~500 .is_wysiwyg = "true";
defparam \datamem|data_ram~500 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2926 (
// Equation(s):
// \datamem|data_ram~2926_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1524_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~500_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1524_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~500_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2926_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2926 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2926 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2036 (
	.clk(\clk~input_o ),
	.d(\WriteData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2036 .is_wysiwyg = "true";
defparam \datamem|data_ram~2036 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2927 (
// Equation(s):
// \datamem|data_ram~2927_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2926_combout  & ((\datamem|data_ram~2036_q ))) # (!\datamem|data_ram~2926_combout  & (\datamem|data_ram~1012_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2926_combout 
// ))))

	.dataa(\datamem|data_ram~1012_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2926_combout ),
	.datad(\datamem|data_ram~2036_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2927_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2927 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2927 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2928 (
// Equation(s):
// \datamem|data_ram~2928_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2925_combout  & ((\datamem|data_ram~2927_combout ))) # (!\datamem|data_ram~2925_combout  & (\datamem|data_ram~2920_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2925_combout ))))

	.dataa(\datamem|data_ram~2920_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2925_combout ),
	.datad(\datamem|data_ram~2927_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2928_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2928 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2928 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2929 (
// Equation(s):
// \datamem|data_ram~2929_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2918_combout  & ((\datamem|data_ram~2928_combout ))) # (!\datamem|data_ram~2918_combout  & (\datamem|data_ram~2897_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2918_combout ))))

	.dataa(\datamem|data_ram~2897_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2918_combout ),
	.datad(\datamem|data_ram~2928_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2929_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2929 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2929 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[20]~42 (
// Equation(s):
// \rvcpu|dp|resultmux|y[20]~42_combout  = (\datamem|data_ram~2929_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[20]~36_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2929_combout  & 
// (((\rvcpu|dp|pcadd4|sum[20]~36_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2929_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[20]~36_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[20]~42 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[20]~11 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[20]~11_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[20]~20_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[20]~20_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[20]~11 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[19]~input (
	.i(Ext_WriteData[19]),
	.ibar(gnd),
	.o(\Ext_WriteData[19]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[19]~input .bus_hold = "false";
defparam \Ext_WriteData[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~691 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~691 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~691 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~819 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~819 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~819 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~563 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~563 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1408 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1408_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~819_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~563_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~819_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~563_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1408_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1408 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~947 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~947 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1409 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1409_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1408_combout  & ((\rvcpu|dp|rf|reg_file_arr~947_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1408_combout  & (\rvcpu|dp|rf|reg_file_arr~691_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1408_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~691_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1408_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~947_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1409_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1409 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~851 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~851 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~851 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~723 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~723 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~723 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~595 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~595 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1410 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1410_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~723_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~595_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~723_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~595_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1410_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1410 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1410 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~979 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~979 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1411 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1411_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1410_combout  & ((\rvcpu|dp|rf|reg_file_arr~979_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1410_combout  & (\rvcpu|dp|rf|reg_file_arr~851_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1410_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~851_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1410_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~979_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1411_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1411 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~787 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~787 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~787 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~659 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~659 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~659 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~531 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~531 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~531 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1412 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1412_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~659_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~531_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~659_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~531_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1412_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1412 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~915 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~915 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~915 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1413 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1413_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1412_combout  & ((\rvcpu|dp|rf|reg_file_arr~915_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1412_combout  & (\rvcpu|dp|rf|reg_file_arr~787_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1412_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~787_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1412_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~915_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1413_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1413 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1414 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1414_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1411_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1413_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1411_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1413_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1414_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1414 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~755 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~755 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~755 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~883 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~883 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~883 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~627 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~627 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1415 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1415_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~883_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~627_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~883_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~627_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1415_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1415 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1011 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1011 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1416 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1416_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1415_combout  & ((\rvcpu|dp|rf|reg_file_arr~1011_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1415_combout  & (\rvcpu|dp|rf|reg_file_arr~755_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1415_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~755_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1415_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1011_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1416_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1416 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1417 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1417_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1414_combout  & ((\rvcpu|dp|rf|reg_file_arr~1416_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1414_combout  & (\rvcpu|dp|rf|reg_file_arr~1409_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1414_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1409_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1414_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1416_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1417_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1417 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~211 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~211 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~211 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~147 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~147 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1418 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1418_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~179_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~147_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~179_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~147_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1418_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1418 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~243 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~243 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~243 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1419 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1419_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1418_combout  & ((\rvcpu|dp|rf|reg_file_arr~243_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1418_combout  & (\rvcpu|dp|rf|reg_file_arr~211_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1418_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~211_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1418_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~243_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1419_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1419 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~307 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~307 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~307 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~339 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~339 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~339 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~275 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~275 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1420 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1420_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~339_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~275_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~339_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~275_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1420_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1420 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1420 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~371 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~371 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~371 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1421 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1421_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1420_combout  & ((\rvcpu|dp|rf|reg_file_arr~371_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1420_combout  & (\rvcpu|dp|rf|reg_file_arr~307_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1420_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~307_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1420_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~371_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1421_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1421 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~51 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~51 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~51 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~83 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~83 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~83 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~19 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~19 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1422 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1422_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~83_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~19_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~83_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~19_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1422_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1422 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~115 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~115 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~115 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1423 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1423_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1422_combout  & ((\rvcpu|dp|rf|reg_file_arr~115_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1422_combout  & (\rvcpu|dp|rf|reg_file_arr~51_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1422_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~51_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1422_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~115_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1423_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1423 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1424 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1424_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1421_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1423_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1421_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1423_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1424_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1424 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~467 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~467 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~467 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~435 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~435 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~435 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~403 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~403 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~403 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1425 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1425_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~435_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~403_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~435_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~403_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1425_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1425 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~499 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~499 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~499 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1426 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1426_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1425_combout  & ((\rvcpu|dp|rf|reg_file_arr~499_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1425_combout  & (\rvcpu|dp|rf|reg_file_arr~467_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1425_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~467_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1425_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~499_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1426_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1426 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1427 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1427_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1424_combout  & ((\rvcpu|dp|rf|reg_file_arr~1426_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1424_combout  & (\rvcpu|dp|rf|reg_file_arr~1419_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1424_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1419_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1424_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1426_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1427_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1427 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[19]~19 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[19]~19_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1417_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1427_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1417_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1427_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[19]~19 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~19 (
// Equation(s):
// \WriteData~19_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[19]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[19]~19_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[19]~19_combout ))))

	.dataa(\Ext_WriteData[19]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[19]~19_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~19_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~19 .lut_mask = 16'hACCC;
defparam \WriteData~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~691 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~691 .is_wysiwyg = "true";
defparam \datamem|data_ram~691 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~819 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~819 .is_wysiwyg = "true";
defparam \datamem|data_ram~819 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~563 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~563 .is_wysiwyg = "true";
defparam \datamem|data_ram~563 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2846 (
// Equation(s):
// \datamem|data_ram~2846_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~819_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~563_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~819_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~563_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2846_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2846 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2846 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~947 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~947 .is_wysiwyg = "true";
defparam \datamem|data_ram~947 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2847 (
// Equation(s):
// \datamem|data_ram~2847_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2846_combout  & ((\datamem|data_ram~947_q ))) # (!\datamem|data_ram~2846_combout  & (\datamem|data_ram~691_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2846_combout ))))

	.dataa(\datamem|data_ram~691_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2846_combout ),
	.datad(\datamem|data_ram~947_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2847_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2847 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2847 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~851 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~851 .is_wysiwyg = "true";
defparam \datamem|data_ram~851 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~723 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~723 .is_wysiwyg = "true";
defparam \datamem|data_ram~723 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~595 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~595 .is_wysiwyg = "true";
defparam \datamem|data_ram~595 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2848 (
// Equation(s):
// \datamem|data_ram~2848_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~723_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~595_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~723_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~595_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2848_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2848 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2848 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~979 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~979 .is_wysiwyg = "true";
defparam \datamem|data_ram~979 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2849 (
// Equation(s):
// \datamem|data_ram~2849_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2848_combout  & ((\datamem|data_ram~979_q ))) # (!\datamem|data_ram~2848_combout  & (\datamem|data_ram~851_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2848_combout ))))

	.dataa(\datamem|data_ram~851_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2848_combout ),
	.datad(\datamem|data_ram~979_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2849_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2849 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2849 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~787 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~787 .is_wysiwyg = "true";
defparam \datamem|data_ram~787 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~659 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~659 .is_wysiwyg = "true";
defparam \datamem|data_ram~659 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~531 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~531 .is_wysiwyg = "true";
defparam \datamem|data_ram~531 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2850 (
// Equation(s):
// \datamem|data_ram~2850_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~659_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~531_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~659_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~531_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2850_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2850 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2850 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~915 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~915 .is_wysiwyg = "true";
defparam \datamem|data_ram~915 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2851 (
// Equation(s):
// \datamem|data_ram~2851_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2850_combout  & ((\datamem|data_ram~915_q ))) # (!\datamem|data_ram~2850_combout  & (\datamem|data_ram~787_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2850_combout ))))

	.dataa(\datamem|data_ram~787_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2850_combout ),
	.datad(\datamem|data_ram~915_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2851_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2851 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2851 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2852 (
// Equation(s):
// \datamem|data_ram~2852_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2849_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2851_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2849_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2851_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2852_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2852 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2852 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~755 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~755 .is_wysiwyg = "true";
defparam \datamem|data_ram~755 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~883 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~883 .is_wysiwyg = "true";
defparam \datamem|data_ram~883 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~627 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~627 .is_wysiwyg = "true";
defparam \datamem|data_ram~627 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2853 (
// Equation(s):
// \datamem|data_ram~2853_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~883_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~627_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~883_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~627_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2853_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2853 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2853 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1011 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1011 .is_wysiwyg = "true";
defparam \datamem|data_ram~1011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2854 (
// Equation(s):
// \datamem|data_ram~2854_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2853_combout  & ((\datamem|data_ram~1011_q ))) # (!\datamem|data_ram~2853_combout  & (\datamem|data_ram~755_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2853_combout 
// ))))

	.dataa(\datamem|data_ram~755_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2853_combout ),
	.datad(\datamem|data_ram~1011_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2854_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2854 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2854 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2855 (
// Equation(s):
// \datamem|data_ram~2855_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2852_combout  & ((\datamem|data_ram~2854_combout ))) # (!\datamem|data_ram~2852_combout  & (\datamem|data_ram~2847_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2852_combout ))))

	.dataa(\datamem|data_ram~2847_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2852_combout ),
	.datad(\datamem|data_ram~2854_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2855_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2855 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2855 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1363 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1363 .is_wysiwyg = "true";
defparam \datamem|data_ram~1363 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1331 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1331 .is_wysiwyg = "true";
defparam \datamem|data_ram~1331 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1299 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1299 .is_wysiwyg = "true";
defparam \datamem|data_ram~1299 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2856 (
// Equation(s):
// \datamem|data_ram~2856_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1331_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1299_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1331_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1299_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2856_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2856 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2856 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1395 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1395 .is_wysiwyg = "true";
defparam \datamem|data_ram~1395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2857 (
// Equation(s):
// \datamem|data_ram~2857_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2856_combout  & ((\datamem|data_ram~1395_q ))) # (!\datamem|data_ram~2856_combout  & (\datamem|data_ram~1363_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2856_combout 
// ))))

	.dataa(\datamem|data_ram~1363_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2856_combout ),
	.datad(\datamem|data_ram~1395_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2857_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2857 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2857 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1203 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1203 .is_wysiwyg = "true";
defparam \datamem|data_ram~1203 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1235 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1235 .is_wysiwyg = "true";
defparam \datamem|data_ram~1235 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1171 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1171 .is_wysiwyg = "true";
defparam \datamem|data_ram~1171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2858 (
// Equation(s):
// \datamem|data_ram~2858_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1235_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1171_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1235_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1171_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2858_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2858 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2858 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1267 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1267 .is_wysiwyg = "true";
defparam \datamem|data_ram~1267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2859 (
// Equation(s):
// \datamem|data_ram~2859_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2858_combout  & ((\datamem|data_ram~1267_q ))) # (!\datamem|data_ram~2858_combout  & (\datamem|data_ram~1203_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2858_combout 
// ))))

	.dataa(\datamem|data_ram~1203_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2858_combout ),
	.datad(\datamem|data_ram~1267_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2859_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2859 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2859 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1107 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1107 .is_wysiwyg = "true";
defparam \datamem|data_ram~1107 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1075 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1075 .is_wysiwyg = "true";
defparam \datamem|data_ram~1075 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1043 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1043 .is_wysiwyg = "true";
defparam \datamem|data_ram~1043 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2860 (
// Equation(s):
// \datamem|data_ram~2860_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1075_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1043_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1075_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1043_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2860_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2860 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2860 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1139 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1139 .is_wysiwyg = "true";
defparam \datamem|data_ram~1139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2861 (
// Equation(s):
// \datamem|data_ram~2861_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2860_combout  & ((\datamem|data_ram~1139_q ))) # (!\datamem|data_ram~2860_combout  & (\datamem|data_ram~1107_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2860_combout 
// ))))

	.dataa(\datamem|data_ram~1107_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2860_combout ),
	.datad(\datamem|data_ram~1139_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2861_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2861 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2861 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2862 (
// Equation(s):
// \datamem|data_ram~2862_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2859_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2861_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2859_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2861_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2862_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2862 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2862 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1459 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1459 .is_wysiwyg = "true";
defparam \datamem|data_ram~1459 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1491 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1491 .is_wysiwyg = "true";
defparam \datamem|data_ram~1491 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1427 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1427 .is_wysiwyg = "true";
defparam \datamem|data_ram~1427 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2863 (
// Equation(s):
// \datamem|data_ram~2863_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1491_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1427_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1491_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1427_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2863_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2863 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2863 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1523 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1523 .is_wysiwyg = "true";
defparam \datamem|data_ram~1523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2864 (
// Equation(s):
// \datamem|data_ram~2864_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2863_combout  & ((\datamem|data_ram~1523_q ))) # (!\datamem|data_ram~2863_combout  & (\datamem|data_ram~1459_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2863_combout 
// ))))

	.dataa(\datamem|data_ram~1459_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2863_combout ),
	.datad(\datamem|data_ram~1523_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2864_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2864 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2864 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2865 (
// Equation(s):
// \datamem|data_ram~2865_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2862_combout  & ((\datamem|data_ram~2864_combout ))) # (!\datamem|data_ram~2862_combout  & (\datamem|data_ram~2857_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2862_combout ))))

	.dataa(\datamem|data_ram~2857_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2862_combout ),
	.datad(\datamem|data_ram~2864_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2865_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2865 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2865 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~211 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~211 .is_wysiwyg = "true";
defparam \datamem|data_ram~211 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~179 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~179 .is_wysiwyg = "true";
defparam \datamem|data_ram~179 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~147 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~147 .is_wysiwyg = "true";
defparam \datamem|data_ram~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2866 (
// Equation(s):
// \datamem|data_ram~2866_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~179_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~147_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~179_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~147_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2866_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2866 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2866 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~243 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~243 .is_wysiwyg = "true";
defparam \datamem|data_ram~243 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2867 (
// Equation(s):
// \datamem|data_ram~2867_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2866_combout  & ((\datamem|data_ram~243_q ))) # (!\datamem|data_ram~2866_combout  & (\datamem|data_ram~211_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2866_combout ))))

	.dataa(\datamem|data_ram~211_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2866_combout ),
	.datad(\datamem|data_ram~243_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2867_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2867 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2867 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~307 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~307 .is_wysiwyg = "true";
defparam \datamem|data_ram~307 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~339 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~339 .is_wysiwyg = "true";
defparam \datamem|data_ram~339 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~275 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~275 .is_wysiwyg = "true";
defparam \datamem|data_ram~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2868 (
// Equation(s):
// \datamem|data_ram~2868_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~339_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~275_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~339_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~275_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2868_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2868 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2868 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~371 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~371 .is_wysiwyg = "true";
defparam \datamem|data_ram~371 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2869 (
// Equation(s):
// \datamem|data_ram~2869_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2868_combout  & ((\datamem|data_ram~371_q ))) # (!\datamem|data_ram~2868_combout  & (\datamem|data_ram~307_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2868_combout ))))

	.dataa(\datamem|data_ram~307_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2868_combout ),
	.datad(\datamem|data_ram~371_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2869_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2869 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2869 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~51 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~51 .is_wysiwyg = "true";
defparam \datamem|data_ram~51 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~83 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~83 .is_wysiwyg = "true";
defparam \datamem|data_ram~83 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~19 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~19 .is_wysiwyg = "true";
defparam \datamem|data_ram~19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2870 (
// Equation(s):
// \datamem|data_ram~2870_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~83_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~19_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~83_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~19_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2870_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2870 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2870 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~115 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~115 .is_wysiwyg = "true";
defparam \datamem|data_ram~115 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2871 (
// Equation(s):
// \datamem|data_ram~2871_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2870_combout  & ((\datamem|data_ram~115_q ))) # (!\datamem|data_ram~2870_combout  & (\datamem|data_ram~51_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2870_combout ))))

	.dataa(\datamem|data_ram~51_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2870_combout ),
	.datad(\datamem|data_ram~115_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2871_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2871 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2871 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2872 (
// Equation(s):
// \datamem|data_ram~2872_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2869_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2871_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2869_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2871_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2872_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2872 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2872 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~467 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~467 .is_wysiwyg = "true";
defparam \datamem|data_ram~467 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~435 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~435 .is_wysiwyg = "true";
defparam \datamem|data_ram~435 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~403 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~403 .is_wysiwyg = "true";
defparam \datamem|data_ram~403 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2873 (
// Equation(s):
// \datamem|data_ram~2873_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~435_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~403_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~435_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~403_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2873_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2873 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2873 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~499 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~499 .is_wysiwyg = "true";
defparam \datamem|data_ram~499 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2874 (
// Equation(s):
// \datamem|data_ram~2874_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2873_combout  & ((\datamem|data_ram~499_q ))) # (!\datamem|data_ram~2873_combout  & (\datamem|data_ram~467_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2873_combout ))))

	.dataa(\datamem|data_ram~467_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2873_combout ),
	.datad(\datamem|data_ram~499_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2874_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2874 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2874 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2875 (
// Equation(s):
// \datamem|data_ram~2875_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2872_combout  & ((\datamem|data_ram~2874_combout ))) # (!\datamem|data_ram~2872_combout  & (\datamem|data_ram~2867_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2872_combout ))))

	.dataa(\datamem|data_ram~2867_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2872_combout ),
	.datad(\datamem|data_ram~2874_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2875_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2875 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2875 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2876 (
// Equation(s):
// \datamem|data_ram~2876_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2865_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2875_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2865_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2875_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2876_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2876 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2876 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1747 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1747 .is_wysiwyg = "true";
defparam \datamem|data_ram~1747 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1875 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1875 .is_wysiwyg = "true";
defparam \datamem|data_ram~1875 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1619 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1619 .is_wysiwyg = "true";
defparam \datamem|data_ram~1619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2877 (
// Equation(s):
// \datamem|data_ram~2877_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1875_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1619_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1875_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1619_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2877_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2877 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2877 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2003 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2003 .is_wysiwyg = "true";
defparam \datamem|data_ram~2003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2878 (
// Equation(s):
// \datamem|data_ram~2878_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2877_combout  & ((\datamem|data_ram~2003_q ))) # (!\datamem|data_ram~2877_combout  & (\datamem|data_ram~1747_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2877_combout 
// ))))

	.dataa(\datamem|data_ram~1747_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2877_combout ),
	.datad(\datamem|data_ram~2003_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2878_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2878 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2878 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1843 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1843 .is_wysiwyg = "true";
defparam \datamem|data_ram~1843 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1715 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1715 .is_wysiwyg = "true";
defparam \datamem|data_ram~1715 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1587 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1587 .is_wysiwyg = "true";
defparam \datamem|data_ram~1587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2879 (
// Equation(s):
// \datamem|data_ram~2879_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1715_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1587_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1715_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1587_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2879_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2879 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2879 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1971 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1971 .is_wysiwyg = "true";
defparam \datamem|data_ram~1971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2880 (
// Equation(s):
// \datamem|data_ram~2880_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2879_combout  & ((\datamem|data_ram~1971_q ))) # (!\datamem|data_ram~2879_combout  & (\datamem|data_ram~1843_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2879_combout 
// ))))

	.dataa(\datamem|data_ram~1843_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2879_combout ),
	.datad(\datamem|data_ram~1971_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2880_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2880 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2880 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1683 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1683 .is_wysiwyg = "true";
defparam \datamem|data_ram~1683 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1811 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1811 .is_wysiwyg = "true";
defparam \datamem|data_ram~1811 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1555 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1555 .is_wysiwyg = "true";
defparam \datamem|data_ram~1555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2881 (
// Equation(s):
// \datamem|data_ram~2881_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1811_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1555_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1811_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1555_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2881_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2881 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2881 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1939 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1939 .is_wysiwyg = "true";
defparam \datamem|data_ram~1939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2882 (
// Equation(s):
// \datamem|data_ram~2882_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2881_combout  & ((\datamem|data_ram~1939_q ))) # (!\datamem|data_ram~2881_combout  & (\datamem|data_ram~1683_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2881_combout 
// ))))

	.dataa(\datamem|data_ram~1683_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2881_combout ),
	.datad(\datamem|data_ram~1939_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2882_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2882 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2882 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2883 (
// Equation(s):
// \datamem|data_ram~2883_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2880_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2882_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2880_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2882_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2883_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2883 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2883 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1907 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1907 .is_wysiwyg = "true";
defparam \datamem|data_ram~1907 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1779 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1779 .is_wysiwyg = "true";
defparam \datamem|data_ram~1779 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1651 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1651 .is_wysiwyg = "true";
defparam \datamem|data_ram~1651 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2884 (
// Equation(s):
// \datamem|data_ram~2884_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1779_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1651_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1779_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1651_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2884_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2884 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2884 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2035 (
	.clk(\clk~input_o ),
	.d(\WriteData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2035 .is_wysiwyg = "true";
defparam \datamem|data_ram~2035 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2885 (
// Equation(s):
// \datamem|data_ram~2885_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2884_combout  & ((\datamem|data_ram~2035_q ))) # (!\datamem|data_ram~2884_combout  & (\datamem|data_ram~1907_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2884_combout 
// ))))

	.dataa(\datamem|data_ram~1907_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2884_combout ),
	.datad(\datamem|data_ram~2035_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2885_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2885 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2885 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2886 (
// Equation(s):
// \datamem|data_ram~2886_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2883_combout  & ((\datamem|data_ram~2885_combout ))) # (!\datamem|data_ram~2883_combout  & (\datamem|data_ram~2878_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2883_combout ))))

	.dataa(\datamem|data_ram~2878_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2883_combout ),
	.datad(\datamem|data_ram~2885_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2886_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2886 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2886 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2887 (
// Equation(s):
// \datamem|data_ram~2887_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2876_combout  & ((\datamem|data_ram~2886_combout ))) # (!\datamem|data_ram~2876_combout  & (\datamem|data_ram~2855_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2876_combout ))))

	.dataa(\datamem|data_ram~2855_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2876_combout ),
	.datad(\datamem|data_ram~2886_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2887_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2887 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2887 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[19]~40 (
// Equation(s):
// \rvcpu|dp|resultmux|y[19]~40_combout  = (\datamem|data_ram~2887_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[19]~34_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2887_combout  & 
// (((\rvcpu|dp|pcadd4|sum[19]~34_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2887_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[19]~34_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[19]~40 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[19]~12 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[19]~12_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[19]~19_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[19]~19_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[19]~12 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[18]~input (
	.i(Ext_WriteData[18]),
	.ibar(gnd),
	.o(\Ext_WriteData[18]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[18]~input .bus_hold = "false";
defparam \Ext_WriteData[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~722 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~722 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~722 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~850 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~850 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~850 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~594 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~594 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~594 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1388 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1388_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~850_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~594_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~850_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~594_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1388_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1388 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~978 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~978 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~978 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1389 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1389_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1388_combout  & ((\rvcpu|dp|rf|reg_file_arr~978_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1388_combout  & (\rvcpu|dp|rf|reg_file_arr~722_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1388_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~722_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1388_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~978_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1389_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1389 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~818 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~818 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~818 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~690 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~690 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~690 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~562 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~562 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~562 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1390 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1390_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~690_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~562_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~690_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~562_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1390_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1390 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1390 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~946 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~946 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~946 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1391 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1391_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1390_combout  & ((\rvcpu|dp|rf|reg_file_arr~946_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1390_combout  & (\rvcpu|dp|rf|reg_file_arr~818_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1390_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~818_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1390_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~946_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1391_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1391 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~658 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~658 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~658 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~786 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~786 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~786 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~530 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~530 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~530 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1392 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1392_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~786_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~530_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~786_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~530_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1392_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1392 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~914 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~914 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~914 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1393 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1393_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1392_combout  & ((\rvcpu|dp|rf|reg_file_arr~914_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1392_combout  & (\rvcpu|dp|rf|reg_file_arr~658_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1392_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~658_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1392_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~914_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1393_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1393 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1394 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1394_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1391_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1393_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1391_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1393_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1394_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1394 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~882 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~882 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~882 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~754 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~754 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~754 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~626 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~626 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~626 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1395 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1395_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~754_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~626_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~754_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~626_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1395_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1395 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1010 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1010 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1010 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1396 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1396_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1395_combout  & ((\rvcpu|dp|rf|reg_file_arr~1010_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1395_combout  & (\rvcpu|dp|rf|reg_file_arr~882_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1395_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~882_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1395_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1010_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1396_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1396 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1397 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1397_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1394_combout  & ((\rvcpu|dp|rf|reg_file_arr~1396_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1394_combout  & (\rvcpu|dp|rf|reg_file_arr~1389_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1394_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1389_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1394_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1396_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1397_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1397 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1397 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~338 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~338 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~338 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~306 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~306 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~306 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~274 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~274 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1398 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1398_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~306_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~274_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~306_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~274_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1398_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1398 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~370 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~370 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~370 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1399 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1399_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1398_combout  & ((\rvcpu|dp|rf|reg_file_arr~370_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1398_combout  & (\rvcpu|dp|rf|reg_file_arr~338_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1398_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~338_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1398_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~370_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1399_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1399 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~210 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~210 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~210 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~146 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~146 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1400 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1400_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~210_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~146_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~210_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~146_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1400_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1400 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1400 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~242 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~242 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~242 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1401 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1401_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1400_combout  & ((\rvcpu|dp|rf|reg_file_arr~242_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1400_combout  & (\rvcpu|dp|rf|reg_file_arr~178_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1400_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~178_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1400_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~242_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1401_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1401 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~82 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~82 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~82 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~50 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~50 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~50 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~18 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~18 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1402 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1402_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~50_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~18_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~50_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~18_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1402_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1402 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1402 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~114 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~114 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~114 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1403 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1403_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1402_combout  & ((\rvcpu|dp|rf|reg_file_arr~114_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1402_combout  & (\rvcpu|dp|rf|reg_file_arr~82_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1402_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~82_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1402_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~114_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1403_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1403 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1404 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1404_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1401_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1403_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1401_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1403_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1404_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1404 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~434 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~434 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~434 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~466 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~466 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~466 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~402 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~402 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~402 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1405 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1405_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~466_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~402_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~466_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~402_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1405_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1405 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~498 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~498 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~498 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1406 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1406_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1405_combout  & ((\rvcpu|dp|rf|reg_file_arr~498_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1405_combout  & (\rvcpu|dp|rf|reg_file_arr~434_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1405_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~434_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1405_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~498_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1406_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1406 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1407 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1407_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1404_combout  & ((\rvcpu|dp|rf|reg_file_arr~1406_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1404_combout  & (\rvcpu|dp|rf|reg_file_arr~1399_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1404_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1399_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1404_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1406_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1407_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1407 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[18]~18 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[18]~18_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1397_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1407_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1397_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1407_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[18]~18 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~18 (
// Equation(s):
// \WriteData~18_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[18]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[18]~18_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[18]~18_combout ))))

	.dataa(\Ext_WriteData[18]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[18]~18_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~18_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~18 .lut_mask = 16'hACCC;
defparam \WriteData~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~818 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~818 .is_wysiwyg = "true";
defparam \datamem|data_ram~818 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1330 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1330 .is_wysiwyg = "true";
defparam \datamem|data_ram~1330 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~306 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~306 .is_wysiwyg = "true";
defparam \datamem|data_ram~306 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2804 (
// Equation(s):
// \datamem|data_ram~2804_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1330_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~306_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1330_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~306_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2804_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2804 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2804 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1842 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1842 .is_wysiwyg = "true";
defparam \datamem|data_ram~1842 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2805 (
// Equation(s):
// \datamem|data_ram~2805_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2804_combout  & ((\datamem|data_ram~1842_q ))) # (!\datamem|data_ram~2804_combout  & (\datamem|data_ram~818_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2804_combout 
// ))))

	.dataa(\datamem|data_ram~818_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2804_combout ),
	.datad(\datamem|data_ram~1842_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2805_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2805 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2805 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1362 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1362 .is_wysiwyg = "true";
defparam \datamem|data_ram~1362 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~850 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~850 .is_wysiwyg = "true";
defparam \datamem|data_ram~850 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~338 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~338 .is_wysiwyg = "true";
defparam \datamem|data_ram~338 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2806 (
// Equation(s):
// \datamem|data_ram~2806_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~850_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~338_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~850_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~338_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2806_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2806 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2806 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1874 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1874 .is_wysiwyg = "true";
defparam \datamem|data_ram~1874 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2807 (
// Equation(s):
// \datamem|data_ram~2807_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2806_combout  & ((\datamem|data_ram~1874_q ))) # (!\datamem|data_ram~2806_combout  & (\datamem|data_ram~1362_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2806_combout 
// ))))

	.dataa(\datamem|data_ram~1362_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2806_combout ),
	.datad(\datamem|data_ram~1874_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2807_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2807 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2807 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1298 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1298 .is_wysiwyg = "true";
defparam \datamem|data_ram~1298 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~786 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~786 .is_wysiwyg = "true";
defparam \datamem|data_ram~786 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~274 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~274 .is_wysiwyg = "true";
defparam \datamem|data_ram~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2808 (
// Equation(s):
// \datamem|data_ram~2808_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~786_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~274_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~786_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~274_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2808_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2808 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2808 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1810 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1810 .is_wysiwyg = "true";
defparam \datamem|data_ram~1810 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2809 (
// Equation(s):
// \datamem|data_ram~2809_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2808_combout  & ((\datamem|data_ram~1810_q ))) # (!\datamem|data_ram~2808_combout  & (\datamem|data_ram~1298_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2808_combout 
// ))))

	.dataa(\datamem|data_ram~1298_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2808_combout ),
	.datad(\datamem|data_ram~1810_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2809_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2809 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2809 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2810 (
// Equation(s):
// \datamem|data_ram~2810_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2807_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2809_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2807_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2809_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2810_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2810 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2810 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~882 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~882 .is_wysiwyg = "true";
defparam \datamem|data_ram~882 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1394 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1394 .is_wysiwyg = "true";
defparam \datamem|data_ram~1394 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~370 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~370 .is_wysiwyg = "true";
defparam \datamem|data_ram~370 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2811 (
// Equation(s):
// \datamem|data_ram~2811_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1394_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~370_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1394_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~370_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2811_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2811 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2811 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1906 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1906 .is_wysiwyg = "true";
defparam \datamem|data_ram~1906 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2812 (
// Equation(s):
// \datamem|data_ram~2812_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2811_combout  & ((\datamem|data_ram~1906_q ))) # (!\datamem|data_ram~2811_combout  & (\datamem|data_ram~882_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2811_combout 
// ))))

	.dataa(\datamem|data_ram~882_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2811_combout ),
	.datad(\datamem|data_ram~1906_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2812_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2812 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2812 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2813 (
// Equation(s):
// \datamem|data_ram~2813_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2810_combout  & ((\datamem|data_ram~2812_combout ))) # (!\datamem|data_ram~2810_combout  & (\datamem|data_ram~2805_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2810_combout ))))

	.dataa(\datamem|data_ram~2805_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2810_combout ),
	.datad(\datamem|data_ram~2812_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2813_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2813 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2813 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1234 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1234 .is_wysiwyg = "true";
defparam \datamem|data_ram~1234 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~722 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~722 .is_wysiwyg = "true";
defparam \datamem|data_ram~722 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~210 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~210 .is_wysiwyg = "true";
defparam \datamem|data_ram~210 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2814 (
// Equation(s):
// \datamem|data_ram~2814_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~722_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~210_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~722_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~210_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2814_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2814 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2814 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1746 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1746 .is_wysiwyg = "true";
defparam \datamem|data_ram~1746 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2815 (
// Equation(s):
// \datamem|data_ram~2815_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2814_combout  & ((\datamem|data_ram~1746_q ))) # (!\datamem|data_ram~2814_combout  & (\datamem|data_ram~1234_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2814_combout 
// ))))

	.dataa(\datamem|data_ram~1234_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2814_combout ),
	.datad(\datamem|data_ram~1746_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2815_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2815 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2815 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~690 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~690 .is_wysiwyg = "true";
defparam \datamem|data_ram~690 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1202 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1202 .is_wysiwyg = "true";
defparam \datamem|data_ram~1202 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~178 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~178 .is_wysiwyg = "true";
defparam \datamem|data_ram~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2816 (
// Equation(s):
// \datamem|data_ram~2816_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1202_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~178_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1202_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~178_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2816_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2816 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2816 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1714 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1714 .is_wysiwyg = "true";
defparam \datamem|data_ram~1714 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2817 (
// Equation(s):
// \datamem|data_ram~2817_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2816_combout  & ((\datamem|data_ram~1714_q ))) # (!\datamem|data_ram~2816_combout  & (\datamem|data_ram~690_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2816_combout 
// ))))

	.dataa(\datamem|data_ram~690_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2816_combout ),
	.datad(\datamem|data_ram~1714_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2817_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2817 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2817 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1170 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1170 .is_wysiwyg = "true";
defparam \datamem|data_ram~1170 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~658 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~658 .is_wysiwyg = "true";
defparam \datamem|data_ram~658 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~146 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~146 .is_wysiwyg = "true";
defparam \datamem|data_ram~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2818 (
// Equation(s):
// \datamem|data_ram~2818_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~658_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~146_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~658_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~146_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2818_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2818 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2818 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1682 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1682 .is_wysiwyg = "true";
defparam \datamem|data_ram~1682 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2819 (
// Equation(s):
// \datamem|data_ram~2819_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2818_combout  & ((\datamem|data_ram~1682_q ))) # (!\datamem|data_ram~2818_combout  & (\datamem|data_ram~1170_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2818_combout 
// ))))

	.dataa(\datamem|data_ram~1170_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2818_combout ),
	.datad(\datamem|data_ram~1682_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2819_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2819 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2819 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2820 (
// Equation(s):
// \datamem|data_ram~2820_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2817_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2819_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2817_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2819_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2820_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2820 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2820 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~754 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~754 .is_wysiwyg = "true";
defparam \datamem|data_ram~754 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1266 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1266 .is_wysiwyg = "true";
defparam \datamem|data_ram~1266 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~242 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~242 .is_wysiwyg = "true";
defparam \datamem|data_ram~242 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2821 (
// Equation(s):
// \datamem|data_ram~2821_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1266_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~242_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1266_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~242_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2821_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2821 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2821 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1778 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1778 .is_wysiwyg = "true";
defparam \datamem|data_ram~1778 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2822 (
// Equation(s):
// \datamem|data_ram~2822_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2821_combout  & ((\datamem|data_ram~1778_q ))) # (!\datamem|data_ram~2821_combout  & (\datamem|data_ram~754_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2821_combout 
// ))))

	.dataa(\datamem|data_ram~754_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2821_combout ),
	.datad(\datamem|data_ram~1778_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2822_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2822 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2822 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2823 (
// Equation(s):
// \datamem|data_ram~2823_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2820_combout  & ((\datamem|data_ram~2822_combout ))) # (!\datamem|data_ram~2820_combout  & (\datamem|data_ram~2815_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2820_combout ))))

	.dataa(\datamem|data_ram~2815_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2820_combout ),
	.datad(\datamem|data_ram~2822_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2823_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2823 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2823 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~562 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~562 .is_wysiwyg = "true";
defparam \datamem|data_ram~562 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1074 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1074 .is_wysiwyg = "true";
defparam \datamem|data_ram~1074 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~50 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~50 .is_wysiwyg = "true";
defparam \datamem|data_ram~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2824 (
// Equation(s):
// \datamem|data_ram~2824_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1074_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~50_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1074_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~50_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2824_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2824 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2824 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1586 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1586 .is_wysiwyg = "true";
defparam \datamem|data_ram~1586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2825 (
// Equation(s):
// \datamem|data_ram~2825_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2824_combout  & ((\datamem|data_ram~1586_q ))) # (!\datamem|data_ram~2824_combout  & (\datamem|data_ram~562_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2824_combout 
// ))))

	.dataa(\datamem|data_ram~562_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2824_combout ),
	.datad(\datamem|data_ram~1586_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2825_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2825 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2825 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1106 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1106 .is_wysiwyg = "true";
defparam \datamem|data_ram~1106 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~594 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~594 .is_wysiwyg = "true";
defparam \datamem|data_ram~594 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~82 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~82 .is_wysiwyg = "true";
defparam \datamem|data_ram~82 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2826 (
// Equation(s):
// \datamem|data_ram~2826_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~594_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~82_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~594_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~82_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2826_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2826 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2826 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1618 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1618 .is_wysiwyg = "true";
defparam \datamem|data_ram~1618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2827 (
// Equation(s):
// \datamem|data_ram~2827_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2826_combout  & ((\datamem|data_ram~1618_q ))) # (!\datamem|data_ram~2826_combout  & (\datamem|data_ram~1106_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2826_combout 
// ))))

	.dataa(\datamem|data_ram~1106_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2826_combout ),
	.datad(\datamem|data_ram~1618_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2827_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2827 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2827 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1042 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1042 .is_wysiwyg = "true";
defparam \datamem|data_ram~1042 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~530 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~530 .is_wysiwyg = "true";
defparam \datamem|data_ram~530 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~18 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~18 .is_wysiwyg = "true";
defparam \datamem|data_ram~18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2828 (
// Equation(s):
// \datamem|data_ram~2828_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~530_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~18_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~530_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~18_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2828_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2828 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2828 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1554 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1554 .is_wysiwyg = "true";
defparam \datamem|data_ram~1554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2829 (
// Equation(s):
// \datamem|data_ram~2829_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2828_combout  & ((\datamem|data_ram~1554_q ))) # (!\datamem|data_ram~2828_combout  & (\datamem|data_ram~1042_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2828_combout 
// ))))

	.dataa(\datamem|data_ram~1042_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2828_combout ),
	.datad(\datamem|data_ram~1554_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2829_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2829 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2829 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2830 (
// Equation(s):
// \datamem|data_ram~2830_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2827_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2829_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2827_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2829_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2830_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2830 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2830 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~626 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~626 .is_wysiwyg = "true";
defparam \datamem|data_ram~626 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1138 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1138 .is_wysiwyg = "true";
defparam \datamem|data_ram~1138 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~114 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~114 .is_wysiwyg = "true";
defparam \datamem|data_ram~114 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2831 (
// Equation(s):
// \datamem|data_ram~2831_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1138_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~114_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1138_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~114_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2831_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2831 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2831 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1650 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1650 .is_wysiwyg = "true";
defparam \datamem|data_ram~1650 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2832 (
// Equation(s):
// \datamem|data_ram~2832_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2831_combout  & ((\datamem|data_ram~1650_q ))) # (!\datamem|data_ram~2831_combout  & (\datamem|data_ram~626_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2831_combout 
// ))))

	.dataa(\datamem|data_ram~626_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2831_combout ),
	.datad(\datamem|data_ram~1650_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2832_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2832 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2832 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2833 (
// Equation(s):
// \datamem|data_ram~2833_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2830_combout  & ((\datamem|data_ram~2832_combout ))) # (!\datamem|data_ram~2830_combout  & (\datamem|data_ram~2825_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2830_combout ))))

	.dataa(\datamem|data_ram~2825_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2830_combout ),
	.datad(\datamem|data_ram~2832_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2833_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2833 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2833 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2834 (
// Equation(s):
// \datamem|data_ram~2834_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2823_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2833_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2823_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2833_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2834_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2834 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2834 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1490 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1490 .is_wysiwyg = "true";
defparam \datamem|data_ram~1490 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~978 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~978 .is_wysiwyg = "true";
defparam \datamem|data_ram~978 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~466 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~466 .is_wysiwyg = "true";
defparam \datamem|data_ram~466 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2835 (
// Equation(s):
// \datamem|data_ram~2835_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~978_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~466_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~978_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~466_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2835_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2835 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2835 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2002 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2002 .is_wysiwyg = "true";
defparam \datamem|data_ram~2002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2836 (
// Equation(s):
// \datamem|data_ram~2836_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2835_combout  & ((\datamem|data_ram~2002_q ))) # (!\datamem|data_ram~2835_combout  & (\datamem|data_ram~1490_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2835_combout 
// ))))

	.dataa(\datamem|data_ram~1490_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2835_combout ),
	.datad(\datamem|data_ram~2002_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2836_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2836 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2836 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~946 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~946 .is_wysiwyg = "true";
defparam \datamem|data_ram~946 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1458 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1458 .is_wysiwyg = "true";
defparam \datamem|data_ram~1458 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~434 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~434 .is_wysiwyg = "true";
defparam \datamem|data_ram~434 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2837 (
// Equation(s):
// \datamem|data_ram~2837_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1458_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~434_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1458_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~434_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2837_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2837 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2837 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1970 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1970 .is_wysiwyg = "true";
defparam \datamem|data_ram~1970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2838 (
// Equation(s):
// \datamem|data_ram~2838_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2837_combout  & ((\datamem|data_ram~1970_q ))) # (!\datamem|data_ram~2837_combout  & (\datamem|data_ram~946_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2837_combout 
// ))))

	.dataa(\datamem|data_ram~946_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2837_combout ),
	.datad(\datamem|data_ram~1970_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2838_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2838 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2838 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1426 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1426 .is_wysiwyg = "true";
defparam \datamem|data_ram~1426 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~914 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~914 .is_wysiwyg = "true";
defparam \datamem|data_ram~914 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~402 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~402 .is_wysiwyg = "true";
defparam \datamem|data_ram~402 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2839 (
// Equation(s):
// \datamem|data_ram~2839_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~914_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~402_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~914_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~402_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2839_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2839 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2839 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1938 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1938 .is_wysiwyg = "true";
defparam \datamem|data_ram~1938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2840 (
// Equation(s):
// \datamem|data_ram~2840_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2839_combout  & ((\datamem|data_ram~1938_q ))) # (!\datamem|data_ram~2839_combout  & (\datamem|data_ram~1426_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2839_combout 
// ))))

	.dataa(\datamem|data_ram~1426_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2839_combout ),
	.datad(\datamem|data_ram~1938_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2840_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2840 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2840 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2841 (
// Equation(s):
// \datamem|data_ram~2841_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2838_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2840_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2838_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2840_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2841_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2841 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2841 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1010 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1010 .is_wysiwyg = "true";
defparam \datamem|data_ram~1010 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1522 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1522 .is_wysiwyg = "true";
defparam \datamem|data_ram~1522 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~498 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~498 .is_wysiwyg = "true";
defparam \datamem|data_ram~498 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2842 (
// Equation(s):
// \datamem|data_ram~2842_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1522_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~498_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1522_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~498_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2842_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2842 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2842 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2034 (
	.clk(\clk~input_o ),
	.d(\WriteData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2034 .is_wysiwyg = "true";
defparam \datamem|data_ram~2034 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2843 (
// Equation(s):
// \datamem|data_ram~2843_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2842_combout  & ((\datamem|data_ram~2034_q ))) # (!\datamem|data_ram~2842_combout  & (\datamem|data_ram~1010_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2842_combout 
// ))))

	.dataa(\datamem|data_ram~1010_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2842_combout ),
	.datad(\datamem|data_ram~2034_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2843_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2843 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2843 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2844 (
// Equation(s):
// \datamem|data_ram~2844_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2841_combout  & ((\datamem|data_ram~2843_combout ))) # (!\datamem|data_ram~2841_combout  & (\datamem|data_ram~2836_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2841_combout ))))

	.dataa(\datamem|data_ram~2836_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2841_combout ),
	.datad(\datamem|data_ram~2843_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2844_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2844 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2844 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2845 (
// Equation(s):
// \datamem|data_ram~2845_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2834_combout  & ((\datamem|data_ram~2844_combout ))) # (!\datamem|data_ram~2834_combout  & (\datamem|data_ram~2813_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2834_combout ))))

	.dataa(\datamem|data_ram~2813_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2834_combout ),
	.datad(\datamem|data_ram~2844_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2845_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2845 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2845 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[18]~38 (
// Equation(s):
// \rvcpu|dp|resultmux|y[18]~38_combout  = (\datamem|data_ram~2845_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[18]~32_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2845_combout  & 
// (((\rvcpu|dp|pcadd4|sum[18]~32_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2845_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[18]~32_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[18]~38 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[18]~13 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[18]~13_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[18]~18_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[18]~18_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[18]~13 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[17]~input (
	.i(Ext_WriteData[17]),
	.ibar(gnd),
	.o(\Ext_WriteData[17]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[17]~input .bus_hold = "false";
defparam \Ext_WriteData[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~689 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~689 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~689 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~817 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~817 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~817 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~561 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~561 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~561 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1368 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1368_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~817_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~561_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~817_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~561_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1368_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1368 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~945 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~945 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~945 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1369 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1369_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1368_combout  & ((\rvcpu|dp|rf|reg_file_arr~945_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1368_combout  & (\rvcpu|dp|rf|reg_file_arr~689_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1368_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~689_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1368_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~945_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1369_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1369 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~849 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~849 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~849 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~721 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~721 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~721 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~593 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~593 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~593 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1370 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1370_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~721_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~593_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~721_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~593_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1370_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1370 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1370 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~977 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~977 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~977 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1371 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1371_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1370_combout  & ((\rvcpu|dp|rf|reg_file_arr~977_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1370_combout  & (\rvcpu|dp|rf|reg_file_arr~849_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1370_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~849_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1370_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~977_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1371_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1371 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~785 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~785 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~785 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~657 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~657 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~657 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~529 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~529 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~529 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1372 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1372_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~657_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~529_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~657_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~529_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1372_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1372 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~913 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~913 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~913 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1373 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1373_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1372_combout  & ((\rvcpu|dp|rf|reg_file_arr~913_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1372_combout  & (\rvcpu|dp|rf|reg_file_arr~785_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1372_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~785_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1372_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~913_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1373_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1373 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1374 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1374_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1371_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1373_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1371_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1373_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1374_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1374 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~753 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~753 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~753 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~881 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~881 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~881 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~625 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~625 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~625 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1375 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1375_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~881_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~625_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~881_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~625_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1375_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1375 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1375 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1009 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1009 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1009 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1376 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1376_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1375_combout  & ((\rvcpu|dp|rf|reg_file_arr~1009_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1375_combout  & (\rvcpu|dp|rf|reg_file_arr~753_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1375_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~753_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1375_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1009_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1376_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1376 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1377 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1377_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1374_combout  & ((\rvcpu|dp|rf|reg_file_arr~1376_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1374_combout  & (\rvcpu|dp|rf|reg_file_arr~1369_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1374_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1369_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1374_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1376_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1377_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1377 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1377 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~209 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~209 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~209 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~145 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~145 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1378 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1378_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~177_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~145_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~177_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~145_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1378_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1378 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~241 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~241 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~241 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1379 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1379_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1378_combout  & ((\rvcpu|dp|rf|reg_file_arr~241_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1378_combout  & (\rvcpu|dp|rf|reg_file_arr~209_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1378_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~209_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1378_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~241_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1379_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1379 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~305 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~305 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~305 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~337 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~337 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~337 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~273 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~273 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1380 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1380_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~337_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~273_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~337_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~273_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1380_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1380 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1380 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~369 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~369 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~369 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1381 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1381_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1380_combout  & ((\rvcpu|dp|rf|reg_file_arr~369_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1380_combout  & (\rvcpu|dp|rf|reg_file_arr~305_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1380_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~305_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1380_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~369_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1381_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1381 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1381 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~49 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~49 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~49 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~81 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~81 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~81 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~17 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~17 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~17 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1382 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1382_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~81_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~17_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~81_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~17_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1382_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1382 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~113 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~113 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~113 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1383 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1383_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1382_combout  & ((\rvcpu|dp|rf|reg_file_arr~113_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1382_combout  & (\rvcpu|dp|rf|reg_file_arr~49_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1382_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~49_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1382_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~113_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1383_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1383 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1384 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1384_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1381_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1383_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1381_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1383_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1384_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1384 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~465 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~465 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~465 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~433 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~433 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~433 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~401 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~401 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1385 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1385_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~433_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~401_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~433_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~401_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1385_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1385 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~497 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~497 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~497 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1386 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1386_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1385_combout  & ((\rvcpu|dp|rf|reg_file_arr~497_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1385_combout  & (\rvcpu|dp|rf|reg_file_arr~465_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1385_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~465_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1385_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~497_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1386_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1386 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1387 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1387_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1384_combout  & ((\rvcpu|dp|rf|reg_file_arr~1386_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1384_combout  & (\rvcpu|dp|rf|reg_file_arr~1379_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1384_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1379_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1384_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1386_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1387_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1387 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[17]~17 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[17]~17_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1377_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1387_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1377_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1387_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[17]~17 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~17 (
// Equation(s):
// \WriteData~17_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[17]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[17]~17_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[17]~17_combout ))))

	.dataa(\Ext_WriteData[17]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[17]~17_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~17_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~17 .lut_mask = 16'hACCC;
defparam \WriteData~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~721 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~721 .is_wysiwyg = "true";
defparam \datamem|data_ram~721 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1233 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1233 .is_wysiwyg = "true";
defparam \datamem|data_ram~1233 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~209 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~209 .is_wysiwyg = "true";
defparam \datamem|data_ram~209 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2762 (
// Equation(s):
// \datamem|data_ram~2762_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1233_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~209_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1233_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~209_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2762_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2762 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2762 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1745 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1745 .is_wysiwyg = "true";
defparam \datamem|data_ram~1745 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2763 (
// Equation(s):
// \datamem|data_ram~2763_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2762_combout  & ((\datamem|data_ram~1745_q ))) # (!\datamem|data_ram~2762_combout  & (\datamem|data_ram~721_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2762_combout 
// ))))

	.dataa(\datamem|data_ram~721_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2762_combout ),
	.datad(\datamem|data_ram~1745_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2763_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2763 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2763 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1361 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1361 .is_wysiwyg = "true";
defparam \datamem|data_ram~1361 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~849 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~849 .is_wysiwyg = "true";
defparam \datamem|data_ram~849 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~337 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~337 .is_wysiwyg = "true";
defparam \datamem|data_ram~337 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2764 (
// Equation(s):
// \datamem|data_ram~2764_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~849_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~337_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~849_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~337_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2764_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2764 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2764 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1873 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1873 .is_wysiwyg = "true";
defparam \datamem|data_ram~1873 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2765 (
// Equation(s):
// \datamem|data_ram~2765_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2764_combout  & ((\datamem|data_ram~1873_q ))) # (!\datamem|data_ram~2764_combout  & (\datamem|data_ram~1361_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2764_combout 
// ))))

	.dataa(\datamem|data_ram~1361_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2764_combout ),
	.datad(\datamem|data_ram~1873_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2765_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2765 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2765 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1105 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1105 .is_wysiwyg = "true";
defparam \datamem|data_ram~1105 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~593 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~593 .is_wysiwyg = "true";
defparam \datamem|data_ram~593 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~81 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~81 .is_wysiwyg = "true";
defparam \datamem|data_ram~81 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2766 (
// Equation(s):
// \datamem|data_ram~2766_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~593_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~81_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~593_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~81_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2766_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2766 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2766 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1617 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1617 .is_wysiwyg = "true";
defparam \datamem|data_ram~1617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2767 (
// Equation(s):
// \datamem|data_ram~2767_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2766_combout  & ((\datamem|data_ram~1617_q ))) # (!\datamem|data_ram~2766_combout  & (\datamem|data_ram~1105_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2766_combout 
// ))))

	.dataa(\datamem|data_ram~1105_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2766_combout ),
	.datad(\datamem|data_ram~1617_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2767_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2767 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2767 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2768 (
// Equation(s):
// \datamem|data_ram~2768_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2765_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2767_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2765_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2767_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2768_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2768 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2768 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~977 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~977 .is_wysiwyg = "true";
defparam \datamem|data_ram~977 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1489 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1489 .is_wysiwyg = "true";
defparam \datamem|data_ram~1489 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~465 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~465 .is_wysiwyg = "true";
defparam \datamem|data_ram~465 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2769 (
// Equation(s):
// \datamem|data_ram~2769_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1489_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~465_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1489_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~465_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2769_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2769 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2769 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2001 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2001 .is_wysiwyg = "true";
defparam \datamem|data_ram~2001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2770 (
// Equation(s):
// \datamem|data_ram~2770_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2769_combout  & ((\datamem|data_ram~2001_q ))) # (!\datamem|data_ram~2769_combout  & (\datamem|data_ram~977_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2769_combout 
// ))))

	.dataa(\datamem|data_ram~977_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2769_combout ),
	.datad(\datamem|data_ram~2001_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2770_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2770 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2770 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2771 (
// Equation(s):
// \datamem|data_ram~2771_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2768_combout  & ((\datamem|data_ram~2770_combout ))) # (!\datamem|data_ram~2768_combout  & (\datamem|data_ram~2763_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2768_combout ))))

	.dataa(\datamem|data_ram~2763_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2768_combout ),
	.datad(\datamem|data_ram~2770_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2771_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2771 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2771 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1329 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1329 .is_wysiwyg = "true";
defparam \datamem|data_ram~1329 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~817 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~817 .is_wysiwyg = "true";
defparam \datamem|data_ram~817 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~305 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~305 .is_wysiwyg = "true";
defparam \datamem|data_ram~305 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2772 (
// Equation(s):
// \datamem|data_ram~2772_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~817_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~305_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~817_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~305_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2772_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2772 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2772 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1841 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1841 .is_wysiwyg = "true";
defparam \datamem|data_ram~1841 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2773 (
// Equation(s):
// \datamem|data_ram~2773_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2772_combout  & ((\datamem|data_ram~1841_q ))) # (!\datamem|data_ram~2772_combout  & (\datamem|data_ram~1329_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2772_combout 
// ))))

	.dataa(\datamem|data_ram~1329_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2772_combout ),
	.datad(\datamem|data_ram~1841_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2773_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2773 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2773 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~689 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~689 .is_wysiwyg = "true";
defparam \datamem|data_ram~689 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1201 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1201 .is_wysiwyg = "true";
defparam \datamem|data_ram~1201 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~177 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~177 .is_wysiwyg = "true";
defparam \datamem|data_ram~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2774 (
// Equation(s):
// \datamem|data_ram~2774_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1201_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~177_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1201_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~177_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2774_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2774 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2774 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1713 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1713 .is_wysiwyg = "true";
defparam \datamem|data_ram~1713 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2775 (
// Equation(s):
// \datamem|data_ram~2775_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2774_combout  & ((\datamem|data_ram~1713_q ))) # (!\datamem|data_ram~2774_combout  & (\datamem|data_ram~689_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2774_combout 
// ))))

	.dataa(\datamem|data_ram~689_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2774_combout ),
	.datad(\datamem|data_ram~1713_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2775_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2775 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2775 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1073 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1073 .is_wysiwyg = "true";
defparam \datamem|data_ram~1073 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~561 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~561 .is_wysiwyg = "true";
defparam \datamem|data_ram~561 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~49 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~49 .is_wysiwyg = "true";
defparam \datamem|data_ram~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2776 (
// Equation(s):
// \datamem|data_ram~2776_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~561_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~49_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~561_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~49_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2776_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2776 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2776 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1585 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1585 .is_wysiwyg = "true";
defparam \datamem|data_ram~1585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2777 (
// Equation(s):
// \datamem|data_ram~2777_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2776_combout  & ((\datamem|data_ram~1585_q ))) # (!\datamem|data_ram~2776_combout  & (\datamem|data_ram~1073_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2776_combout 
// ))))

	.dataa(\datamem|data_ram~1073_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2776_combout ),
	.datad(\datamem|data_ram~1585_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2777_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2777 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2777 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2778 (
// Equation(s):
// \datamem|data_ram~2778_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2775_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2777_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2775_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2777_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2778_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2778 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2778 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~945 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~945 .is_wysiwyg = "true";
defparam \datamem|data_ram~945 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1457 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1457 .is_wysiwyg = "true";
defparam \datamem|data_ram~1457 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~433 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~433 .is_wysiwyg = "true";
defparam \datamem|data_ram~433 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2779 (
// Equation(s):
// \datamem|data_ram~2779_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1457_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~433_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1457_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~433_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2779_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2779 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2779 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1969 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1969 .is_wysiwyg = "true";
defparam \datamem|data_ram~1969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2780 (
// Equation(s):
// \datamem|data_ram~2780_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2779_combout  & ((\datamem|data_ram~1969_q ))) # (!\datamem|data_ram~2779_combout  & (\datamem|data_ram~945_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2779_combout 
// ))))

	.dataa(\datamem|data_ram~945_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2779_combout ),
	.datad(\datamem|data_ram~1969_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2780_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2780 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2780 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2781 (
// Equation(s):
// \datamem|data_ram~2781_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2778_combout  & ((\datamem|data_ram~2780_combout ))) # (!\datamem|data_ram~2778_combout  & (\datamem|data_ram~2773_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2778_combout ))))

	.dataa(\datamem|data_ram~2773_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2778_combout ),
	.datad(\datamem|data_ram~2780_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2781_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2781 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2781 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~657 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~657 .is_wysiwyg = "true";
defparam \datamem|data_ram~657 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1169 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1169 .is_wysiwyg = "true";
defparam \datamem|data_ram~1169 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~145 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~145 .is_wysiwyg = "true";
defparam \datamem|data_ram~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2782 (
// Equation(s):
// \datamem|data_ram~2782_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1169_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~145_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1169_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~145_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2782_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2782 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2782 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1681 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1681 .is_wysiwyg = "true";
defparam \datamem|data_ram~1681 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2783 (
// Equation(s):
// \datamem|data_ram~2783_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2782_combout  & ((\datamem|data_ram~1681_q ))) # (!\datamem|data_ram~2782_combout  & (\datamem|data_ram~657_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2782_combout 
// ))))

	.dataa(\datamem|data_ram~657_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2782_combout ),
	.datad(\datamem|data_ram~1681_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2783_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2783 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2783 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1297 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1297 .is_wysiwyg = "true";
defparam \datamem|data_ram~1297 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~785 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~785 .is_wysiwyg = "true";
defparam \datamem|data_ram~785 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~273 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~273 .is_wysiwyg = "true";
defparam \datamem|data_ram~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2784 (
// Equation(s):
// \datamem|data_ram~2784_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~785_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~273_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~785_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~273_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2784_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2784 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2784 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1809 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1809 .is_wysiwyg = "true";
defparam \datamem|data_ram~1809 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2785 (
// Equation(s):
// \datamem|data_ram~2785_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2784_combout  & ((\datamem|data_ram~1809_q ))) # (!\datamem|data_ram~2784_combout  & (\datamem|data_ram~1297_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2784_combout 
// ))))

	.dataa(\datamem|data_ram~1297_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2784_combout ),
	.datad(\datamem|data_ram~1809_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2785_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2785 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2785 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1041 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1041 .is_wysiwyg = "true";
defparam \datamem|data_ram~1041 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~529 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~529 .is_wysiwyg = "true";
defparam \datamem|data_ram~529 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~17 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~17 .is_wysiwyg = "true";
defparam \datamem|data_ram~17 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2786 (
// Equation(s):
// \datamem|data_ram~2786_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~529_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~17_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~529_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~17_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2786_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2786 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2786 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1553 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1553 .is_wysiwyg = "true";
defparam \datamem|data_ram~1553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2787 (
// Equation(s):
// \datamem|data_ram~2787_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2786_combout  & ((\datamem|data_ram~1553_q ))) # (!\datamem|data_ram~2786_combout  & (\datamem|data_ram~1041_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2786_combout 
// ))))

	.dataa(\datamem|data_ram~1041_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2786_combout ),
	.datad(\datamem|data_ram~1553_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2787_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2787 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2787 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2788 (
// Equation(s):
// \datamem|data_ram~2788_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2785_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2787_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2785_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2787_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2788_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2788 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2788 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~913 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~913 .is_wysiwyg = "true";
defparam \datamem|data_ram~913 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1425 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1425 .is_wysiwyg = "true";
defparam \datamem|data_ram~1425 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~401 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~401 .is_wysiwyg = "true";
defparam \datamem|data_ram~401 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2789 (
// Equation(s):
// \datamem|data_ram~2789_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1425_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~401_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1425_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~401_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2789_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2789 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2789 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1937 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1937 .is_wysiwyg = "true";
defparam \datamem|data_ram~1937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2790 (
// Equation(s):
// \datamem|data_ram~2790_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2789_combout  & ((\datamem|data_ram~1937_q ))) # (!\datamem|data_ram~2789_combout  & (\datamem|data_ram~913_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2789_combout 
// ))))

	.dataa(\datamem|data_ram~913_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2789_combout ),
	.datad(\datamem|data_ram~1937_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2790_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2790 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2790 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2791 (
// Equation(s):
// \datamem|data_ram~2791_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2788_combout  & ((\datamem|data_ram~2790_combout ))) # (!\datamem|data_ram~2788_combout  & (\datamem|data_ram~2783_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2788_combout ))))

	.dataa(\datamem|data_ram~2783_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2788_combout ),
	.datad(\datamem|data_ram~2790_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2791_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2791 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2791 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2792 (
// Equation(s):
// \datamem|data_ram~2792_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2781_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2791_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2781_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2791_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2792_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2792 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2792 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1393 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1393 .is_wysiwyg = "true";
defparam \datamem|data_ram~1393 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~881 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~881 .is_wysiwyg = "true";
defparam \datamem|data_ram~881 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~369 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~369 .is_wysiwyg = "true";
defparam \datamem|data_ram~369 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2793 (
// Equation(s):
// \datamem|data_ram~2793_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~881_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~369_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~881_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~369_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2793_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2793 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2793 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1905 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1905 .is_wysiwyg = "true";
defparam \datamem|data_ram~1905 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2794 (
// Equation(s):
// \datamem|data_ram~2794_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2793_combout  & ((\datamem|data_ram~1905_q ))) # (!\datamem|data_ram~2793_combout  & (\datamem|data_ram~1393_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2793_combout 
// ))))

	.dataa(\datamem|data_ram~1393_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2793_combout ),
	.datad(\datamem|data_ram~1905_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2794_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2794 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2794 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~753 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~753 .is_wysiwyg = "true";
defparam \datamem|data_ram~753 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1265 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1265 .is_wysiwyg = "true";
defparam \datamem|data_ram~1265 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~241 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~241 .is_wysiwyg = "true";
defparam \datamem|data_ram~241 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2795 (
// Equation(s):
// \datamem|data_ram~2795_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1265_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~241_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1265_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~241_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2795_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2795 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2795 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1777 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1777 .is_wysiwyg = "true";
defparam \datamem|data_ram~1777 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2796 (
// Equation(s):
// \datamem|data_ram~2796_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2795_combout  & ((\datamem|data_ram~1777_q ))) # (!\datamem|data_ram~2795_combout  & (\datamem|data_ram~753_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2795_combout 
// ))))

	.dataa(\datamem|data_ram~753_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2795_combout ),
	.datad(\datamem|data_ram~1777_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2796_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2796 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2796 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1137 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1137 .is_wysiwyg = "true";
defparam \datamem|data_ram~1137 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~625 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~625 .is_wysiwyg = "true";
defparam \datamem|data_ram~625 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~113 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~113 .is_wysiwyg = "true";
defparam \datamem|data_ram~113 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2797 (
// Equation(s):
// \datamem|data_ram~2797_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~625_q )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~113_q )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~625_q ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~113_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2797_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2797 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2797 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1649 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1649 .is_wysiwyg = "true";
defparam \datamem|data_ram~1649 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2798 (
// Equation(s):
// \datamem|data_ram~2798_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2797_combout  & ((\datamem|data_ram~1649_q ))) # (!\datamem|data_ram~2797_combout  & (\datamem|data_ram~1137_q )))) # (!\DataAdr~7_combout  & (((\datamem|data_ram~2797_combout 
// ))))

	.dataa(\datamem|data_ram~1137_q ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2797_combout ),
	.datad(\datamem|data_ram~1649_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2798_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2798 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2798 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2799 (
// Equation(s):
// \datamem|data_ram~2799_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2796_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2798_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2796_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2798_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2799_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2799 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2799 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1009 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1009 .is_wysiwyg = "true";
defparam \datamem|data_ram~1009 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1521 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1521 .is_wysiwyg = "true";
defparam \datamem|data_ram~1521 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~497 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~497 .is_wysiwyg = "true";
defparam \datamem|data_ram~497 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2800 (
// Equation(s):
// \datamem|data_ram~2800_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~1521_q )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~497_q )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~1521_q ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~497_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2800_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2800 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2800 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2033 (
	.clk(\clk~input_o ),
	.d(\WriteData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2033 .is_wysiwyg = "true";
defparam \datamem|data_ram~2033 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2801 (
// Equation(s):
// \datamem|data_ram~2801_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2800_combout  & ((\datamem|data_ram~2033_q ))) # (!\datamem|data_ram~2800_combout  & (\datamem|data_ram~1009_q )))) # (!\DataAdr~6_combout  & (((\datamem|data_ram~2800_combout 
// ))))

	.dataa(\datamem|data_ram~1009_q ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2800_combout ),
	.datad(\datamem|data_ram~2033_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2801_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2801 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2801 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2802 (
// Equation(s):
// \datamem|data_ram~2802_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2799_combout  & ((\datamem|data_ram~2801_combout ))) # (!\datamem|data_ram~2799_combout  & (\datamem|data_ram~2794_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2799_combout ))))

	.dataa(\datamem|data_ram~2794_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2799_combout ),
	.datad(\datamem|data_ram~2801_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2802_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2802 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2802 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2803 (
// Equation(s):
// \datamem|data_ram~2803_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2792_combout  & ((\datamem|data_ram~2802_combout ))) # (!\datamem|data_ram~2792_combout  & (\datamem|data_ram~2771_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2792_combout ))))

	.dataa(\datamem|data_ram~2771_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2792_combout ),
	.datad(\datamem|data_ram~2802_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2803_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2803 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2803 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[17]~36 (
// Equation(s):
// \rvcpu|dp|resultmux|y[17]~36_combout  = (\datamem|data_ram~2803_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[17]~30_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2803_combout  & 
// (((\rvcpu|dp|pcadd4|sum[17]~30_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2803_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[17]~30_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[17]~36 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[17]~14 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[17]~14_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[17]~0_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[17]~17_combout )))

	.dataa(\rvcpu|dp|ext|immext[17]~0_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[17]~17_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[17]~14 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[16]~input (
	.i(Ext_WriteData[16]),
	.ibar(gnd),
	.o(\Ext_WriteData[16]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[16]~input .bus_hold = "false";
defparam \Ext_WriteData[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~720 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~720 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~720 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~848 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~848 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~848 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~592 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~592 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1348 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1348_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~848_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~592_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~848_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~592_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1348_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1348 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~976 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~976 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1349 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1349_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1348_combout  & ((\rvcpu|dp|rf|reg_file_arr~976_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1348_combout  & (\rvcpu|dp|rf|reg_file_arr~720_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1348_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~720_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1348_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~976_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1349_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1349 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~816 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~816 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~816 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~688 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~688 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~688 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~560 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~560 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1350 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1350_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~688_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~560_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~688_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~560_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1350_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1350 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1350 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~944 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~944 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1351 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1351_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1350_combout  & ((\rvcpu|dp|rf|reg_file_arr~944_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1350_combout  & (\rvcpu|dp|rf|reg_file_arr~816_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1350_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~816_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1350_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~944_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1351_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1351 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~656 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~656 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~656 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~784 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~784 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~784 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~528 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~528 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~528 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1352 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1352_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~784_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~528_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~784_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~528_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1352_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1352 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~912 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~912 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~912 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1353 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1353_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1352_combout  & ((\rvcpu|dp|rf|reg_file_arr~912_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1352_combout  & (\rvcpu|dp|rf|reg_file_arr~656_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1352_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~656_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1352_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~912_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1353_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1353 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1354 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1354_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1351_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1353_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1351_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1353_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1354_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1354 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~880 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~880 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~880 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~752 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~752 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~752 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~624 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~624 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1355 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1355_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~752_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~624_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~752_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~624_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1355_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1355 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1008 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1008 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1356 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1356_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1355_combout  & ((\rvcpu|dp|rf|reg_file_arr~1008_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1355_combout  & (\rvcpu|dp|rf|reg_file_arr~880_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1355_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~880_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1355_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1008_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1356_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1356 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1357 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1357_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1354_combout  & ((\rvcpu|dp|rf|reg_file_arr~1356_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1354_combout  & (\rvcpu|dp|rf|reg_file_arr~1349_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1354_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1349_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1354_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1356_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1357_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1357 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1357 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~336 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~336 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~336 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~304 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~304 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~304 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~272 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~272 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1358 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1358_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~304_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~272_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~304_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~272_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1358_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1358 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1358 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~368 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~368 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~368 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1359 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1359_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1358_combout  & ((\rvcpu|dp|rf|reg_file_arr~368_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1358_combout  & (\rvcpu|dp|rf|reg_file_arr~336_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1358_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~336_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1358_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~368_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1359_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1359 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~208 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~208 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~208 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~144 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~144 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1360 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1360_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~208_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~144_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~208_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~144_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1360_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1360 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~240 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~240 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~240 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1361 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1361_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1360_combout  & ((\rvcpu|dp|rf|reg_file_arr~240_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1360_combout  & (\rvcpu|dp|rf|reg_file_arr~176_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1360_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~176_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1360_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~240_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1361_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1361 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~80 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~80 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~80 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~48 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~48 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~48 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~16 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~16 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~16 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1362 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1362_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~48_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~16_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~48_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~16_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1362_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1362 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1362 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~112 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~112 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~112 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1363 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1363_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1362_combout  & ((\rvcpu|dp|rf|reg_file_arr~112_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1362_combout  & (\rvcpu|dp|rf|reg_file_arr~80_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1362_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~80_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1362_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~112_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1363_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1363 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1364 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1364_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1361_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1363_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1361_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1363_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1364_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1364 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~432 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~432 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~432 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~464 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~464 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~464 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~400 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~400 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~400 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1365 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1365_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~464_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~400_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~464_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~400_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1365_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1365 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~496 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~496 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~496 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1366 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1366_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1365_combout  & ((\rvcpu|dp|rf|reg_file_arr~496_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1365_combout  & (\rvcpu|dp|rf|reg_file_arr~432_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1365_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~432_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1365_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~496_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1366_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1366 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1367 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1367_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1364_combout  & ((\rvcpu|dp|rf|reg_file_arr~1366_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1364_combout  & (\rvcpu|dp|rf|reg_file_arr~1359_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1364_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1359_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1364_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1366_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1367_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1367 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[16]~16 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[16]~16_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1357_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1367_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1357_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1367_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[16]~16 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~16 (
// Equation(s):
// \WriteData~16_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[16]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[16]~16_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[16]~16_combout ))))

	.dataa(\Ext_WriteData[16]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[16]~16_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~16_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~16 .lut_mask = 16'hACCC;
defparam \WriteData~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1360 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1360 .is_wysiwyg = "true";
defparam \datamem|data_ram~1360 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1328 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1328 .is_wysiwyg = "true";
defparam \datamem|data_ram~1328 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1296 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1296 .is_wysiwyg = "true";
defparam \datamem|data_ram~1296 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2720 (
// Equation(s):
// \datamem|data_ram~2720_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1328_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1296_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1328_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1296_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2720_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2720 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2720 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1392 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1392 .is_wysiwyg = "true";
defparam \datamem|data_ram~1392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2721 (
// Equation(s):
// \datamem|data_ram~2721_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2720_combout  & ((\datamem|data_ram~1392_q ))) # (!\datamem|data_ram~2720_combout  & (\datamem|data_ram~1360_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2720_combout 
// ))))

	.dataa(\datamem|data_ram~1360_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2720_combout ),
	.datad(\datamem|data_ram~1392_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2721_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2721 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2721 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1200 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1200 .is_wysiwyg = "true";
defparam \datamem|data_ram~1200 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1232 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1232 .is_wysiwyg = "true";
defparam \datamem|data_ram~1232 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1168 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1168 .is_wysiwyg = "true";
defparam \datamem|data_ram~1168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2722 (
// Equation(s):
// \datamem|data_ram~2722_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1232_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1168_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1232_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1168_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2722_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2722 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2722 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1264 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1264 .is_wysiwyg = "true";
defparam \datamem|data_ram~1264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2723 (
// Equation(s):
// \datamem|data_ram~2723_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2722_combout  & ((\datamem|data_ram~1264_q ))) # (!\datamem|data_ram~2722_combout  & (\datamem|data_ram~1200_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2722_combout 
// ))))

	.dataa(\datamem|data_ram~1200_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2722_combout ),
	.datad(\datamem|data_ram~1264_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2723_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2723 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2723 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1104 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1104 .is_wysiwyg = "true";
defparam \datamem|data_ram~1104 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1072 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1072 .is_wysiwyg = "true";
defparam \datamem|data_ram~1072 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1040 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1040 .is_wysiwyg = "true";
defparam \datamem|data_ram~1040 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2724 (
// Equation(s):
// \datamem|data_ram~2724_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1072_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1040_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1072_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1040_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2724_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2724 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2724 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1136 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1136 .is_wysiwyg = "true";
defparam \datamem|data_ram~1136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2725 (
// Equation(s):
// \datamem|data_ram~2725_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2724_combout  & ((\datamem|data_ram~1136_q ))) # (!\datamem|data_ram~2724_combout  & (\datamem|data_ram~1104_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2724_combout 
// ))))

	.dataa(\datamem|data_ram~1104_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2724_combout ),
	.datad(\datamem|data_ram~1136_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2725_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2725 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2725 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2726 (
// Equation(s):
// \datamem|data_ram~2726_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2723_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2725_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2723_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2725_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2726_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2726 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2726 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1456 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1456 .is_wysiwyg = "true";
defparam \datamem|data_ram~1456 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1488 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1488 .is_wysiwyg = "true";
defparam \datamem|data_ram~1488 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1424 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1424 .is_wysiwyg = "true";
defparam \datamem|data_ram~1424 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2727 (
// Equation(s):
// \datamem|data_ram~2727_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1488_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1424_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1488_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1424_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2727_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2727 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2727 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1520 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1520 .is_wysiwyg = "true";
defparam \datamem|data_ram~1520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2728 (
// Equation(s):
// \datamem|data_ram~2728_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2727_combout  & ((\datamem|data_ram~1520_q ))) # (!\datamem|data_ram~2727_combout  & (\datamem|data_ram~1456_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2727_combout 
// ))))

	.dataa(\datamem|data_ram~1456_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2727_combout ),
	.datad(\datamem|data_ram~1520_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2728_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2728 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2728 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2729 (
// Equation(s):
// \datamem|data_ram~2729_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2726_combout  & ((\datamem|data_ram~2728_combout ))) # (!\datamem|data_ram~2726_combout  & (\datamem|data_ram~2721_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2726_combout ))))

	.dataa(\datamem|data_ram~2721_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2726_combout ),
	.datad(\datamem|data_ram~2728_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2729_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2729 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2729 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~688 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~688 .is_wysiwyg = "true";
defparam \datamem|data_ram~688 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~816 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~816 .is_wysiwyg = "true";
defparam \datamem|data_ram~816 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~560 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~560 .is_wysiwyg = "true";
defparam \datamem|data_ram~560 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2730 (
// Equation(s):
// \datamem|data_ram~2730_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~816_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~560_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~816_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~560_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2730_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2730 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2730 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~944 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~944 .is_wysiwyg = "true";
defparam \datamem|data_ram~944 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2731 (
// Equation(s):
// \datamem|data_ram~2731_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2730_combout  & ((\datamem|data_ram~944_q ))) # (!\datamem|data_ram~2730_combout  & (\datamem|data_ram~688_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2730_combout ))))

	.dataa(\datamem|data_ram~688_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2730_combout ),
	.datad(\datamem|data_ram~944_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2731_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2731 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2731 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~848 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~848 .is_wysiwyg = "true";
defparam \datamem|data_ram~848 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~720 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~720 .is_wysiwyg = "true";
defparam \datamem|data_ram~720 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~592 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~592 .is_wysiwyg = "true";
defparam \datamem|data_ram~592 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2732 (
// Equation(s):
// \datamem|data_ram~2732_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~720_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~592_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~720_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~592_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2732_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2732 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2732 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~976 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~976 .is_wysiwyg = "true";
defparam \datamem|data_ram~976 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2733 (
// Equation(s):
// \datamem|data_ram~2733_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2732_combout  & ((\datamem|data_ram~976_q ))) # (!\datamem|data_ram~2732_combout  & (\datamem|data_ram~848_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2732_combout ))))

	.dataa(\datamem|data_ram~848_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2732_combout ),
	.datad(\datamem|data_ram~976_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2733_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2733 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2733 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~784 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~784 .is_wysiwyg = "true";
defparam \datamem|data_ram~784 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~656 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~656 .is_wysiwyg = "true";
defparam \datamem|data_ram~656 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~528 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~528 .is_wysiwyg = "true";
defparam \datamem|data_ram~528 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2734 (
// Equation(s):
// \datamem|data_ram~2734_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~656_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~528_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~656_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~528_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2734_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2734 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2734 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~912 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~912 .is_wysiwyg = "true";
defparam \datamem|data_ram~912 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2735 (
// Equation(s):
// \datamem|data_ram~2735_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2734_combout  & ((\datamem|data_ram~912_q ))) # (!\datamem|data_ram~2734_combout  & (\datamem|data_ram~784_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2734_combout ))))

	.dataa(\datamem|data_ram~784_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2734_combout ),
	.datad(\datamem|data_ram~912_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2735_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2735 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2735 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2736 (
// Equation(s):
// \datamem|data_ram~2736_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2733_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2735_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2733_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2735_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2736_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2736 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2736 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~752 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~752 .is_wysiwyg = "true";
defparam \datamem|data_ram~752 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~880 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~880 .is_wysiwyg = "true";
defparam \datamem|data_ram~880 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~624 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~624 .is_wysiwyg = "true";
defparam \datamem|data_ram~624 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2737 (
// Equation(s):
// \datamem|data_ram~2737_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~880_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~624_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~880_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~624_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2737_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2737 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2737 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1008 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1008 .is_wysiwyg = "true";
defparam \datamem|data_ram~1008 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2738 (
// Equation(s):
// \datamem|data_ram~2738_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2737_combout  & ((\datamem|data_ram~1008_q ))) # (!\datamem|data_ram~2737_combout  & (\datamem|data_ram~752_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2737_combout 
// ))))

	.dataa(\datamem|data_ram~752_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2737_combout ),
	.datad(\datamem|data_ram~1008_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2738_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2738 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2738 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2739 (
// Equation(s):
// \datamem|data_ram~2739_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2736_combout  & ((\datamem|data_ram~2738_combout ))) # (!\datamem|data_ram~2736_combout  & (\datamem|data_ram~2731_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2736_combout ))))

	.dataa(\datamem|data_ram~2731_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2736_combout ),
	.datad(\datamem|data_ram~2738_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2739_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2739 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2739 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~208 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~208 .is_wysiwyg = "true";
defparam \datamem|data_ram~208 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~176 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~176 .is_wysiwyg = "true";
defparam \datamem|data_ram~176 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~144 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~144 .is_wysiwyg = "true";
defparam \datamem|data_ram~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2740 (
// Equation(s):
// \datamem|data_ram~2740_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~176_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~144_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~176_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~144_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2740_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2740 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2740 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~240 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~240 .is_wysiwyg = "true";
defparam \datamem|data_ram~240 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2741 (
// Equation(s):
// \datamem|data_ram~2741_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2740_combout  & ((\datamem|data_ram~240_q ))) # (!\datamem|data_ram~2740_combout  & (\datamem|data_ram~208_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2740_combout ))))

	.dataa(\datamem|data_ram~208_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2740_combout ),
	.datad(\datamem|data_ram~240_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2741_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2741 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2741 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~304 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~304 .is_wysiwyg = "true";
defparam \datamem|data_ram~304 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~336 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~336 .is_wysiwyg = "true";
defparam \datamem|data_ram~336 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~272 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~272 .is_wysiwyg = "true";
defparam \datamem|data_ram~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2742 (
// Equation(s):
// \datamem|data_ram~2742_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~336_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~272_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~336_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~272_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2742_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2742 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2742 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~368 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~368 .is_wysiwyg = "true";
defparam \datamem|data_ram~368 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2743 (
// Equation(s):
// \datamem|data_ram~2743_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2742_combout  & ((\datamem|data_ram~368_q ))) # (!\datamem|data_ram~2742_combout  & (\datamem|data_ram~304_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2742_combout ))))

	.dataa(\datamem|data_ram~304_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2742_combout ),
	.datad(\datamem|data_ram~368_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2743_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2743 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2743 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~48 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~48 .is_wysiwyg = "true";
defparam \datamem|data_ram~48 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~80 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~80 .is_wysiwyg = "true";
defparam \datamem|data_ram~80 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~16 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~16 .is_wysiwyg = "true";
defparam \datamem|data_ram~16 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2744 (
// Equation(s):
// \datamem|data_ram~2744_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~80_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~16_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~80_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~16_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2744_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2744 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2744 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~112 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~112 .is_wysiwyg = "true";
defparam \datamem|data_ram~112 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2745 (
// Equation(s):
// \datamem|data_ram~2745_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2744_combout  & ((\datamem|data_ram~112_q ))) # (!\datamem|data_ram~2744_combout  & (\datamem|data_ram~48_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2744_combout ))))

	.dataa(\datamem|data_ram~48_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2744_combout ),
	.datad(\datamem|data_ram~112_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2745_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2745 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2745 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2746 (
// Equation(s):
// \datamem|data_ram~2746_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2743_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2745_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2743_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2745_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2746_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2746 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2746 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~464 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~464 .is_wysiwyg = "true";
defparam \datamem|data_ram~464 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~432 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~432 .is_wysiwyg = "true";
defparam \datamem|data_ram~432 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~400 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~400 .is_wysiwyg = "true";
defparam \datamem|data_ram~400 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2747 (
// Equation(s):
// \datamem|data_ram~2747_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~432_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~400_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~432_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~400_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2747_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2747 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2747 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~496 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~496 .is_wysiwyg = "true";
defparam \datamem|data_ram~496 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2748 (
// Equation(s):
// \datamem|data_ram~2748_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2747_combout  & ((\datamem|data_ram~496_q ))) # (!\datamem|data_ram~2747_combout  & (\datamem|data_ram~464_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2747_combout ))))

	.dataa(\datamem|data_ram~464_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2747_combout ),
	.datad(\datamem|data_ram~496_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2748_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2748 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2748 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2749 (
// Equation(s):
// \datamem|data_ram~2749_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2746_combout  & ((\datamem|data_ram~2748_combout ))) # (!\datamem|data_ram~2746_combout  & (\datamem|data_ram~2741_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2746_combout ))))

	.dataa(\datamem|data_ram~2741_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2746_combout ),
	.datad(\datamem|data_ram~2748_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2749_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2749 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2749 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2750 (
// Equation(s):
// \datamem|data_ram~2750_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2739_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2749_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2739_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2749_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2750_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2750 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2750 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1744 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1744 .is_wysiwyg = "true";
defparam \datamem|data_ram~1744 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1872 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1872 .is_wysiwyg = "true";
defparam \datamem|data_ram~1872 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1616 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1616 .is_wysiwyg = "true";
defparam \datamem|data_ram~1616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2751 (
// Equation(s):
// \datamem|data_ram~2751_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1872_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1616_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1872_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1616_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2751_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2751 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2751 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2000 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2000 .is_wysiwyg = "true";
defparam \datamem|data_ram~2000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2752 (
// Equation(s):
// \datamem|data_ram~2752_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2751_combout  & ((\datamem|data_ram~2000_q ))) # (!\datamem|data_ram~2751_combout  & (\datamem|data_ram~1744_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2751_combout 
// ))))

	.dataa(\datamem|data_ram~1744_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2751_combout ),
	.datad(\datamem|data_ram~2000_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2752_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2752 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2752 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1840 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1840 .is_wysiwyg = "true";
defparam \datamem|data_ram~1840 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1712 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1712 .is_wysiwyg = "true";
defparam \datamem|data_ram~1712 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1584 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1584 .is_wysiwyg = "true";
defparam \datamem|data_ram~1584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2753 (
// Equation(s):
// \datamem|data_ram~2753_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1712_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1584_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1712_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1584_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2753_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2753 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2753 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1968 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1968 .is_wysiwyg = "true";
defparam \datamem|data_ram~1968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2754 (
// Equation(s):
// \datamem|data_ram~2754_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2753_combout  & ((\datamem|data_ram~1968_q ))) # (!\datamem|data_ram~2753_combout  & (\datamem|data_ram~1840_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2753_combout 
// ))))

	.dataa(\datamem|data_ram~1840_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2753_combout ),
	.datad(\datamem|data_ram~1968_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2754_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2754 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2754 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1680 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1680 .is_wysiwyg = "true";
defparam \datamem|data_ram~1680 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1808 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1808 .is_wysiwyg = "true";
defparam \datamem|data_ram~1808 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1552 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1552 .is_wysiwyg = "true";
defparam \datamem|data_ram~1552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2755 (
// Equation(s):
// \datamem|data_ram~2755_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1808_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1552_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1808_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1552_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2755_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2755 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2755 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1936 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1936 .is_wysiwyg = "true";
defparam \datamem|data_ram~1936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2756 (
// Equation(s):
// \datamem|data_ram~2756_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2755_combout  & ((\datamem|data_ram~1936_q ))) # (!\datamem|data_ram~2755_combout  & (\datamem|data_ram~1680_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2755_combout 
// ))))

	.dataa(\datamem|data_ram~1680_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2755_combout ),
	.datad(\datamem|data_ram~1936_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2756_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2756 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2756 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2757 (
// Equation(s):
// \datamem|data_ram~2757_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2754_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2756_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2754_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2756_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2757_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2757 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2757 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1904 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1904 .is_wysiwyg = "true";
defparam \datamem|data_ram~1904 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1776 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1776 .is_wysiwyg = "true";
defparam \datamem|data_ram~1776 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1648 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1648 .is_wysiwyg = "true";
defparam \datamem|data_ram~1648 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2758 (
// Equation(s):
// \datamem|data_ram~2758_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1776_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1648_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1776_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1648_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2758_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2758 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2758 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2032 (
	.clk(\clk~input_o ),
	.d(\WriteData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2032 .is_wysiwyg = "true";
defparam \datamem|data_ram~2032 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2759 (
// Equation(s):
// \datamem|data_ram~2759_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2758_combout  & ((\datamem|data_ram~2032_q ))) # (!\datamem|data_ram~2758_combout  & (\datamem|data_ram~1904_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2758_combout 
// ))))

	.dataa(\datamem|data_ram~1904_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2758_combout ),
	.datad(\datamem|data_ram~2032_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2759_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2759 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2759 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2760 (
// Equation(s):
// \datamem|data_ram~2760_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2757_combout  & ((\datamem|data_ram~2759_combout ))) # (!\datamem|data_ram~2757_combout  & (\datamem|data_ram~2752_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2757_combout ))))

	.dataa(\datamem|data_ram~2752_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2757_combout ),
	.datad(\datamem|data_ram~2759_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2760_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2760 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2760 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2761 (
// Equation(s):
// \datamem|data_ram~2761_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2750_combout  & ((\datamem|data_ram~2760_combout ))) # (!\datamem|data_ram~2750_combout  & (\datamem|data_ram~2729_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2750_combout ))))

	.dataa(\datamem|data_ram~2729_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2750_combout ),
	.datad(\datamem|data_ram~2760_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2761_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2761 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2761 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[16]~34 (
// Equation(s):
// \rvcpu|dp|resultmux|y[16]~34_combout  = (\datamem|data_ram~2761_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[16]~28_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2761_combout  & 
// (((\rvcpu|dp|pcadd4|sum[16]~28_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2761_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[16]~28_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[16]~34 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[16]~15 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[16]~15_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[16]~1_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[16]~16_combout )))

	.dataa(\rvcpu|dp|ext|immext[16]~1_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[16]~16_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[16]~15 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[15]~input (
	.i(Ext_WriteData[15]),
	.ibar(gnd),
	.o(\Ext_WriteData[15]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[15]~input .bus_hold = "false";
defparam \Ext_WriteData[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~687 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~687 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~687 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~815 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~815 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~815 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~559 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~559 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1328 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1328_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~815_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~559_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~815_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~559_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1328_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1328 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~943 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~943 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1329 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1329_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1328_combout  & ((\rvcpu|dp|rf|reg_file_arr~943_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1328_combout  & (\rvcpu|dp|rf|reg_file_arr~687_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1328_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~687_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1328_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~943_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1329_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1329 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~847 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~847 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~847 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~719 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~719 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~719 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~591 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~591 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1330 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1330_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~719_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~591_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~719_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~591_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1330_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1330 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1330 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~975 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~975 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1331 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1331_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1330_combout  & ((\rvcpu|dp|rf|reg_file_arr~975_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1330_combout  & (\rvcpu|dp|rf|reg_file_arr~847_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1330_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~847_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1330_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~975_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1331_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1331 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1331 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~783 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~783 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~783 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~655 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~655 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~655 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~527 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~527 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~527 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1332 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1332_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~655_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~527_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~655_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~527_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1332_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1332 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~911 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~911 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~911 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1333 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1333_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1332_combout  & ((\rvcpu|dp|rf|reg_file_arr~911_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1332_combout  & (\rvcpu|dp|rf|reg_file_arr~783_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1332_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~783_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1332_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~911_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1333_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1333 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1334 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1334_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1331_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1333_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1331_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1333_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1334_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1334 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~751 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~751 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~751 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~879 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~879 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~879 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~623 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~623 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1335 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1335_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~879_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~623_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~879_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~623_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1335_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1335 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1007 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1007 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1336 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1336_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1335_combout  & ((\rvcpu|dp|rf|reg_file_arr~1007_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1335_combout  & (\rvcpu|dp|rf|reg_file_arr~751_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1335_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~751_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1335_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1007_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1336_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1336 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1337 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1337_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1334_combout  & ((\rvcpu|dp|rf|reg_file_arr~1336_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1334_combout  & (\rvcpu|dp|rf|reg_file_arr~1329_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1334_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1329_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1334_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1336_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1337_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1337 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1337 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~207 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~207 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~207 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~143 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~143 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1338 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1338_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~175_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~143_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~175_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~143_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1338_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1338 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~239 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~239 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~239 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1339 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1339_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1338_combout  & ((\rvcpu|dp|rf|reg_file_arr~239_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1338_combout  & (\rvcpu|dp|rf|reg_file_arr~207_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1338_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~207_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1338_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~239_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1339_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1339 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~303 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~303 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~303 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~335 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~335 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~335 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~271 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~271 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1340 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1340_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~335_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~271_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~335_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~271_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1340_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1340 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1340 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~367 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~367 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~367 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1341 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1341_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1340_combout  & ((\rvcpu|dp|rf|reg_file_arr~367_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1340_combout  & (\rvcpu|dp|rf|reg_file_arr~303_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1340_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~303_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1340_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~367_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1341_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1341 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~47 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~47 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~47 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~79 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~79 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~79 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~15 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~15 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~15 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1342 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1342_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~79_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~15_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~79_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~15_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1342_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1342 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~111 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~111 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~111 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1343 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1343_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1342_combout  & ((\rvcpu|dp|rf|reg_file_arr~111_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1342_combout  & (\rvcpu|dp|rf|reg_file_arr~47_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1342_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~47_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1342_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~111_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1343_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1343 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1344 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1344_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1341_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1343_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1341_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1343_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1344_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1344 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~463 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~463 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~463 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~431 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~431 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~431 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~399 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~399 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~399 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1345 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1345_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~431_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~399_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~431_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~399_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1345_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1345 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~495 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~495 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~495 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1346 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1346_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1345_combout  & ((\rvcpu|dp|rf|reg_file_arr~495_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1345_combout  & (\rvcpu|dp|rf|reg_file_arr~463_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1345_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~463_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1345_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~495_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1346_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1346 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1347 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1347_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1344_combout  & ((\rvcpu|dp|rf|reg_file_arr~1346_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1344_combout  & (\rvcpu|dp|rf|reg_file_arr~1339_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1344_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1339_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1344_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1346_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1347_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1347 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[15]~15 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[15]~15_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1337_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1347_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1337_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1347_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[15]~15 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~15 (
// Equation(s):
// \WriteData~15_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[15]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[15]~15_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[15]~15_combout ))))

	.dataa(\Ext_WriteData[15]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[15]~15_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~15_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~15 .lut_mask = 16'hACCC;
defparam \WriteData~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~687 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~687 .is_wysiwyg = "true";
defparam \datamem|data_ram~687 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~815 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~815 .is_wysiwyg = "true";
defparam \datamem|data_ram~815 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~559 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~559 .is_wysiwyg = "true";
defparam \datamem|data_ram~559 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2678 (
// Equation(s):
// \datamem|data_ram~2678_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~815_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~559_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~815_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~559_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2678_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2678 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2678 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~943 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~943 .is_wysiwyg = "true";
defparam \datamem|data_ram~943 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2679 (
// Equation(s):
// \datamem|data_ram~2679_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2678_combout  & ((\datamem|data_ram~943_q ))) # (!\datamem|data_ram~2678_combout  & (\datamem|data_ram~687_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2678_combout ))))

	.dataa(\datamem|data_ram~687_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2678_combout ),
	.datad(\datamem|data_ram~943_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2679_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2679 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2679 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~847 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~847 .is_wysiwyg = "true";
defparam \datamem|data_ram~847 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~719 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~719 .is_wysiwyg = "true";
defparam \datamem|data_ram~719 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~591 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~591 .is_wysiwyg = "true";
defparam \datamem|data_ram~591 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2680 (
// Equation(s):
// \datamem|data_ram~2680_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~719_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~591_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~719_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~591_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2680_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2680 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2680 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~975 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~975 .is_wysiwyg = "true";
defparam \datamem|data_ram~975 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2681 (
// Equation(s):
// \datamem|data_ram~2681_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2680_combout  & ((\datamem|data_ram~975_q ))) # (!\datamem|data_ram~2680_combout  & (\datamem|data_ram~847_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2680_combout ))))

	.dataa(\datamem|data_ram~847_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2680_combout ),
	.datad(\datamem|data_ram~975_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2681_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2681 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2681 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~783 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~783 .is_wysiwyg = "true";
defparam \datamem|data_ram~783 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~655 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~655 .is_wysiwyg = "true";
defparam \datamem|data_ram~655 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~527 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~527 .is_wysiwyg = "true";
defparam \datamem|data_ram~527 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2682 (
// Equation(s):
// \datamem|data_ram~2682_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~655_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~527_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~655_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~527_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2682_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2682 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~911 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~911 .is_wysiwyg = "true";
defparam \datamem|data_ram~911 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2683 (
// Equation(s):
// \datamem|data_ram~2683_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2682_combout  & ((\datamem|data_ram~911_q ))) # (!\datamem|data_ram~2682_combout  & (\datamem|data_ram~783_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2682_combout ))))

	.dataa(\datamem|data_ram~783_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2682_combout ),
	.datad(\datamem|data_ram~911_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2683_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2683 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2683 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2684 (
// Equation(s):
// \datamem|data_ram~2684_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2681_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2683_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2681_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2683_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2684_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2684 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2684 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~751 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~751 .is_wysiwyg = "true";
defparam \datamem|data_ram~751 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~879 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~879 .is_wysiwyg = "true";
defparam \datamem|data_ram~879 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~623 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~623 .is_wysiwyg = "true";
defparam \datamem|data_ram~623 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2685 (
// Equation(s):
// \datamem|data_ram~2685_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~879_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~623_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~879_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~623_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2685_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2685 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2685 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1007 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1007 .is_wysiwyg = "true";
defparam \datamem|data_ram~1007 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2686 (
// Equation(s):
// \datamem|data_ram~2686_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2685_combout  & ((\datamem|data_ram~1007_q ))) # (!\datamem|data_ram~2685_combout  & (\datamem|data_ram~751_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2685_combout 
// ))))

	.dataa(\datamem|data_ram~751_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2685_combout ),
	.datad(\datamem|data_ram~1007_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2686_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2686 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2686 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2687 (
// Equation(s):
// \datamem|data_ram~2687_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2684_combout  & ((\datamem|data_ram~2686_combout ))) # (!\datamem|data_ram~2684_combout  & (\datamem|data_ram~2679_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2684_combout ))))

	.dataa(\datamem|data_ram~2679_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2684_combout ),
	.datad(\datamem|data_ram~2686_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2687_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2687 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2687 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1359 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1359 .is_wysiwyg = "true";
defparam \datamem|data_ram~1359 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1327 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1327 .is_wysiwyg = "true";
defparam \datamem|data_ram~1327 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1295 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1295 .is_wysiwyg = "true";
defparam \datamem|data_ram~1295 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2688 (
// Equation(s):
// \datamem|data_ram~2688_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1327_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1295_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1327_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1295_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2688_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2688 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1391 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1391 .is_wysiwyg = "true";
defparam \datamem|data_ram~1391 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2689 (
// Equation(s):
// \datamem|data_ram~2689_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2688_combout  & ((\datamem|data_ram~1391_q ))) # (!\datamem|data_ram~2688_combout  & (\datamem|data_ram~1359_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2688_combout 
// ))))

	.dataa(\datamem|data_ram~1359_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2688_combout ),
	.datad(\datamem|data_ram~1391_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2689_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2689 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2689 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1199 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1199 .is_wysiwyg = "true";
defparam \datamem|data_ram~1199 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1231 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1231 .is_wysiwyg = "true";
defparam \datamem|data_ram~1231 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1167 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1167 .is_wysiwyg = "true";
defparam \datamem|data_ram~1167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2690 (
// Equation(s):
// \datamem|data_ram~2690_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1231_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1167_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1231_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1167_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2690_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2690 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2690 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1263 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1263 .is_wysiwyg = "true";
defparam \datamem|data_ram~1263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2691 (
// Equation(s):
// \datamem|data_ram~2691_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2690_combout  & ((\datamem|data_ram~1263_q ))) # (!\datamem|data_ram~2690_combout  & (\datamem|data_ram~1199_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2690_combout 
// ))))

	.dataa(\datamem|data_ram~1199_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2690_combout ),
	.datad(\datamem|data_ram~1263_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2691_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2691 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1103 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1103 .is_wysiwyg = "true";
defparam \datamem|data_ram~1103 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1071 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1071 .is_wysiwyg = "true";
defparam \datamem|data_ram~1071 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1039 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1039 .is_wysiwyg = "true";
defparam \datamem|data_ram~1039 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2692 (
// Equation(s):
// \datamem|data_ram~2692_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1071_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1039_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1071_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1039_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2692_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2692 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1135 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1135 .is_wysiwyg = "true";
defparam \datamem|data_ram~1135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2693 (
// Equation(s):
// \datamem|data_ram~2693_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2692_combout  & ((\datamem|data_ram~1135_q ))) # (!\datamem|data_ram~2692_combout  & (\datamem|data_ram~1103_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2692_combout 
// ))))

	.dataa(\datamem|data_ram~1103_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2692_combout ),
	.datad(\datamem|data_ram~1135_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2693_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2693 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2693 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2694 (
// Equation(s):
// \datamem|data_ram~2694_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2691_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2693_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2691_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2693_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2694_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2694 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1455 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1455 .is_wysiwyg = "true";
defparam \datamem|data_ram~1455 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1487 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1487 .is_wysiwyg = "true";
defparam \datamem|data_ram~1487 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1423 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1423 .is_wysiwyg = "true";
defparam \datamem|data_ram~1423 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2695 (
// Equation(s):
// \datamem|data_ram~2695_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1487_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1423_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1487_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1423_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2695_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2695 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1519 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1519 .is_wysiwyg = "true";
defparam \datamem|data_ram~1519 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2696 (
// Equation(s):
// \datamem|data_ram~2696_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2695_combout  & ((\datamem|data_ram~1519_q ))) # (!\datamem|data_ram~2695_combout  & (\datamem|data_ram~1455_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2695_combout 
// ))))

	.dataa(\datamem|data_ram~1455_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2695_combout ),
	.datad(\datamem|data_ram~1519_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2696_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2696 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2696 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2697 (
// Equation(s):
// \datamem|data_ram~2697_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2694_combout  & ((\datamem|data_ram~2696_combout ))) # (!\datamem|data_ram~2694_combout  & (\datamem|data_ram~2689_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2694_combout ))))

	.dataa(\datamem|data_ram~2689_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2694_combout ),
	.datad(\datamem|data_ram~2696_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2697_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2697 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2697 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~207 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~207 .is_wysiwyg = "true";
defparam \datamem|data_ram~207 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~175 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~175 .is_wysiwyg = "true";
defparam \datamem|data_ram~175 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~143 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~143 .is_wysiwyg = "true";
defparam \datamem|data_ram~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2698 (
// Equation(s):
// \datamem|data_ram~2698_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~175_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~143_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~175_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~143_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2698_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2698 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~239 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~239 .is_wysiwyg = "true";
defparam \datamem|data_ram~239 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2699 (
// Equation(s):
// \datamem|data_ram~2699_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2698_combout  & ((\datamem|data_ram~239_q ))) # (!\datamem|data_ram~2698_combout  & (\datamem|data_ram~207_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2698_combout ))))

	.dataa(\datamem|data_ram~207_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2698_combout ),
	.datad(\datamem|data_ram~239_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2699_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2699 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~303 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~303 .is_wysiwyg = "true";
defparam \datamem|data_ram~303 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~335 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~335 .is_wysiwyg = "true";
defparam \datamem|data_ram~335 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~271 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~271 .is_wysiwyg = "true";
defparam \datamem|data_ram~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2700 (
// Equation(s):
// \datamem|data_ram~2700_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~335_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~271_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~335_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~271_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2700_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2700 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2700 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~367 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~367 .is_wysiwyg = "true";
defparam \datamem|data_ram~367 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2701 (
// Equation(s):
// \datamem|data_ram~2701_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2700_combout  & ((\datamem|data_ram~367_q ))) # (!\datamem|data_ram~2700_combout  & (\datamem|data_ram~303_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2700_combout ))))

	.dataa(\datamem|data_ram~303_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2700_combout ),
	.datad(\datamem|data_ram~367_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2701_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2701 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2701 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~47 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~47 .is_wysiwyg = "true";
defparam \datamem|data_ram~47 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~79 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~79 .is_wysiwyg = "true";
defparam \datamem|data_ram~79 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~15 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~15 .is_wysiwyg = "true";
defparam \datamem|data_ram~15 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2702 (
// Equation(s):
// \datamem|data_ram~2702_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~79_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~15_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~79_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~15_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2702_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2702 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2702 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~111 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~111 .is_wysiwyg = "true";
defparam \datamem|data_ram~111 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2703 (
// Equation(s):
// \datamem|data_ram~2703_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2702_combout  & ((\datamem|data_ram~111_q ))) # (!\datamem|data_ram~2702_combout  & (\datamem|data_ram~47_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2702_combout ))))

	.dataa(\datamem|data_ram~47_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2702_combout ),
	.datad(\datamem|data_ram~111_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2703_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2703 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2703 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2704 (
// Equation(s):
// \datamem|data_ram~2704_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2701_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2703_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2701_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2703_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2704_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2704 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2704 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~463 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~463 .is_wysiwyg = "true";
defparam \datamem|data_ram~463 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~431 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~431 .is_wysiwyg = "true";
defparam \datamem|data_ram~431 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~399 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~399 .is_wysiwyg = "true";
defparam \datamem|data_ram~399 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2705 (
// Equation(s):
// \datamem|data_ram~2705_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~431_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~399_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~431_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~399_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2705_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2705 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2705 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~495 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~495 .is_wysiwyg = "true";
defparam \datamem|data_ram~495 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2706 (
// Equation(s):
// \datamem|data_ram~2706_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2705_combout  & ((\datamem|data_ram~495_q ))) # (!\datamem|data_ram~2705_combout  & (\datamem|data_ram~463_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2705_combout ))))

	.dataa(\datamem|data_ram~463_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2705_combout ),
	.datad(\datamem|data_ram~495_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2706_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2706 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2706 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2707 (
// Equation(s):
// \datamem|data_ram~2707_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2704_combout  & ((\datamem|data_ram~2706_combout ))) # (!\datamem|data_ram~2704_combout  & (\datamem|data_ram~2699_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2704_combout ))))

	.dataa(\datamem|data_ram~2699_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2704_combout ),
	.datad(\datamem|data_ram~2706_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2707_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2707 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2707 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2708 (
// Equation(s):
// \datamem|data_ram~2708_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2697_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2707_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2697_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2707_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2708_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2708 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2708 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1743 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1743 .is_wysiwyg = "true";
defparam \datamem|data_ram~1743 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1871 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1871 .is_wysiwyg = "true";
defparam \datamem|data_ram~1871 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1615 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1615 .is_wysiwyg = "true";
defparam \datamem|data_ram~1615 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2709 (
// Equation(s):
// \datamem|data_ram~2709_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1871_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1615_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1871_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1615_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2709_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2709 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2709 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1999 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1999 .is_wysiwyg = "true";
defparam \datamem|data_ram~1999 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2710 (
// Equation(s):
// \datamem|data_ram~2710_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2709_combout  & ((\datamem|data_ram~1999_q ))) # (!\datamem|data_ram~2709_combout  & (\datamem|data_ram~1743_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2709_combout 
// ))))

	.dataa(\datamem|data_ram~1743_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2709_combout ),
	.datad(\datamem|data_ram~1999_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2710_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2710 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2710 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1839 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1839 .is_wysiwyg = "true";
defparam \datamem|data_ram~1839 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1711 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1711 .is_wysiwyg = "true";
defparam \datamem|data_ram~1711 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1583 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1583 .is_wysiwyg = "true";
defparam \datamem|data_ram~1583 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2711 (
// Equation(s):
// \datamem|data_ram~2711_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1711_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1583_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1711_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1583_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2711_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2711 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2711 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1967 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1967 .is_wysiwyg = "true";
defparam \datamem|data_ram~1967 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2712 (
// Equation(s):
// \datamem|data_ram~2712_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2711_combout  & ((\datamem|data_ram~1967_q ))) # (!\datamem|data_ram~2711_combout  & (\datamem|data_ram~1839_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2711_combout 
// ))))

	.dataa(\datamem|data_ram~1839_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2711_combout ),
	.datad(\datamem|data_ram~1967_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2712_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2712 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2712 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1679 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1679 .is_wysiwyg = "true";
defparam \datamem|data_ram~1679 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1807 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1807 .is_wysiwyg = "true";
defparam \datamem|data_ram~1807 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1551 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1551 .is_wysiwyg = "true";
defparam \datamem|data_ram~1551 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2713 (
// Equation(s):
// \datamem|data_ram~2713_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1807_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1551_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1807_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1551_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2713_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2713 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2713 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1935 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1935 .is_wysiwyg = "true";
defparam \datamem|data_ram~1935 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2714 (
// Equation(s):
// \datamem|data_ram~2714_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2713_combout  & ((\datamem|data_ram~1935_q ))) # (!\datamem|data_ram~2713_combout  & (\datamem|data_ram~1679_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2713_combout 
// ))))

	.dataa(\datamem|data_ram~1679_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2713_combout ),
	.datad(\datamem|data_ram~1935_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2714_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2714 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2714 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2715 (
// Equation(s):
// \datamem|data_ram~2715_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2712_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2714_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2712_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2714_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2715_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2715 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2715 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1903 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1903 .is_wysiwyg = "true";
defparam \datamem|data_ram~1903 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1775 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1775 .is_wysiwyg = "true";
defparam \datamem|data_ram~1775 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1647 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1647 .is_wysiwyg = "true";
defparam \datamem|data_ram~1647 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2716 (
// Equation(s):
// \datamem|data_ram~2716_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1775_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1647_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1775_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1647_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2716_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2716 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2716 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2031 (
	.clk(\clk~input_o ),
	.d(\WriteData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2031 .is_wysiwyg = "true";
defparam \datamem|data_ram~2031 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2717 (
// Equation(s):
// \datamem|data_ram~2717_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2716_combout  & ((\datamem|data_ram~2031_q ))) # (!\datamem|data_ram~2716_combout  & (\datamem|data_ram~1903_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2716_combout 
// ))))

	.dataa(\datamem|data_ram~1903_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2716_combout ),
	.datad(\datamem|data_ram~2031_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2717_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2717 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2717 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2718 (
// Equation(s):
// \datamem|data_ram~2718_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2715_combout  & ((\datamem|data_ram~2717_combout ))) # (!\datamem|data_ram~2715_combout  & (\datamem|data_ram~2710_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2715_combout ))))

	.dataa(\datamem|data_ram~2710_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2715_combout ),
	.datad(\datamem|data_ram~2717_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2718_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2718 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2718 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2719 (
// Equation(s):
// \datamem|data_ram~2719_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2708_combout  & ((\datamem|data_ram~2718_combout ))) # (!\datamem|data_ram~2708_combout  & (\datamem|data_ram~2687_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2708_combout ))))

	.dataa(\datamem|data_ram~2687_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2708_combout ),
	.datad(\datamem|data_ram~2718_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2719_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2719 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2719 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[15]~32 (
// Equation(s):
// \rvcpu|dp|resultmux|y[15]~32_combout  = (\datamem|data_ram~2719_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[15]~26_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2719_combout  & 
// (((\rvcpu|dp|pcadd4|sum[15]~26_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2719_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[15]~26_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[15]~32 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[15]~16 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[15]~16_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[15]~2_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[15]~15_combout )))

	.dataa(\rvcpu|dp|ext|immext[15]~2_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[15]~15_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[15]~16 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[14]~input (
	.i(Ext_WriteData[14]),
	.ibar(gnd),
	.o(\Ext_WriteData[14]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[14]~input .bus_hold = "false";
defparam \Ext_WriteData[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~718 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~718 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~718 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~846 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~846 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~846 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~590 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~590 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1308 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1308_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~846_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~590_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~846_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~590_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1308_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1308 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~974 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~974 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1309 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1309_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1308_combout  & ((\rvcpu|dp|rf|reg_file_arr~974_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1308_combout  & (\rvcpu|dp|rf|reg_file_arr~718_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1308_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~718_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1308_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~974_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1309_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1309 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~814 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~814 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~814 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~686 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~686 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~686 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~558 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~558 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1310 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1310_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~686_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~558_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~686_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~558_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1310_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1310 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~942 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~942 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1311 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1311_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1310_combout  & ((\rvcpu|dp|rf|reg_file_arr~942_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1310_combout  & (\rvcpu|dp|rf|reg_file_arr~814_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1310_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~814_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1310_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~942_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1311_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1311 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~654 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~654 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~654 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~782 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~782 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~782 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~526 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~526 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1312 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1312_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~782_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~526_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~782_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~526_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1312_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1312 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~910 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~910 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~910 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1313 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1313_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1312_combout  & ((\rvcpu|dp|rf|reg_file_arr~910_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1312_combout  & (\rvcpu|dp|rf|reg_file_arr~654_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1312_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~654_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1312_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~910_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1313_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1313 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1314 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1314_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1311_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1313_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1311_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1313_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1314_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1314 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~878 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~878 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~878 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~750 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~750 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~750 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~622 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~622 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1315 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1315_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~750_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~622_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~750_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~622_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1315_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1315 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1006 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1006 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1316 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1316_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1315_combout  & ((\rvcpu|dp|rf|reg_file_arr~1006_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1315_combout  & (\rvcpu|dp|rf|reg_file_arr~878_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1315_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~878_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1315_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1006_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1316_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1316 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1317 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1317_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1314_combout  & ((\rvcpu|dp|rf|reg_file_arr~1316_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1314_combout  & (\rvcpu|dp|rf|reg_file_arr~1309_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1314_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1309_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1314_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1316_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1317_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1317 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~334 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~334 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~334 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~302 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~302 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~302 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~270 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~270 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1318 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1318_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~302_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~270_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~302_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~270_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1318_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1318 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1318 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~366 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~366 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~366 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1319 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1319_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1318_combout  & ((\rvcpu|dp|rf|reg_file_arr~366_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1318_combout  & (\rvcpu|dp|rf|reg_file_arr~334_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1318_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~334_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1318_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~366_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1319_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1319 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~206 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~206 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~206 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~142 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~142 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1320 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1320_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~206_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~142_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~206_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~142_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1320_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1320 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~238 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~238 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~238 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1321 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1321_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1320_combout  & ((\rvcpu|dp|rf|reg_file_arr~238_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1320_combout  & (\rvcpu|dp|rf|reg_file_arr~174_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1320_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~174_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1320_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~238_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1321_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1321 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~78 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~78 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~78 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~46 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~46 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~46 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~14 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~14 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~14 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1322 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1322_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~46_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~14_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~46_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~14_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1322_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1322 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~110 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~110 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~110 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1323 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1323_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1322_combout  & ((\rvcpu|dp|rf|reg_file_arr~110_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1322_combout  & (\rvcpu|dp|rf|reg_file_arr~78_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1322_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~78_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1322_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~110_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1323_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1323 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1324 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1324_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1321_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1323_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1321_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1323_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1324_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1324 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~430 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~430 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~430 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~462 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~462 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~462 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~398 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~398 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1325 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1325_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~462_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~398_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~462_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~398_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1325_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1325 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1325 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~494 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~494 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~494 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1326 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1326_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1325_combout  & ((\rvcpu|dp|rf|reg_file_arr~494_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1325_combout  & (\rvcpu|dp|rf|reg_file_arr~430_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1325_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~430_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1325_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~494_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1326_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1326 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1327 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1327_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1324_combout  & ((\rvcpu|dp|rf|reg_file_arr~1326_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1324_combout  & (\rvcpu|dp|rf|reg_file_arr~1319_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1324_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1319_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1324_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1326_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1327_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1327 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[14]~14 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[14]~14_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1317_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1327_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1317_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1327_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[14]~14 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~14 (
// Equation(s):
// \WriteData~14_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[14]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[14]~14_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[14]~14_combout ))))

	.dataa(\Ext_WriteData[14]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[14]~14_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~14_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~14 .lut_mask = 16'hACCC;
defparam \WriteData~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1358 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1358 .is_wysiwyg = "true";
defparam \datamem|data_ram~1358 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1326 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1326 .is_wysiwyg = "true";
defparam \datamem|data_ram~1326 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1294 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1294 .is_wysiwyg = "true";
defparam \datamem|data_ram~1294 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2636 (
// Equation(s):
// \datamem|data_ram~2636_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1326_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1294_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1326_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1294_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2636_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2636 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1390 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1390 .is_wysiwyg = "true";
defparam \datamem|data_ram~1390 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2637 (
// Equation(s):
// \datamem|data_ram~2637_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2636_combout  & ((\datamem|data_ram~1390_q ))) # (!\datamem|data_ram~2636_combout  & (\datamem|data_ram~1358_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2636_combout 
// ))))

	.dataa(\datamem|data_ram~1358_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2636_combout ),
	.datad(\datamem|data_ram~1390_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2637_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2637 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2637 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1198 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1198 .is_wysiwyg = "true";
defparam \datamem|data_ram~1198 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1230 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1230 .is_wysiwyg = "true";
defparam \datamem|data_ram~1230 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1166 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1166 .is_wysiwyg = "true";
defparam \datamem|data_ram~1166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2638 (
// Equation(s):
// \datamem|data_ram~2638_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1230_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1166_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1230_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1166_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2638_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2638 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1262 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1262 .is_wysiwyg = "true";
defparam \datamem|data_ram~1262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2639 (
// Equation(s):
// \datamem|data_ram~2639_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2638_combout  & ((\datamem|data_ram~1262_q ))) # (!\datamem|data_ram~2638_combout  & (\datamem|data_ram~1198_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2638_combout 
// ))))

	.dataa(\datamem|data_ram~1198_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2638_combout ),
	.datad(\datamem|data_ram~1262_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2639_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2639 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1102 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1102 .is_wysiwyg = "true";
defparam \datamem|data_ram~1102 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1070 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1070 .is_wysiwyg = "true";
defparam \datamem|data_ram~1070 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1038 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1038 .is_wysiwyg = "true";
defparam \datamem|data_ram~1038 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2640 (
// Equation(s):
// \datamem|data_ram~2640_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1070_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1038_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1070_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1038_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2640_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2640 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2640 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1134 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1134 .is_wysiwyg = "true";
defparam \datamem|data_ram~1134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2641 (
// Equation(s):
// \datamem|data_ram~2641_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2640_combout  & ((\datamem|data_ram~1134_q ))) # (!\datamem|data_ram~2640_combout  & (\datamem|data_ram~1102_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2640_combout 
// ))))

	.dataa(\datamem|data_ram~1102_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2640_combout ),
	.datad(\datamem|data_ram~1134_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2641_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2641 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2642 (
// Equation(s):
// \datamem|data_ram~2642_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2639_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2641_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2639_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2641_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2642_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2642 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1454 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1454 .is_wysiwyg = "true";
defparam \datamem|data_ram~1454 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1486 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1486 .is_wysiwyg = "true";
defparam \datamem|data_ram~1486 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1422 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1422 .is_wysiwyg = "true";
defparam \datamem|data_ram~1422 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2643 (
// Equation(s):
// \datamem|data_ram~2643_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1486_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1422_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1486_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1422_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2643_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2643 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1518 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1518 .is_wysiwyg = "true";
defparam \datamem|data_ram~1518 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2644 (
// Equation(s):
// \datamem|data_ram~2644_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2643_combout  & ((\datamem|data_ram~1518_q ))) # (!\datamem|data_ram~2643_combout  & (\datamem|data_ram~1454_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2643_combout 
// ))))

	.dataa(\datamem|data_ram~1454_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2643_combout ),
	.datad(\datamem|data_ram~1518_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2644_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2644 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2644 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2645 (
// Equation(s):
// \datamem|data_ram~2645_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2642_combout  & ((\datamem|data_ram~2644_combout ))) # (!\datamem|data_ram~2642_combout  & (\datamem|data_ram~2637_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2642_combout ))))

	.dataa(\datamem|data_ram~2637_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2642_combout ),
	.datad(\datamem|data_ram~2644_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2645_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2645 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~686 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~686 .is_wysiwyg = "true";
defparam \datamem|data_ram~686 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~814 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~814 .is_wysiwyg = "true";
defparam \datamem|data_ram~814 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~558 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~558 .is_wysiwyg = "true";
defparam \datamem|data_ram~558 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2646 (
// Equation(s):
// \datamem|data_ram~2646_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~814_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~558_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~814_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~558_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2646_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2646 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~942 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~942 .is_wysiwyg = "true";
defparam \datamem|data_ram~942 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2647 (
// Equation(s):
// \datamem|data_ram~2647_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2646_combout  & ((\datamem|data_ram~942_q ))) # (!\datamem|data_ram~2646_combout  & (\datamem|data_ram~686_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2646_combout ))))

	.dataa(\datamem|data_ram~686_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2646_combout ),
	.datad(\datamem|data_ram~942_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2647_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2647 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2647 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~846 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~846 .is_wysiwyg = "true";
defparam \datamem|data_ram~846 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~718 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~718 .is_wysiwyg = "true";
defparam \datamem|data_ram~718 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~590 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~590 .is_wysiwyg = "true";
defparam \datamem|data_ram~590 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2648 (
// Equation(s):
// \datamem|data_ram~2648_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~718_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~590_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~718_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~590_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2648_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2648 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2648 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~974 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~974 .is_wysiwyg = "true";
defparam \datamem|data_ram~974 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2649 (
// Equation(s):
// \datamem|data_ram~2649_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2648_combout  & ((\datamem|data_ram~974_q ))) # (!\datamem|data_ram~2648_combout  & (\datamem|data_ram~846_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2648_combout ))))

	.dataa(\datamem|data_ram~846_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2648_combout ),
	.datad(\datamem|data_ram~974_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2649_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2649 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~782 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~782 .is_wysiwyg = "true";
defparam \datamem|data_ram~782 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~654 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~654 .is_wysiwyg = "true";
defparam \datamem|data_ram~654 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~526 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~526 .is_wysiwyg = "true";
defparam \datamem|data_ram~526 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2650 (
// Equation(s):
// \datamem|data_ram~2650_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~654_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~526_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~654_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~526_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2650_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2650 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2650 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~910 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~910 .is_wysiwyg = "true";
defparam \datamem|data_ram~910 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2651 (
// Equation(s):
// \datamem|data_ram~2651_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2650_combout  & ((\datamem|data_ram~910_q ))) # (!\datamem|data_ram~2650_combout  & (\datamem|data_ram~782_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2650_combout ))))

	.dataa(\datamem|data_ram~782_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2650_combout ),
	.datad(\datamem|data_ram~910_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2651_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2651 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2651 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2652 (
// Equation(s):
// \datamem|data_ram~2652_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2649_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2651_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2649_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2651_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2652_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2652 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2652 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~750 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~750 .is_wysiwyg = "true";
defparam \datamem|data_ram~750 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~878 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~878 .is_wysiwyg = "true";
defparam \datamem|data_ram~878 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~622 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~622 .is_wysiwyg = "true";
defparam \datamem|data_ram~622 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2653 (
// Equation(s):
// \datamem|data_ram~2653_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~878_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~622_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~878_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~622_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2653_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2653 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2653 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1006 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1006 .is_wysiwyg = "true";
defparam \datamem|data_ram~1006 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2654 (
// Equation(s):
// \datamem|data_ram~2654_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2653_combout  & ((\datamem|data_ram~1006_q ))) # (!\datamem|data_ram~2653_combout  & (\datamem|data_ram~750_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2653_combout 
// ))))

	.dataa(\datamem|data_ram~750_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2653_combout ),
	.datad(\datamem|data_ram~1006_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2654_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2654 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2655 (
// Equation(s):
// \datamem|data_ram~2655_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2652_combout  & ((\datamem|data_ram~2654_combout ))) # (!\datamem|data_ram~2652_combout  & (\datamem|data_ram~2647_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2652_combout ))))

	.dataa(\datamem|data_ram~2647_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2652_combout ),
	.datad(\datamem|data_ram~2654_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2655_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2655 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~206 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~206 .is_wysiwyg = "true";
defparam \datamem|data_ram~206 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~174 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~174 .is_wysiwyg = "true";
defparam \datamem|data_ram~174 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~142 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~142 .is_wysiwyg = "true";
defparam \datamem|data_ram~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2656 (
// Equation(s):
// \datamem|data_ram~2656_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~174_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~142_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~174_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~142_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2656_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2656 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2656 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~238 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~238 .is_wysiwyg = "true";
defparam \datamem|data_ram~238 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2657 (
// Equation(s):
// \datamem|data_ram~2657_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2656_combout  & ((\datamem|data_ram~238_q ))) # (!\datamem|data_ram~2656_combout  & (\datamem|data_ram~206_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2656_combout ))))

	.dataa(\datamem|data_ram~206_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2656_combout ),
	.datad(\datamem|data_ram~238_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2657_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2657 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2657 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~302 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~302 .is_wysiwyg = "true";
defparam \datamem|data_ram~302 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~334 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~334 .is_wysiwyg = "true";
defparam \datamem|data_ram~334 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~270 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~270 .is_wysiwyg = "true";
defparam \datamem|data_ram~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2658 (
// Equation(s):
// \datamem|data_ram~2658_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~334_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~270_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~334_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~270_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2658_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2658 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2658 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~366 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~366 .is_wysiwyg = "true";
defparam \datamem|data_ram~366 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2659 (
// Equation(s):
// \datamem|data_ram~2659_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2658_combout  & ((\datamem|data_ram~366_q ))) # (!\datamem|data_ram~2658_combout  & (\datamem|data_ram~302_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2658_combout ))))

	.dataa(\datamem|data_ram~302_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2658_combout ),
	.datad(\datamem|data_ram~366_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2659_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2659 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~46 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~46 .is_wysiwyg = "true";
defparam \datamem|data_ram~46 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~78 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~78 .is_wysiwyg = "true";
defparam \datamem|data_ram~78 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~14 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~14 .is_wysiwyg = "true";
defparam \datamem|data_ram~14 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2660 (
// Equation(s):
// \datamem|data_ram~2660_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~78_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~14_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~78_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~14_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2660_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2660 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2660 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~110 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~110 .is_wysiwyg = "true";
defparam \datamem|data_ram~110 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2661 (
// Equation(s):
// \datamem|data_ram~2661_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2660_combout  & ((\datamem|data_ram~110_q ))) # (!\datamem|data_ram~2660_combout  & (\datamem|data_ram~46_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2660_combout ))))

	.dataa(\datamem|data_ram~46_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2660_combout ),
	.datad(\datamem|data_ram~110_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2661_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2661 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2662 (
// Equation(s):
// \datamem|data_ram~2662_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2659_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2661_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2659_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2661_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2662_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2662 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~462 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~462 .is_wysiwyg = "true";
defparam \datamem|data_ram~462 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~430 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~430 .is_wysiwyg = "true";
defparam \datamem|data_ram~430 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~398 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~398 .is_wysiwyg = "true";
defparam \datamem|data_ram~398 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2663 (
// Equation(s):
// \datamem|data_ram~2663_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~430_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~398_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~430_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~398_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2663_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2663 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2663 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~494 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~494 .is_wysiwyg = "true";
defparam \datamem|data_ram~494 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2664 (
// Equation(s):
// \datamem|data_ram~2664_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2663_combout  & ((\datamem|data_ram~494_q ))) # (!\datamem|data_ram~2663_combout  & (\datamem|data_ram~462_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2663_combout ))))

	.dataa(\datamem|data_ram~462_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2663_combout ),
	.datad(\datamem|data_ram~494_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2664_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2664 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2664 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2665 (
// Equation(s):
// \datamem|data_ram~2665_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2662_combout  & ((\datamem|data_ram~2664_combout ))) # (!\datamem|data_ram~2662_combout  & (\datamem|data_ram~2657_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2662_combout ))))

	.dataa(\datamem|data_ram~2657_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2662_combout ),
	.datad(\datamem|data_ram~2664_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2665_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2665 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2665 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2666 (
// Equation(s):
// \datamem|data_ram~2666_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2655_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2665_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2655_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2665_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2666_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2666 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1742 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1742 .is_wysiwyg = "true";
defparam \datamem|data_ram~1742 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1870 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1870 .is_wysiwyg = "true";
defparam \datamem|data_ram~1870 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1614 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1614 .is_wysiwyg = "true";
defparam \datamem|data_ram~1614 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2667 (
// Equation(s):
// \datamem|data_ram~2667_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1870_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1614_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1870_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1614_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2667_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2667 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2667 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1998 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1998 .is_wysiwyg = "true";
defparam \datamem|data_ram~1998 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2668 (
// Equation(s):
// \datamem|data_ram~2668_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2667_combout  & ((\datamem|data_ram~1998_q ))) # (!\datamem|data_ram~2667_combout  & (\datamem|data_ram~1742_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2667_combout 
// ))))

	.dataa(\datamem|data_ram~1742_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2667_combout ),
	.datad(\datamem|data_ram~1998_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2668_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2668 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1838 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1838 .is_wysiwyg = "true";
defparam \datamem|data_ram~1838 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1710 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1710 .is_wysiwyg = "true";
defparam \datamem|data_ram~1710 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1582 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1582 .is_wysiwyg = "true";
defparam \datamem|data_ram~1582 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2669 (
// Equation(s):
// \datamem|data_ram~2669_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1710_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1582_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1710_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1582_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2669_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2669 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2669 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1966 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1966 .is_wysiwyg = "true";
defparam \datamem|data_ram~1966 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2670 (
// Equation(s):
// \datamem|data_ram~2670_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2669_combout  & ((\datamem|data_ram~1966_q ))) # (!\datamem|data_ram~2669_combout  & (\datamem|data_ram~1838_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2669_combout 
// ))))

	.dataa(\datamem|data_ram~1838_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2669_combout ),
	.datad(\datamem|data_ram~1966_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2670_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2670 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2670 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1678 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1678 .is_wysiwyg = "true";
defparam \datamem|data_ram~1678 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1806 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1806 .is_wysiwyg = "true";
defparam \datamem|data_ram~1806 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1550 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1550 .is_wysiwyg = "true";
defparam \datamem|data_ram~1550 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2671 (
// Equation(s):
// \datamem|data_ram~2671_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1806_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1550_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1806_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1550_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2671_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2671 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1934 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1934 .is_wysiwyg = "true";
defparam \datamem|data_ram~1934 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2672 (
// Equation(s):
// \datamem|data_ram~2672_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2671_combout  & ((\datamem|data_ram~1934_q ))) # (!\datamem|data_ram~2671_combout  & (\datamem|data_ram~1678_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2671_combout 
// ))))

	.dataa(\datamem|data_ram~1678_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2671_combout ),
	.datad(\datamem|data_ram~1934_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2672_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2672 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2672 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2673 (
// Equation(s):
// \datamem|data_ram~2673_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2670_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2672_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2670_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2672_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2673_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2673 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2673 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1902 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1902 .is_wysiwyg = "true";
defparam \datamem|data_ram~1902 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1774 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1774 .is_wysiwyg = "true";
defparam \datamem|data_ram~1774 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1646 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1646 .is_wysiwyg = "true";
defparam \datamem|data_ram~1646 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2674 (
// Equation(s):
// \datamem|data_ram~2674_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1774_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1646_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1774_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1646_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2674_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2674 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2674 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2030 (
	.clk(\clk~input_o ),
	.d(\WriteData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2030 .is_wysiwyg = "true";
defparam \datamem|data_ram~2030 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2675 (
// Equation(s):
// \datamem|data_ram~2675_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2674_combout  & ((\datamem|data_ram~2030_q ))) # (!\datamem|data_ram~2674_combout  & (\datamem|data_ram~1902_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2674_combout 
// ))))

	.dataa(\datamem|data_ram~1902_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2674_combout ),
	.datad(\datamem|data_ram~2030_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2675_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2675 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2676 (
// Equation(s):
// \datamem|data_ram~2676_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2673_combout  & ((\datamem|data_ram~2675_combout ))) # (!\datamem|data_ram~2673_combout  & (\datamem|data_ram~2668_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2673_combout ))))

	.dataa(\datamem|data_ram~2668_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2673_combout ),
	.datad(\datamem|data_ram~2675_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2676_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2676 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2676 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2677 (
// Equation(s):
// \datamem|data_ram~2677_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2666_combout  & ((\datamem|data_ram~2676_combout ))) # (!\datamem|data_ram~2666_combout  & (\datamem|data_ram~2645_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2666_combout ))))

	.dataa(\datamem|data_ram~2645_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2666_combout ),
	.datad(\datamem|data_ram~2676_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2677_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2677 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[14]~30 (
// Equation(s):
// \rvcpu|dp|resultmux|y[14]~30_combout  = (\datamem|data_ram~2677_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[14]~24_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2677_combout  & 
// (((\rvcpu|dp|pcadd4|sum[14]~24_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2677_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[14]~24_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[14]~30 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[14]~17 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[14]~17_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[14]~3_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[14]~14_combout )))

	.dataa(\rvcpu|dp|ext|immext[14]~3_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[14]~14_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[14]~17 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[13]~input (
	.i(Ext_WriteData[13]),
	.ibar(gnd),
	.o(\Ext_WriteData[13]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[13]~input .bus_hold = "false";
defparam \Ext_WriteData[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~685 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~685 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~685 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~813 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~813 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~813 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~557 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~557 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1288 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1288_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~813_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~557_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~813_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~557_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1288_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1288 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~941 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~941 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1289 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1289_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1288_combout  & ((\rvcpu|dp|rf|reg_file_arr~941_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1288_combout  & (\rvcpu|dp|rf|reg_file_arr~685_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1288_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~685_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1288_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~941_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1289_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1289 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~845 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~845 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~845 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~717 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~717 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~717 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~589 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~589 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1290 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1290_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~717_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~589_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~717_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~589_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1290_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1290 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~973 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~973 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1291 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1291_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1290_combout  & ((\rvcpu|dp|rf|reg_file_arr~973_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1290_combout  & (\rvcpu|dp|rf|reg_file_arr~845_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1290_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~845_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1290_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~973_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1291_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1291 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~781 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~781 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~781 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~653 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~653 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~653 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~525 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~525 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~525 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1292 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1292_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~653_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~525_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~653_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~525_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1292_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1292 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~909 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~909 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~909 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1293 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1293_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1292_combout  & ((\rvcpu|dp|rf|reg_file_arr~909_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1292_combout  & (\rvcpu|dp|rf|reg_file_arr~781_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1292_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~781_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1292_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~909_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1293_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1293 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1294 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1294_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1291_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1293_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1291_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1293_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1294_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1294 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~749 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~749 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~749 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~877 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~877 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~877 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~621 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~621 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1295 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1295_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~877_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~621_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~877_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~621_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1295_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1295 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1005 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1005 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1296 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1296_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1295_combout  & ((\rvcpu|dp|rf|reg_file_arr~1005_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1295_combout  & (\rvcpu|dp|rf|reg_file_arr~749_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1295_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~749_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1295_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1005_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1296_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1296 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1297 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1297_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1294_combout  & ((\rvcpu|dp|rf|reg_file_arr~1296_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1294_combout  & (\rvcpu|dp|rf|reg_file_arr~1289_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1294_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1289_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1294_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1296_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1297_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1297 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~205 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~205 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~205 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~141 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~141 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1298 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1298_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~173_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~141_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~173_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~141_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1298_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1298 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~237 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~237 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~237 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1299 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1299_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1298_combout  & ((\rvcpu|dp|rf|reg_file_arr~237_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1298_combout  & (\rvcpu|dp|rf|reg_file_arr~205_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1298_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~205_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1298_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~237_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1299_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1299 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~301 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~301 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~301 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~333 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~333 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~333 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~269 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~269 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1300 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1300_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~333_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~269_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~333_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~269_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1300_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1300 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~365 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~365 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~365 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1301 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1301_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1300_combout  & ((\rvcpu|dp|rf|reg_file_arr~365_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1300_combout  & (\rvcpu|dp|rf|reg_file_arr~301_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1300_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~301_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1300_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~365_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1301_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1301 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~45 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~45 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~45 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~77 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~77 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~77 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~13 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~13 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1302 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1302_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~77_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~13_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~77_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~13_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1302_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1302 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~109 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~109 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~109 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1303 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1303_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1302_combout  & ((\rvcpu|dp|rf|reg_file_arr~109_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1302_combout  & (\rvcpu|dp|rf|reg_file_arr~45_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1302_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~45_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1302_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~109_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1303_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1303 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1304 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1304_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1301_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1303_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1301_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1303_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1304_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1304 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~461 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~461 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~461 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~429 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~429 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~429 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~397 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~397 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~397 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1305 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1305_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~429_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~397_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~429_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~397_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1305_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1305 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~493 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~493 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~493 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1306 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1306_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1305_combout  & ((\rvcpu|dp|rf|reg_file_arr~493_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1305_combout  & (\rvcpu|dp|rf|reg_file_arr~461_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1305_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~461_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1305_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~493_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1306_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1306 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1307 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1307_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1304_combout  & ((\rvcpu|dp|rf|reg_file_arr~1306_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1304_combout  & (\rvcpu|dp|rf|reg_file_arr~1299_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1304_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1299_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1304_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1306_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1307_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1307 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[13]~13 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[13]~13_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1297_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1307_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1297_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1307_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[13]~13 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~13 (
// Equation(s):
// \WriteData~13_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[13]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[13]~13_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[13]~13_combout ))))

	.dataa(\Ext_WriteData[13]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[13]~13_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~13_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~13 .lut_mask = 16'hACCC;
defparam \WriteData~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~685 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~685 .is_wysiwyg = "true";
defparam \datamem|data_ram~685 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~813 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~813 .is_wysiwyg = "true";
defparam \datamem|data_ram~813 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~557 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~557 .is_wysiwyg = "true";
defparam \datamem|data_ram~557 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2594 (
// Equation(s):
// \datamem|data_ram~2594_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~813_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~557_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~813_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~557_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2594_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2594 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~941 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~941 .is_wysiwyg = "true";
defparam \datamem|data_ram~941 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2595 (
// Equation(s):
// \datamem|data_ram~2595_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2594_combout  & ((\datamem|data_ram~941_q ))) # (!\datamem|data_ram~2594_combout  & (\datamem|data_ram~685_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2594_combout ))))

	.dataa(\datamem|data_ram~685_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2594_combout ),
	.datad(\datamem|data_ram~941_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2595_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2595 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~845 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~845 .is_wysiwyg = "true";
defparam \datamem|data_ram~845 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~717 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~717 .is_wysiwyg = "true";
defparam \datamem|data_ram~717 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~589 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~589 .is_wysiwyg = "true";
defparam \datamem|data_ram~589 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2596 (
// Equation(s):
// \datamem|data_ram~2596_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~717_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~589_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~717_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~589_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2596_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2596 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2596 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~973 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~973 .is_wysiwyg = "true";
defparam \datamem|data_ram~973 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2597 (
// Equation(s):
// \datamem|data_ram~2597_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2596_combout  & ((\datamem|data_ram~973_q ))) # (!\datamem|data_ram~2596_combout  & (\datamem|data_ram~845_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2596_combout ))))

	.dataa(\datamem|data_ram~845_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2596_combout ),
	.datad(\datamem|data_ram~973_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2597_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2597 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2597 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~781 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~781 .is_wysiwyg = "true";
defparam \datamem|data_ram~781 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~653 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~653 .is_wysiwyg = "true";
defparam \datamem|data_ram~653 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~525 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~525 .is_wysiwyg = "true";
defparam \datamem|data_ram~525 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2598 (
// Equation(s):
// \datamem|data_ram~2598_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~653_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~525_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~653_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~525_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2598_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2598 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~909 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~909 .is_wysiwyg = "true";
defparam \datamem|data_ram~909 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2599 (
// Equation(s):
// \datamem|data_ram~2599_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2598_combout  & ((\datamem|data_ram~909_q ))) # (!\datamem|data_ram~2598_combout  & (\datamem|data_ram~781_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2598_combout ))))

	.dataa(\datamem|data_ram~781_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2598_combout ),
	.datad(\datamem|data_ram~909_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2599_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2599 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2599 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2600 (
// Equation(s):
// \datamem|data_ram~2600_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2597_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2599_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2597_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2599_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2600_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2600 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~749 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~749 .is_wysiwyg = "true";
defparam \datamem|data_ram~749 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~877 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~877 .is_wysiwyg = "true";
defparam \datamem|data_ram~877 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~621 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~621 .is_wysiwyg = "true";
defparam \datamem|data_ram~621 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2601 (
// Equation(s):
// \datamem|data_ram~2601_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~877_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~621_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~877_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~621_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2601_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2601 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1005 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1005 .is_wysiwyg = "true";
defparam \datamem|data_ram~1005 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2602 (
// Equation(s):
// \datamem|data_ram~2602_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2601_combout  & ((\datamem|data_ram~1005_q ))) # (!\datamem|data_ram~2601_combout  & (\datamem|data_ram~749_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2601_combout 
// ))))

	.dataa(\datamem|data_ram~749_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2601_combout ),
	.datad(\datamem|data_ram~1005_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2602_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2602 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2603 (
// Equation(s):
// \datamem|data_ram~2603_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2600_combout  & ((\datamem|data_ram~2602_combout ))) # (!\datamem|data_ram~2600_combout  & (\datamem|data_ram~2595_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2600_combout ))))

	.dataa(\datamem|data_ram~2595_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2600_combout ),
	.datad(\datamem|data_ram~2602_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2603_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2603 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1357 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1357 .is_wysiwyg = "true";
defparam \datamem|data_ram~1357 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1325 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1325 .is_wysiwyg = "true";
defparam \datamem|data_ram~1325 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1293 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1293 .is_wysiwyg = "true";
defparam \datamem|data_ram~1293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2604 (
// Equation(s):
// \datamem|data_ram~2604_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1325_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1293_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1325_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1293_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2604_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2604 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1389 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1389 .is_wysiwyg = "true";
defparam \datamem|data_ram~1389 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2605 (
// Equation(s):
// \datamem|data_ram~2605_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2604_combout  & ((\datamem|data_ram~1389_q ))) # (!\datamem|data_ram~2604_combout  & (\datamem|data_ram~1357_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2604_combout 
// ))))

	.dataa(\datamem|data_ram~1357_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2604_combout ),
	.datad(\datamem|data_ram~1389_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2605_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2605 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1197 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1197 .is_wysiwyg = "true";
defparam \datamem|data_ram~1197 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1229 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1229 .is_wysiwyg = "true";
defparam \datamem|data_ram~1229 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1165 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1165 .is_wysiwyg = "true";
defparam \datamem|data_ram~1165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2606 (
// Equation(s):
// \datamem|data_ram~2606_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1229_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1165_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1229_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1165_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2606_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2606 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1261 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1261 .is_wysiwyg = "true";
defparam \datamem|data_ram~1261 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2607 (
// Equation(s):
// \datamem|data_ram~2607_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2606_combout  & ((\datamem|data_ram~1261_q ))) # (!\datamem|data_ram~2606_combout  & (\datamem|data_ram~1197_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2606_combout 
// ))))

	.dataa(\datamem|data_ram~1197_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2606_combout ),
	.datad(\datamem|data_ram~1261_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2607_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2607 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2607 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1101 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1101 .is_wysiwyg = "true";
defparam \datamem|data_ram~1101 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1069 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1069 .is_wysiwyg = "true";
defparam \datamem|data_ram~1069 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1037 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1037 .is_wysiwyg = "true";
defparam \datamem|data_ram~1037 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2608 (
// Equation(s):
// \datamem|data_ram~2608_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1069_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1037_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1069_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1037_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2608_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2608 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1133 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1133 .is_wysiwyg = "true";
defparam \datamem|data_ram~1133 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2609 (
// Equation(s):
// \datamem|data_ram~2609_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2608_combout  & ((\datamem|data_ram~1133_q ))) # (!\datamem|data_ram~2608_combout  & (\datamem|data_ram~1101_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2608_combout 
// ))))

	.dataa(\datamem|data_ram~1101_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2608_combout ),
	.datad(\datamem|data_ram~1133_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2609_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2609 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2610 (
// Equation(s):
// \datamem|data_ram~2610_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2607_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2609_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2607_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2609_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2610_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2610 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2610 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1453 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1453 .is_wysiwyg = "true";
defparam \datamem|data_ram~1453 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1485 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1485 .is_wysiwyg = "true";
defparam \datamem|data_ram~1485 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1421 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1421 .is_wysiwyg = "true";
defparam \datamem|data_ram~1421 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2611 (
// Equation(s):
// \datamem|data_ram~2611_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1485_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1421_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1485_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1421_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2611_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2611 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2611 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1517 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1517 .is_wysiwyg = "true";
defparam \datamem|data_ram~1517 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2612 (
// Equation(s):
// \datamem|data_ram~2612_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2611_combout  & ((\datamem|data_ram~1517_q ))) # (!\datamem|data_ram~2611_combout  & (\datamem|data_ram~1453_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2611_combout 
// ))))

	.dataa(\datamem|data_ram~1453_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2611_combout ),
	.datad(\datamem|data_ram~1517_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2612_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2612 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2613 (
// Equation(s):
// \datamem|data_ram~2613_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2610_combout  & ((\datamem|data_ram~2612_combout ))) # (!\datamem|data_ram~2610_combout  & (\datamem|data_ram~2605_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2610_combout ))))

	.dataa(\datamem|data_ram~2605_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2610_combout ),
	.datad(\datamem|data_ram~2612_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2613_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2613 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~205 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~205 .is_wysiwyg = "true";
defparam \datamem|data_ram~205 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~173 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~173 .is_wysiwyg = "true";
defparam \datamem|data_ram~173 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~141 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~141 .is_wysiwyg = "true";
defparam \datamem|data_ram~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2614 (
// Equation(s):
// \datamem|data_ram~2614_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~173_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~141_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~173_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~141_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2614_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2614 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~237 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~237 .is_wysiwyg = "true";
defparam \datamem|data_ram~237 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2615 (
// Equation(s):
// \datamem|data_ram~2615_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2614_combout  & ((\datamem|data_ram~237_q ))) # (!\datamem|data_ram~2614_combout  & (\datamem|data_ram~205_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2614_combout ))))

	.dataa(\datamem|data_ram~205_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2614_combout ),
	.datad(\datamem|data_ram~237_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2615_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2615 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2615 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~301 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~301 .is_wysiwyg = "true";
defparam \datamem|data_ram~301 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~333 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~333 .is_wysiwyg = "true";
defparam \datamem|data_ram~333 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~269 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~269 .is_wysiwyg = "true";
defparam \datamem|data_ram~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2616 (
// Equation(s):
// \datamem|data_ram~2616_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~333_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~269_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~333_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~269_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2616_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2616 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~365 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~365 .is_wysiwyg = "true";
defparam \datamem|data_ram~365 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2617 (
// Equation(s):
// \datamem|data_ram~2617_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2616_combout  & ((\datamem|data_ram~365_q ))) # (!\datamem|data_ram~2616_combout  & (\datamem|data_ram~301_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2616_combout ))))

	.dataa(\datamem|data_ram~301_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2616_combout ),
	.datad(\datamem|data_ram~365_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2617_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2617 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2617 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~45 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~45 .is_wysiwyg = "true";
defparam \datamem|data_ram~45 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~77 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~77 .is_wysiwyg = "true";
defparam \datamem|data_ram~77 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~13 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~13 .is_wysiwyg = "true";
defparam \datamem|data_ram~13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2618 (
// Equation(s):
// \datamem|data_ram~2618_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~77_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~13_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~77_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~13_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2618_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2618 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2618 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~109 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~109 .is_wysiwyg = "true";
defparam \datamem|data_ram~109 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2619 (
// Equation(s):
// \datamem|data_ram~2619_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2618_combout  & ((\datamem|data_ram~109_q ))) # (!\datamem|data_ram~2618_combout  & (\datamem|data_ram~45_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2618_combout ))))

	.dataa(\datamem|data_ram~45_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2618_combout ),
	.datad(\datamem|data_ram~109_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2619_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2619 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2619 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2620 (
// Equation(s):
// \datamem|data_ram~2620_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2617_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2619_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2617_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2619_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2620_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2620 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2620 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~461 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~461 .is_wysiwyg = "true";
defparam \datamem|data_ram~461 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~429 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~429 .is_wysiwyg = "true";
defparam \datamem|data_ram~429 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~397 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~397 .is_wysiwyg = "true";
defparam \datamem|data_ram~397 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2621 (
// Equation(s):
// \datamem|data_ram~2621_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~429_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~397_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~429_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~397_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2621_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2621 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2621 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~493 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~493 .is_wysiwyg = "true";
defparam \datamem|data_ram~493 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2622 (
// Equation(s):
// \datamem|data_ram~2622_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2621_combout  & ((\datamem|data_ram~493_q ))) # (!\datamem|data_ram~2621_combout  & (\datamem|data_ram~461_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2621_combout ))))

	.dataa(\datamem|data_ram~461_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2621_combout ),
	.datad(\datamem|data_ram~493_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2622_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2622 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2622 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2623 (
// Equation(s):
// \datamem|data_ram~2623_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2620_combout  & ((\datamem|data_ram~2622_combout ))) # (!\datamem|data_ram~2620_combout  & (\datamem|data_ram~2615_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2620_combout ))))

	.dataa(\datamem|data_ram~2615_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2620_combout ),
	.datad(\datamem|data_ram~2622_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2623_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2623 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2624 (
// Equation(s):
// \datamem|data_ram~2624_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2613_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2623_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2613_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2623_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2624_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2624 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2624 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1741 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1741 .is_wysiwyg = "true";
defparam \datamem|data_ram~1741 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1869 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1869 .is_wysiwyg = "true";
defparam \datamem|data_ram~1869 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1613 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1613 .is_wysiwyg = "true";
defparam \datamem|data_ram~1613 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2625 (
// Equation(s):
// \datamem|data_ram~2625_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1869_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1613_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1869_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1613_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2625_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2625 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1997 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1997 .is_wysiwyg = "true";
defparam \datamem|data_ram~1997 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2626 (
// Equation(s):
// \datamem|data_ram~2626_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2625_combout  & ((\datamem|data_ram~1997_q ))) # (!\datamem|data_ram~2625_combout  & (\datamem|data_ram~1741_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2625_combout 
// ))))

	.dataa(\datamem|data_ram~1741_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2625_combout ),
	.datad(\datamem|data_ram~1997_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2626_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2626 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1837 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1837 .is_wysiwyg = "true";
defparam \datamem|data_ram~1837 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1709 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1709 .is_wysiwyg = "true";
defparam \datamem|data_ram~1709 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1581 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1581 .is_wysiwyg = "true";
defparam \datamem|data_ram~1581 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2627 (
// Equation(s):
// \datamem|data_ram~2627_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1709_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1581_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1709_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1581_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2627_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2627 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2627 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1965 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1965 .is_wysiwyg = "true";
defparam \datamem|data_ram~1965 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2628 (
// Equation(s):
// \datamem|data_ram~2628_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2627_combout  & ((\datamem|data_ram~1965_q ))) # (!\datamem|data_ram~2627_combout  & (\datamem|data_ram~1837_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2627_combout 
// ))))

	.dataa(\datamem|data_ram~1837_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2627_combout ),
	.datad(\datamem|data_ram~1965_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2628_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2628 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1677 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1677 .is_wysiwyg = "true";
defparam \datamem|data_ram~1677 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1805 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1805 .is_wysiwyg = "true";
defparam \datamem|data_ram~1805 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1549 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1549 .is_wysiwyg = "true";
defparam \datamem|data_ram~1549 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2629 (
// Equation(s):
// \datamem|data_ram~2629_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1805_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1549_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1805_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1549_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2629_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2629 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1933 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1933 .is_wysiwyg = "true";
defparam \datamem|data_ram~1933 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2630 (
// Equation(s):
// \datamem|data_ram~2630_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2629_combout  & ((\datamem|data_ram~1933_q ))) # (!\datamem|data_ram~2629_combout  & (\datamem|data_ram~1677_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2629_combout 
// ))))

	.dataa(\datamem|data_ram~1677_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2629_combout ),
	.datad(\datamem|data_ram~1933_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2630_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2630 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2631 (
// Equation(s):
// \datamem|data_ram~2631_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2628_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2630_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2628_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2630_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2631_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2631 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2631 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1901 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1901 .is_wysiwyg = "true";
defparam \datamem|data_ram~1901 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1773 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1773 .is_wysiwyg = "true";
defparam \datamem|data_ram~1773 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1645 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1645 .is_wysiwyg = "true";
defparam \datamem|data_ram~1645 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2632 (
// Equation(s):
// \datamem|data_ram~2632_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1773_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1645_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1773_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1645_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2632_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2632 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2029 (
	.clk(\clk~input_o ),
	.d(\WriteData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2029 .is_wysiwyg = "true";
defparam \datamem|data_ram~2029 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2633 (
// Equation(s):
// \datamem|data_ram~2633_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2632_combout  & ((\datamem|data_ram~2029_q ))) # (!\datamem|data_ram~2632_combout  & (\datamem|data_ram~1901_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2632_combout 
// ))))

	.dataa(\datamem|data_ram~1901_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2632_combout ),
	.datad(\datamem|data_ram~2029_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2633_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2633 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2633 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2634 (
// Equation(s):
// \datamem|data_ram~2634_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2631_combout  & ((\datamem|data_ram~2633_combout ))) # (!\datamem|data_ram~2631_combout  & (\datamem|data_ram~2626_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2631_combout ))))

	.dataa(\datamem|data_ram~2626_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2631_combout ),
	.datad(\datamem|data_ram~2633_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2634_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2634 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2634 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2635 (
// Equation(s):
// \datamem|data_ram~2635_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2624_combout  & ((\datamem|data_ram~2634_combout ))) # (!\datamem|data_ram~2624_combout  & (\datamem|data_ram~2603_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2624_combout ))))

	.dataa(\datamem|data_ram~2603_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2624_combout ),
	.datad(\datamem|data_ram~2634_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2635_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2635 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2635 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[13]~28 (
// Equation(s):
// \rvcpu|dp|resultmux|y[13]~28_combout  = (\datamem|data_ram~2635_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[13]~22_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2635_combout  & 
// (((\rvcpu|dp|pcadd4|sum[13]~22_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2635_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[13]~22_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[13]~28 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[13]~18 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[13]~18_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[13]~4_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[13]~13_combout )))

	.dataa(\rvcpu|dp|ext|immext[13]~4_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[13]~13_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[13]~18 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[12]~input (
	.i(Ext_WriteData[12]),
	.ibar(gnd),
	.o(\Ext_WriteData[12]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[12]~input .bus_hold = "false";
defparam \Ext_WriteData[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~716 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~716 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~716 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~844 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~844 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~844 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~588 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~588 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1268 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1268_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~844_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~588_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~844_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~588_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1268_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1268 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~972 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~972 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1269 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1269_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1268_combout  & ((\rvcpu|dp|rf|reg_file_arr~972_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1268_combout  & (\rvcpu|dp|rf|reg_file_arr~716_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1268_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~716_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1268_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~972_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1269_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1269 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~812 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~812 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~812 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~684 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~684 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~684 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~556 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~556 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1270 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1270_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~684_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~556_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~684_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~556_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1270_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1270 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~940 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~940 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1271 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1271_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1270_combout  & ((\rvcpu|dp|rf|reg_file_arr~940_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1270_combout  & (\rvcpu|dp|rf|reg_file_arr~812_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1270_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~812_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1270_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~940_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1271_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1271 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~652 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~652 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~652 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~780 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~780 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~780 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~524 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~524 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~524 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1272 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1272_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~780_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~524_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~780_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~524_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1272_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1272 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~908 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~908 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~908 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1273 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1273_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1272_combout  & ((\rvcpu|dp|rf|reg_file_arr~908_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1272_combout  & (\rvcpu|dp|rf|reg_file_arr~652_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1272_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~652_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1272_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~908_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1273_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1273 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1274 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1274_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1271_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1273_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1271_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1273_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1274_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1274 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~876 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~876 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~876 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~748 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~748 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~748 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~620 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~620 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1275 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1275_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~748_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~620_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~748_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~620_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1275_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1275 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1004 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1004 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1276 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1276_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1275_combout  & ((\rvcpu|dp|rf|reg_file_arr~1004_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1275_combout  & (\rvcpu|dp|rf|reg_file_arr~876_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1275_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~876_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1275_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1004_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1276_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1276 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1277 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1277_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1274_combout  & ((\rvcpu|dp|rf|reg_file_arr~1276_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1274_combout  & (\rvcpu|dp|rf|reg_file_arr~1269_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1274_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1269_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1274_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1276_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1277_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1277 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~332 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~332 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~332 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~300 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~300 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~300 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~268 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~268 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1278 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1278_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~300_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~268_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~300_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~268_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1278_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1278 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~364 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~364 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~364 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1279 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1279_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1278_combout  & ((\rvcpu|dp|rf|reg_file_arr~364_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1278_combout  & (\rvcpu|dp|rf|reg_file_arr~332_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1278_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~332_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1278_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~364_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1279_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1279 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~204 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~204 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~204 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~140 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~140 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1280 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1280_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~204_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~140_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~204_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~140_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1280_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1280 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1280 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~236 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~236 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~236 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1281 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1281_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1280_combout  & ((\rvcpu|dp|rf|reg_file_arr~236_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1280_combout  & (\rvcpu|dp|rf|reg_file_arr~172_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1280_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~172_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1280_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~236_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1281_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1281 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~76 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~76 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~76 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~44 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~44 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~44 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~12 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~12 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1282 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1282_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~44_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~12_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~44_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~12_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1282_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1282 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~108 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~108 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~108 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1283 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1283_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1282_combout  & ((\rvcpu|dp|rf|reg_file_arr~108_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1282_combout  & (\rvcpu|dp|rf|reg_file_arr~76_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1282_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~76_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1282_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~108_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1283_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1283 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1284 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1284_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1281_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1283_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1281_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1283_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1284_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1284 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~428 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~428 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~428 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~460 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~460 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~460 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~396 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~396 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~396 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1285 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1285_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~460_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~396_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~460_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~396_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1285_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1285 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~492 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~492 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~492 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1286 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1286_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1285_combout  & ((\rvcpu|dp|rf|reg_file_arr~492_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1285_combout  & (\rvcpu|dp|rf|reg_file_arr~428_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1285_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~428_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1285_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~492_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1286_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1286 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1287 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1287_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1284_combout  & ((\rvcpu|dp|rf|reg_file_arr~1286_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1284_combout  & (\rvcpu|dp|rf|reg_file_arr~1279_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1284_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1279_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1284_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1286_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1287_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1287 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[12]~12 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[12]~12_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1277_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1287_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1277_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1287_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[12]~12 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~12 (
// Equation(s):
// \WriteData~12_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[12]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[12]~12_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[12]~12_combout ))))

	.dataa(\Ext_WriteData[12]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[12]~12_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~12_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~12 .lut_mask = 16'hACCC;
defparam \WriteData~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1356 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1356 .is_wysiwyg = "true";
defparam \datamem|data_ram~1356 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1324 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1324 .is_wysiwyg = "true";
defparam \datamem|data_ram~1324 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1292 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1292 .is_wysiwyg = "true";
defparam \datamem|data_ram~1292 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2552 (
// Equation(s):
// \datamem|data_ram~2552_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1324_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1292_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1324_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1292_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2552_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2552 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2552 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1388 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1388 .is_wysiwyg = "true";
defparam \datamem|data_ram~1388 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2553 (
// Equation(s):
// \datamem|data_ram~2553_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2552_combout  & ((\datamem|data_ram~1388_q ))) # (!\datamem|data_ram~2552_combout  & (\datamem|data_ram~1356_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2552_combout 
// ))))

	.dataa(\datamem|data_ram~1356_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2552_combout ),
	.datad(\datamem|data_ram~1388_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2553_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2553 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2553 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1196 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1196 .is_wysiwyg = "true";
defparam \datamem|data_ram~1196 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1228 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1228 .is_wysiwyg = "true";
defparam \datamem|data_ram~1228 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1164 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1164 .is_wysiwyg = "true";
defparam \datamem|data_ram~1164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2554 (
// Equation(s):
// \datamem|data_ram~2554_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1228_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1164_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1228_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1164_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2554_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2554 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1260 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1260 .is_wysiwyg = "true";
defparam \datamem|data_ram~1260 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2555 (
// Equation(s):
// \datamem|data_ram~2555_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2554_combout  & ((\datamem|data_ram~1260_q ))) # (!\datamem|data_ram~2554_combout  & (\datamem|data_ram~1196_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2554_combout 
// ))))

	.dataa(\datamem|data_ram~1196_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2554_combout ),
	.datad(\datamem|data_ram~1260_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2555_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2555 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1100 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1100 .is_wysiwyg = "true";
defparam \datamem|data_ram~1100 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1068 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1068 .is_wysiwyg = "true";
defparam \datamem|data_ram~1068 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1036 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1036 .is_wysiwyg = "true";
defparam \datamem|data_ram~1036 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2556 (
// Equation(s):
// \datamem|data_ram~2556_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1068_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1036_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1068_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1036_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2556_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2556 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1132 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1132 .is_wysiwyg = "true";
defparam \datamem|data_ram~1132 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2557 (
// Equation(s):
// \datamem|data_ram~2557_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2556_combout  & ((\datamem|data_ram~1132_q ))) # (!\datamem|data_ram~2556_combout  & (\datamem|data_ram~1100_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2556_combout 
// ))))

	.dataa(\datamem|data_ram~1100_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2556_combout ),
	.datad(\datamem|data_ram~1132_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2557_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2557 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2558 (
// Equation(s):
// \datamem|data_ram~2558_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2555_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2557_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2555_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2557_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2558_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2558 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1452 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1452 .is_wysiwyg = "true";
defparam \datamem|data_ram~1452 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1484 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1484 .is_wysiwyg = "true";
defparam \datamem|data_ram~1484 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1420 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1420 .is_wysiwyg = "true";
defparam \datamem|data_ram~1420 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2559 (
// Equation(s):
// \datamem|data_ram~2559_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1484_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1420_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1484_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1420_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2559_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2559 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2559 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1516 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1516 .is_wysiwyg = "true";
defparam \datamem|data_ram~1516 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2560 (
// Equation(s):
// \datamem|data_ram~2560_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2559_combout  & ((\datamem|data_ram~1516_q ))) # (!\datamem|data_ram~2559_combout  & (\datamem|data_ram~1452_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2559_combout 
// ))))

	.dataa(\datamem|data_ram~1452_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2559_combout ),
	.datad(\datamem|data_ram~1516_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2560_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2560 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2561 (
// Equation(s):
// \datamem|data_ram~2561_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2558_combout  & ((\datamem|data_ram~2560_combout ))) # (!\datamem|data_ram~2558_combout  & (\datamem|data_ram~2553_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2558_combout ))))

	.dataa(\datamem|data_ram~2553_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2558_combout ),
	.datad(\datamem|data_ram~2560_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2561_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2561 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2561 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~684 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~684 .is_wysiwyg = "true";
defparam \datamem|data_ram~684 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~812 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~812 .is_wysiwyg = "true";
defparam \datamem|data_ram~812 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~556 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~556 .is_wysiwyg = "true";
defparam \datamem|data_ram~556 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2562 (
// Equation(s):
// \datamem|data_ram~2562_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~812_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~556_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~812_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~556_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2562_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2562 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~940 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~940 .is_wysiwyg = "true";
defparam \datamem|data_ram~940 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2563 (
// Equation(s):
// \datamem|data_ram~2563_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2562_combout  & ((\datamem|data_ram~940_q ))) # (!\datamem|data_ram~2562_combout  & (\datamem|data_ram~684_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2562_combout ))))

	.dataa(\datamem|data_ram~684_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2562_combout ),
	.datad(\datamem|data_ram~940_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2563_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2563 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2563 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~844 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~844 .is_wysiwyg = "true";
defparam \datamem|data_ram~844 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~716 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~716 .is_wysiwyg = "true";
defparam \datamem|data_ram~716 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~588 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~588 .is_wysiwyg = "true";
defparam \datamem|data_ram~588 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2564 (
// Equation(s):
// \datamem|data_ram~2564_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~716_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~588_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~716_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~588_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2564_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2564 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~972 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~972 .is_wysiwyg = "true";
defparam \datamem|data_ram~972 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2565 (
// Equation(s):
// \datamem|data_ram~2565_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2564_combout  & ((\datamem|data_ram~972_q ))) # (!\datamem|data_ram~2564_combout  & (\datamem|data_ram~844_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2564_combout ))))

	.dataa(\datamem|data_ram~844_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2564_combout ),
	.datad(\datamem|data_ram~972_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2565_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2565 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2565 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~780 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~780 .is_wysiwyg = "true";
defparam \datamem|data_ram~780 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~652 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~652 .is_wysiwyg = "true";
defparam \datamem|data_ram~652 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~524 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~524 .is_wysiwyg = "true";
defparam \datamem|data_ram~524 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2566 (
// Equation(s):
// \datamem|data_ram~2566_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~652_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~524_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~652_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~524_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2566_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2566 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2566 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~908 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~908 .is_wysiwyg = "true";
defparam \datamem|data_ram~908 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2567 (
// Equation(s):
// \datamem|data_ram~2567_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2566_combout  & ((\datamem|data_ram~908_q ))) # (!\datamem|data_ram~2566_combout  & (\datamem|data_ram~780_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2566_combout ))))

	.dataa(\datamem|data_ram~780_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2566_combout ),
	.datad(\datamem|data_ram~908_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2567_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2567 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2568 (
// Equation(s):
// \datamem|data_ram~2568_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2565_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2567_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2565_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2567_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2568_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2568 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~748 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~748 .is_wysiwyg = "true";
defparam \datamem|data_ram~748 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~876 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~876 .is_wysiwyg = "true";
defparam \datamem|data_ram~876 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~620 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~620 .is_wysiwyg = "true";
defparam \datamem|data_ram~620 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2569 (
// Equation(s):
// \datamem|data_ram~2569_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~876_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~620_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~876_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~620_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2569_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2569 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1004 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1004 .is_wysiwyg = "true";
defparam \datamem|data_ram~1004 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2570 (
// Equation(s):
// \datamem|data_ram~2570_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2569_combout  & ((\datamem|data_ram~1004_q ))) # (!\datamem|data_ram~2569_combout  & (\datamem|data_ram~748_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2569_combout 
// ))))

	.dataa(\datamem|data_ram~748_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2569_combout ),
	.datad(\datamem|data_ram~1004_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2570_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2570 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2571 (
// Equation(s):
// \datamem|data_ram~2571_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2568_combout  & ((\datamem|data_ram~2570_combout ))) # (!\datamem|data_ram~2568_combout  & (\datamem|data_ram~2563_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2568_combout ))))

	.dataa(\datamem|data_ram~2563_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2568_combout ),
	.datad(\datamem|data_ram~2570_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2571_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2571 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~204 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~204 .is_wysiwyg = "true";
defparam \datamem|data_ram~204 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~172 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~172 .is_wysiwyg = "true";
defparam \datamem|data_ram~172 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~140 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~140 .is_wysiwyg = "true";
defparam \datamem|data_ram~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2572 (
// Equation(s):
// \datamem|data_ram~2572_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~172_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~140_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~172_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~140_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2572_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2572 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2572 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~236 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~236 .is_wysiwyg = "true";
defparam \datamem|data_ram~236 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2573 (
// Equation(s):
// \datamem|data_ram~2573_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2572_combout  & ((\datamem|data_ram~236_q ))) # (!\datamem|data_ram~2572_combout  & (\datamem|data_ram~204_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2572_combout ))))

	.dataa(\datamem|data_ram~204_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2572_combout ),
	.datad(\datamem|data_ram~236_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2573_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2573 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~300 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~300 .is_wysiwyg = "true";
defparam \datamem|data_ram~300 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~332 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~332 .is_wysiwyg = "true";
defparam \datamem|data_ram~332 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~268 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~268 .is_wysiwyg = "true";
defparam \datamem|data_ram~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2574 (
// Equation(s):
// \datamem|data_ram~2574_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~332_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~268_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~332_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~268_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2574_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2574 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~364 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~364 .is_wysiwyg = "true";
defparam \datamem|data_ram~364 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2575 (
// Equation(s):
// \datamem|data_ram~2575_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2574_combout  & ((\datamem|data_ram~364_q ))) # (!\datamem|data_ram~2574_combout  & (\datamem|data_ram~300_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2574_combout ))))

	.dataa(\datamem|data_ram~300_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2574_combout ),
	.datad(\datamem|data_ram~364_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2575_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2575 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~44 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~44 .is_wysiwyg = "true";
defparam \datamem|data_ram~44 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~76 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~76 .is_wysiwyg = "true";
defparam \datamem|data_ram~76 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~12 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~12 .is_wysiwyg = "true";
defparam \datamem|data_ram~12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2576 (
// Equation(s):
// \datamem|data_ram~2576_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~76_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~12_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~76_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~12_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2576_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2576 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2576 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~108 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~108 .is_wysiwyg = "true";
defparam \datamem|data_ram~108 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2577 (
// Equation(s):
// \datamem|data_ram~2577_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2576_combout  & ((\datamem|data_ram~108_q ))) # (!\datamem|data_ram~2576_combout  & (\datamem|data_ram~44_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2576_combout ))))

	.dataa(\datamem|data_ram~44_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2576_combout ),
	.datad(\datamem|data_ram~108_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2577_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2577 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2578 (
// Equation(s):
// \datamem|data_ram~2578_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2575_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2577_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2575_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2577_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2578_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2578 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2578 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~460 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~460 .is_wysiwyg = "true";
defparam \datamem|data_ram~460 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~428 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~428 .is_wysiwyg = "true";
defparam \datamem|data_ram~428 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~396 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~396 .is_wysiwyg = "true";
defparam \datamem|data_ram~396 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2579 (
// Equation(s):
// \datamem|data_ram~2579_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~428_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~396_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~428_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~396_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2579_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2579 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~492 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~492 .is_wysiwyg = "true";
defparam \datamem|data_ram~492 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2580 (
// Equation(s):
// \datamem|data_ram~2580_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2579_combout  & ((\datamem|data_ram~492_q ))) # (!\datamem|data_ram~2579_combout  & (\datamem|data_ram~460_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2579_combout ))))

	.dataa(\datamem|data_ram~460_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2579_combout ),
	.datad(\datamem|data_ram~492_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2580_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2580 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2581 (
// Equation(s):
// \datamem|data_ram~2581_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2578_combout  & ((\datamem|data_ram~2580_combout ))) # (!\datamem|data_ram~2578_combout  & (\datamem|data_ram~2573_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2578_combout ))))

	.dataa(\datamem|data_ram~2573_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2578_combout ),
	.datad(\datamem|data_ram~2580_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2581_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2581 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2582 (
// Equation(s):
// \datamem|data_ram~2582_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2571_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2581_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2571_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2581_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2582_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2582 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1740 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1740 .is_wysiwyg = "true";
defparam \datamem|data_ram~1740 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1868 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1868 .is_wysiwyg = "true";
defparam \datamem|data_ram~1868 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1612 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1612 .is_wysiwyg = "true";
defparam \datamem|data_ram~1612 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2583 (
// Equation(s):
// \datamem|data_ram~2583_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1868_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1612_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1868_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1612_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2583_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2583 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2583 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1996 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1996 .is_wysiwyg = "true";
defparam \datamem|data_ram~1996 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2584 (
// Equation(s):
// \datamem|data_ram~2584_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2583_combout  & ((\datamem|data_ram~1996_q ))) # (!\datamem|data_ram~2583_combout  & (\datamem|data_ram~1740_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2583_combout 
// ))))

	.dataa(\datamem|data_ram~1740_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2583_combout ),
	.datad(\datamem|data_ram~1996_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2584_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2584 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1836 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1836 .is_wysiwyg = "true";
defparam \datamem|data_ram~1836 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1708 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1708 .is_wysiwyg = "true";
defparam \datamem|data_ram~1708 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1580 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1580 .is_wysiwyg = "true";
defparam \datamem|data_ram~1580 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2585 (
// Equation(s):
// \datamem|data_ram~2585_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1708_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1580_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1708_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1580_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2585_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2585 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1964 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1964 .is_wysiwyg = "true";
defparam \datamem|data_ram~1964 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2586 (
// Equation(s):
// \datamem|data_ram~2586_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2585_combout  & ((\datamem|data_ram~1964_q ))) # (!\datamem|data_ram~2585_combout  & (\datamem|data_ram~1836_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2585_combout 
// ))))

	.dataa(\datamem|data_ram~1836_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2585_combout ),
	.datad(\datamem|data_ram~1964_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2586_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2586 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1676 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1676 .is_wysiwyg = "true";
defparam \datamem|data_ram~1676 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1804 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1804 .is_wysiwyg = "true";
defparam \datamem|data_ram~1804 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1548 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1548 .is_wysiwyg = "true";
defparam \datamem|data_ram~1548 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2587 (
// Equation(s):
// \datamem|data_ram~2587_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1804_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1548_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1804_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1548_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2587_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2587 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2587 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1932 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1932 .is_wysiwyg = "true";
defparam \datamem|data_ram~1932 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2588 (
// Equation(s):
// \datamem|data_ram~2588_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2587_combout  & ((\datamem|data_ram~1932_q ))) # (!\datamem|data_ram~2587_combout  & (\datamem|data_ram~1676_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2587_combout 
// ))))

	.dataa(\datamem|data_ram~1676_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2587_combout ),
	.datad(\datamem|data_ram~1932_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2588_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2588 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2589 (
// Equation(s):
// \datamem|data_ram~2589_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2586_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2588_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2586_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2588_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2589_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2589 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1900 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1900 .is_wysiwyg = "true";
defparam \datamem|data_ram~1900 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1772 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1772 .is_wysiwyg = "true";
defparam \datamem|data_ram~1772 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1644 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1644 .is_wysiwyg = "true";
defparam \datamem|data_ram~1644 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2590 (
// Equation(s):
// \datamem|data_ram~2590_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1772_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1644_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1772_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1644_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2590_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2590 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2590 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2028 (
	.clk(\clk~input_o ),
	.d(\WriteData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2028 .is_wysiwyg = "true";
defparam \datamem|data_ram~2028 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2591 (
// Equation(s):
// \datamem|data_ram~2591_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2590_combout  & ((\datamem|data_ram~2028_q ))) # (!\datamem|data_ram~2590_combout  & (\datamem|data_ram~1900_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2590_combout 
// ))))

	.dataa(\datamem|data_ram~1900_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2590_combout ),
	.datad(\datamem|data_ram~2028_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2591_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2591 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2592 (
// Equation(s):
// \datamem|data_ram~2592_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2589_combout  & ((\datamem|data_ram~2591_combout ))) # (!\datamem|data_ram~2589_combout  & (\datamem|data_ram~2584_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2589_combout ))))

	.dataa(\datamem|data_ram~2584_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2589_combout ),
	.datad(\datamem|data_ram~2591_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2592_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2592 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2593 (
// Equation(s):
// \datamem|data_ram~2593_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2582_combout  & ((\datamem|data_ram~2592_combout ))) # (!\datamem|data_ram~2582_combout  & (\datamem|data_ram~2561_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2582_combout ))))

	.dataa(\datamem|data_ram~2561_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2582_combout ),
	.datad(\datamem|data_ram~2592_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2593_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2593 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2593 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[12]~26 (
// Equation(s):
// \rvcpu|dp|resultmux|y[12]~26_combout  = (\datamem|data_ram~2593_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[12]~20_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2593_combout  & 
// (((\rvcpu|dp|pcadd4|sum[12]~20_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2593_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[12]~20_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[12]~26 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[12]~19 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[12]~19_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[12]~5_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[12]~12_combout )))

	.dataa(\rvcpu|dp|ext|immext[12]~5_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[12]~12_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[12]~19 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[11]~input (
	.i(Ext_WriteData[11]),
	.ibar(gnd),
	.o(\Ext_WriteData[11]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[11]~input .bus_hold = "false";
defparam \Ext_WriteData[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~683 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~683 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~683 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~811 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~811 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~811 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~555 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~555 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1248 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1248_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~811_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~555_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~811_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~555_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1248_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1248 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~939 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~939 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1249 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1249_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1248_combout  & ((\rvcpu|dp|rf|reg_file_arr~939_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1248_combout  & (\rvcpu|dp|rf|reg_file_arr~683_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1248_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~683_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1248_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~939_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1249_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1249 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~843 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~843 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~843 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~715 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~715 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~715 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~587 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~587 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1250 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1250_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~715_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~587_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~715_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~587_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1250_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1250 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~971 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~971 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1251 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1251_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1250_combout  & ((\rvcpu|dp|rf|reg_file_arr~971_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1250_combout  & (\rvcpu|dp|rf|reg_file_arr~843_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1250_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~843_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1250_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~971_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1251_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1251 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~779 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~779 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~779 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~651 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~651 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~651 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~523 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~523 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1252 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1252_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~651_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~523_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~651_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~523_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1252_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1252 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~907 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~907 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~907 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1253 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1253_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1252_combout  & ((\rvcpu|dp|rf|reg_file_arr~907_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1252_combout  & (\rvcpu|dp|rf|reg_file_arr~779_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1252_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~779_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1252_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~907_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1253_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1253 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1254 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1254_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1251_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1253_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1251_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1253_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1254_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1254 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~747 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~747 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~747 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~875 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~875 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~875 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~619 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~619 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1255 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1255_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~875_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~619_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~875_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~619_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1255_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1255 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1003 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1003 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1256 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1256_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1255_combout  & ((\rvcpu|dp|rf|reg_file_arr~1003_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1255_combout  & (\rvcpu|dp|rf|reg_file_arr~747_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1255_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~747_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1255_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1003_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1256_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1256 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1257 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1257_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1254_combout  & ((\rvcpu|dp|rf|reg_file_arr~1256_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1254_combout  & (\rvcpu|dp|rf|reg_file_arr~1249_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1254_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1249_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1254_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1256_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1257_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1257 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~203 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~203 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~203 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~139 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~139 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1258 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1258_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~171_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~139_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~171_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~139_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1258_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1258 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~235 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~235 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~235 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1259 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1259_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1258_combout  & ((\rvcpu|dp|rf|reg_file_arr~235_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1258_combout  & (\rvcpu|dp|rf|reg_file_arr~203_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1258_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~203_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1258_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~235_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1259_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1259 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~299 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~299 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~299 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~331 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~331 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~331 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~267 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~267 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1260 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1260_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~331_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~267_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~331_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~267_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1260_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1260 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1260 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~363 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~363 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~363 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1261 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1261_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1260_combout  & ((\rvcpu|dp|rf|reg_file_arr~363_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1260_combout  & (\rvcpu|dp|rf|reg_file_arr~299_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1260_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~299_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1260_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~363_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1261_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1261 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~43 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~43 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~43 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~75 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~75 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~75 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~11 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~11 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~11 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1262 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1262_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~75_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~11_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~75_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~11_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1262_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1262 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~107 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~107 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~107 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1263 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1263_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1262_combout  & ((\rvcpu|dp|rf|reg_file_arr~107_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1262_combout  & (\rvcpu|dp|rf|reg_file_arr~43_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1262_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~43_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1262_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~107_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1263_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1263 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1264 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1264_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1261_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1263_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1261_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1263_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1264_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1264 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~459 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~459 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~459 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~427 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~427 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~427 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~395 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~395 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1265 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1265_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~427_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~395_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~427_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~395_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1265_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1265 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~491 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~491 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~491 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1266 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1266_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1265_combout  & ((\rvcpu|dp|rf|reg_file_arr~491_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1265_combout  & (\rvcpu|dp|rf|reg_file_arr~459_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1265_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~459_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1265_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~491_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1266_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1266 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1267 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1267_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1264_combout  & ((\rvcpu|dp|rf|reg_file_arr~1266_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1264_combout  & (\rvcpu|dp|rf|reg_file_arr~1259_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1264_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1259_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1264_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1266_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1267_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1267 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[11]~11 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[11]~11_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1257_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1267_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1257_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1267_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[11]~11 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~11 (
// Equation(s):
// \WriteData~11_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[11]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[11]~11_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[11]~11_combout ))))

	.dataa(\Ext_WriteData[11]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[11]~11_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~11_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~11 .lut_mask = 16'hACCC;
defparam \WriteData~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~683 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~683 .is_wysiwyg = "true";
defparam \datamem|data_ram~683 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~811 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~811 .is_wysiwyg = "true";
defparam \datamem|data_ram~811 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~555 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~555 .is_wysiwyg = "true";
defparam \datamem|data_ram~555 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2510 (
// Equation(s):
// \datamem|data_ram~2510_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~811_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~555_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~811_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~555_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2510_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2510 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2510 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~939 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~939 .is_wysiwyg = "true";
defparam \datamem|data_ram~939 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2511 (
// Equation(s):
// \datamem|data_ram~2511_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2510_combout  & ((\datamem|data_ram~939_q ))) # (!\datamem|data_ram~2510_combout  & (\datamem|data_ram~683_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2510_combout ))))

	.dataa(\datamem|data_ram~683_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2510_combout ),
	.datad(\datamem|data_ram~939_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2511_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2511 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~843 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~843 .is_wysiwyg = "true";
defparam \datamem|data_ram~843 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~715 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~715 .is_wysiwyg = "true";
defparam \datamem|data_ram~715 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~587 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~587 .is_wysiwyg = "true";
defparam \datamem|data_ram~587 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2512 (
// Equation(s):
// \datamem|data_ram~2512_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~715_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~587_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~715_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~587_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2512_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2512 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~971 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~971 .is_wysiwyg = "true";
defparam \datamem|data_ram~971 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2513 (
// Equation(s):
// \datamem|data_ram~2513_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2512_combout  & ((\datamem|data_ram~971_q ))) # (!\datamem|data_ram~2512_combout  & (\datamem|data_ram~843_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2512_combout ))))

	.dataa(\datamem|data_ram~843_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2512_combout ),
	.datad(\datamem|data_ram~971_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2513_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2513 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~779 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~779 .is_wysiwyg = "true";
defparam \datamem|data_ram~779 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~651 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~651 .is_wysiwyg = "true";
defparam \datamem|data_ram~651 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~523 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~523 .is_wysiwyg = "true";
defparam \datamem|data_ram~523 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2514 (
// Equation(s):
// \datamem|data_ram~2514_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~651_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~523_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~651_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~523_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2514_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2514 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2514 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~907 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~907 .is_wysiwyg = "true";
defparam \datamem|data_ram~907 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2515 (
// Equation(s):
// \datamem|data_ram~2515_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2514_combout  & ((\datamem|data_ram~907_q ))) # (!\datamem|data_ram~2514_combout  & (\datamem|data_ram~779_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2514_combout ))))

	.dataa(\datamem|data_ram~779_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2514_combout ),
	.datad(\datamem|data_ram~907_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2515_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2515 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2516 (
// Equation(s):
// \datamem|data_ram~2516_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2513_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2515_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2513_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2515_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2516_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2516 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~747 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~747 .is_wysiwyg = "true";
defparam \datamem|data_ram~747 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~875 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~875 .is_wysiwyg = "true";
defparam \datamem|data_ram~875 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~619 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~619 .is_wysiwyg = "true";
defparam \datamem|data_ram~619 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2517 (
// Equation(s):
// \datamem|data_ram~2517_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~875_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~619_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~875_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~619_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2517_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2517 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2517 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1003 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1003 .is_wysiwyg = "true";
defparam \datamem|data_ram~1003 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2518 (
// Equation(s):
// \datamem|data_ram~2518_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2517_combout  & ((\datamem|data_ram~1003_q ))) # (!\datamem|data_ram~2517_combout  & (\datamem|data_ram~747_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2517_combout 
// ))))

	.dataa(\datamem|data_ram~747_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2517_combout ),
	.datad(\datamem|data_ram~1003_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2518_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2518 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2519 (
// Equation(s):
// \datamem|data_ram~2519_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2516_combout  & ((\datamem|data_ram~2518_combout ))) # (!\datamem|data_ram~2516_combout  & (\datamem|data_ram~2511_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2516_combout ))))

	.dataa(\datamem|data_ram~2511_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2516_combout ),
	.datad(\datamem|data_ram~2518_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2519_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2519 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1355 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1355 .is_wysiwyg = "true";
defparam \datamem|data_ram~1355 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1323 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1323 .is_wysiwyg = "true";
defparam \datamem|data_ram~1323 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1291 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1291 .is_wysiwyg = "true";
defparam \datamem|data_ram~1291 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2520 (
// Equation(s):
// \datamem|data_ram~2520_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1323_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1291_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1323_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1291_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2520_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2520 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2520 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1387 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1387 .is_wysiwyg = "true";
defparam \datamem|data_ram~1387 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2521 (
// Equation(s):
// \datamem|data_ram~2521_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2520_combout  & ((\datamem|data_ram~1387_q ))) # (!\datamem|data_ram~2520_combout  & (\datamem|data_ram~1355_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2520_combout 
// ))))

	.dataa(\datamem|data_ram~1355_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2520_combout ),
	.datad(\datamem|data_ram~1387_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2521_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2521 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2521 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1195 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1195 .is_wysiwyg = "true";
defparam \datamem|data_ram~1195 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1227 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1227 .is_wysiwyg = "true";
defparam \datamem|data_ram~1227 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1163 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1163 .is_wysiwyg = "true";
defparam \datamem|data_ram~1163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2522 (
// Equation(s):
// \datamem|data_ram~2522_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1227_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1163_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1227_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1163_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2522_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2522 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1259 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1259 .is_wysiwyg = "true";
defparam \datamem|data_ram~1259 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2523 (
// Equation(s):
// \datamem|data_ram~2523_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2522_combout  & ((\datamem|data_ram~1259_q ))) # (!\datamem|data_ram~2522_combout  & (\datamem|data_ram~1195_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2522_combout 
// ))))

	.dataa(\datamem|data_ram~1195_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2522_combout ),
	.datad(\datamem|data_ram~1259_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2523_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2523 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1099 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1099 .is_wysiwyg = "true";
defparam \datamem|data_ram~1099 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1067 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1067 .is_wysiwyg = "true";
defparam \datamem|data_ram~1067 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1035 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1035 .is_wysiwyg = "true";
defparam \datamem|data_ram~1035 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2524 (
// Equation(s):
// \datamem|data_ram~2524_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1067_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1035_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1067_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1035_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2524_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2524 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1131 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1131 .is_wysiwyg = "true";
defparam \datamem|data_ram~1131 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2525 (
// Equation(s):
// \datamem|data_ram~2525_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2524_combout  & ((\datamem|data_ram~1131_q ))) # (!\datamem|data_ram~2524_combout  & (\datamem|data_ram~1099_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2524_combout 
// ))))

	.dataa(\datamem|data_ram~1099_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2524_combout ),
	.datad(\datamem|data_ram~1131_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2525_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2525 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2525 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2526 (
// Equation(s):
// \datamem|data_ram~2526_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2523_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2525_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2523_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2525_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2526_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2526 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2526 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1451 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1451 .is_wysiwyg = "true";
defparam \datamem|data_ram~1451 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1483 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1483 .is_wysiwyg = "true";
defparam \datamem|data_ram~1483 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1419 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1419 .is_wysiwyg = "true";
defparam \datamem|data_ram~1419 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2527 (
// Equation(s):
// \datamem|data_ram~2527_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1483_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1419_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1483_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1419_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2527_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2527 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2527 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1515 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1515 .is_wysiwyg = "true";
defparam \datamem|data_ram~1515 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2528 (
// Equation(s):
// \datamem|data_ram~2528_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2527_combout  & ((\datamem|data_ram~1515_q ))) # (!\datamem|data_ram~2527_combout  & (\datamem|data_ram~1451_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2527_combout 
// ))))

	.dataa(\datamem|data_ram~1451_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2527_combout ),
	.datad(\datamem|data_ram~1515_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2528_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2528 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2528 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2529 (
// Equation(s):
// \datamem|data_ram~2529_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2526_combout  & ((\datamem|data_ram~2528_combout ))) # (!\datamem|data_ram~2526_combout  & (\datamem|data_ram~2521_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2526_combout ))))

	.dataa(\datamem|data_ram~2521_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2526_combout ),
	.datad(\datamem|data_ram~2528_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2529_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2529 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~203 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~203 .is_wysiwyg = "true";
defparam \datamem|data_ram~203 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~171 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~171 .is_wysiwyg = "true";
defparam \datamem|data_ram~171 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~139 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~139 .is_wysiwyg = "true";
defparam \datamem|data_ram~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2530 (
// Equation(s):
// \datamem|data_ram~2530_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~171_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~139_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~171_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~139_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2530_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2530 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2530 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~235 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~235 .is_wysiwyg = "true";
defparam \datamem|data_ram~235 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2531 (
// Equation(s):
// \datamem|data_ram~2531_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2530_combout  & ((\datamem|data_ram~235_q ))) # (!\datamem|data_ram~2530_combout  & (\datamem|data_ram~203_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2530_combout ))))

	.dataa(\datamem|data_ram~203_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2530_combout ),
	.datad(\datamem|data_ram~235_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2531_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2531 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~299 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~299 .is_wysiwyg = "true";
defparam \datamem|data_ram~299 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~331 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~331 .is_wysiwyg = "true";
defparam \datamem|data_ram~331 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~267 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~267 .is_wysiwyg = "true";
defparam \datamem|data_ram~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2532 (
// Equation(s):
// \datamem|data_ram~2532_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~331_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~267_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~331_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~267_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2532_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2532 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~363 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~363 .is_wysiwyg = "true";
defparam \datamem|data_ram~363 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2533 (
// Equation(s):
// \datamem|data_ram~2533_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2532_combout  & ((\datamem|data_ram~363_q ))) # (!\datamem|data_ram~2532_combout  & (\datamem|data_ram~299_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2532_combout ))))

	.dataa(\datamem|data_ram~299_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2532_combout ),
	.datad(\datamem|data_ram~363_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2533_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2533 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~43 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~43 .is_wysiwyg = "true";
defparam \datamem|data_ram~43 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~75 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~75 .is_wysiwyg = "true";
defparam \datamem|data_ram~75 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~11 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~11 .is_wysiwyg = "true";
defparam \datamem|data_ram~11 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2534 (
// Equation(s):
// \datamem|data_ram~2534_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~75_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~11_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~75_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~11_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2534_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2534 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~107 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~107 .is_wysiwyg = "true";
defparam \datamem|data_ram~107 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2535 (
// Equation(s):
// \datamem|data_ram~2535_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2534_combout  & ((\datamem|data_ram~107_q ))) # (!\datamem|data_ram~2534_combout  & (\datamem|data_ram~43_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2534_combout ))))

	.dataa(\datamem|data_ram~43_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2534_combout ),
	.datad(\datamem|data_ram~107_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2535_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2535 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2535 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2536 (
// Equation(s):
// \datamem|data_ram~2536_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2533_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2535_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2533_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2535_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2536_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2536 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~459 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~459 .is_wysiwyg = "true";
defparam \datamem|data_ram~459 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~427 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~427 .is_wysiwyg = "true";
defparam \datamem|data_ram~427 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~395 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~395 .is_wysiwyg = "true";
defparam \datamem|data_ram~395 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2537 (
// Equation(s):
// \datamem|data_ram~2537_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~427_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~395_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~427_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~395_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2537_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2537 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2537 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~491 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~491 .is_wysiwyg = "true";
defparam \datamem|data_ram~491 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2538 (
// Equation(s):
// \datamem|data_ram~2538_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2537_combout  & ((\datamem|data_ram~491_q ))) # (!\datamem|data_ram~2537_combout  & (\datamem|data_ram~459_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2537_combout ))))

	.dataa(\datamem|data_ram~459_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2537_combout ),
	.datad(\datamem|data_ram~491_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2538_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2538 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2539 (
// Equation(s):
// \datamem|data_ram~2539_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2536_combout  & ((\datamem|data_ram~2538_combout ))) # (!\datamem|data_ram~2536_combout  & (\datamem|data_ram~2531_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2536_combout ))))

	.dataa(\datamem|data_ram~2531_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2536_combout ),
	.datad(\datamem|data_ram~2538_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2539_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2539 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2540 (
// Equation(s):
// \datamem|data_ram~2540_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2529_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2539_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2529_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2539_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2540_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2540 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2540 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1739 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1739 .is_wysiwyg = "true";
defparam \datamem|data_ram~1739 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1867 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1867 .is_wysiwyg = "true";
defparam \datamem|data_ram~1867 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1611 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1611 .is_wysiwyg = "true";
defparam \datamem|data_ram~1611 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2541 (
// Equation(s):
// \datamem|data_ram~2541_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1867_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1611_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1867_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1611_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2541_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2541 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2541 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1995 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1995 .is_wysiwyg = "true";
defparam \datamem|data_ram~1995 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2542 (
// Equation(s):
// \datamem|data_ram~2542_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2541_combout  & ((\datamem|data_ram~1995_q ))) # (!\datamem|data_ram~2541_combout  & (\datamem|data_ram~1739_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2541_combout 
// ))))

	.dataa(\datamem|data_ram~1739_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2541_combout ),
	.datad(\datamem|data_ram~1995_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2542_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2542 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1835 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1835 .is_wysiwyg = "true";
defparam \datamem|data_ram~1835 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1707 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1707 .is_wysiwyg = "true";
defparam \datamem|data_ram~1707 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1579 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1579 .is_wysiwyg = "true";
defparam \datamem|data_ram~1579 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2543 (
// Equation(s):
// \datamem|data_ram~2543_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1707_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1579_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1707_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1579_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2543_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2543 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2543 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1963 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1963 .is_wysiwyg = "true";
defparam \datamem|data_ram~1963 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2544 (
// Equation(s):
// \datamem|data_ram~2544_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2543_combout  & ((\datamem|data_ram~1963_q ))) # (!\datamem|data_ram~2543_combout  & (\datamem|data_ram~1835_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2543_combout 
// ))))

	.dataa(\datamem|data_ram~1835_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2543_combout ),
	.datad(\datamem|data_ram~1963_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2544_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2544 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1675 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1675 .is_wysiwyg = "true";
defparam \datamem|data_ram~1675 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1803 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1803 .is_wysiwyg = "true";
defparam \datamem|data_ram~1803 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1547 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1547 .is_wysiwyg = "true";
defparam \datamem|data_ram~1547 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2545 (
// Equation(s):
// \datamem|data_ram~2545_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1803_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1547_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1803_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1547_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2545_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2545 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1931 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1931 .is_wysiwyg = "true";
defparam \datamem|data_ram~1931 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2546 (
// Equation(s):
// \datamem|data_ram~2546_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2545_combout  & ((\datamem|data_ram~1931_q ))) # (!\datamem|data_ram~2545_combout  & (\datamem|data_ram~1675_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2545_combout 
// ))))

	.dataa(\datamem|data_ram~1675_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2545_combout ),
	.datad(\datamem|data_ram~1931_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2546_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2546 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2547 (
// Equation(s):
// \datamem|data_ram~2547_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2544_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2546_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2544_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2546_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2547_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2547 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2547 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1899 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1899 .is_wysiwyg = "true";
defparam \datamem|data_ram~1899 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1771 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1771 .is_wysiwyg = "true";
defparam \datamem|data_ram~1771 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1643 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1643 .is_wysiwyg = "true";
defparam \datamem|data_ram~1643 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2548 (
// Equation(s):
// \datamem|data_ram~2548_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1771_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1643_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1771_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1643_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2548_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2548 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2027 (
	.clk(\clk~input_o ),
	.d(\WriteData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2027 .is_wysiwyg = "true";
defparam \datamem|data_ram~2027 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2549 (
// Equation(s):
// \datamem|data_ram~2549_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2548_combout  & ((\datamem|data_ram~2027_q ))) # (!\datamem|data_ram~2548_combout  & (\datamem|data_ram~1899_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2548_combout 
// ))))

	.dataa(\datamem|data_ram~1899_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2548_combout ),
	.datad(\datamem|data_ram~2027_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2549_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2549 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2550 (
// Equation(s):
// \datamem|data_ram~2550_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2547_combout  & ((\datamem|data_ram~2549_combout ))) # (!\datamem|data_ram~2547_combout  & (\datamem|data_ram~2542_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2547_combout ))))

	.dataa(\datamem|data_ram~2542_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2547_combout ),
	.datad(\datamem|data_ram~2549_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2550_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2550 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2551 (
// Equation(s):
// \datamem|data_ram~2551_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2540_combout  & ((\datamem|data_ram~2550_combout ))) # (!\datamem|data_ram~2540_combout  & (\datamem|data_ram~2519_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2540_combout ))))

	.dataa(\datamem|data_ram~2519_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2540_combout ),
	.datad(\datamem|data_ram~2550_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2551_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2551 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[11]~24 (
// Equation(s):
// \rvcpu|dp|resultmux|y[11]~24_combout  = (\datamem|data_ram~2551_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[11]~18_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2551_combout  & 
// (((\rvcpu|dp|pcadd4|sum[11]~18_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2551_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[11]~18_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[11]~24 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[11]~20 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[11]~20_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[11]~11_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[11]~11_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[11]~20 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[10]~input (
	.i(Ext_WriteData[10]),
	.ibar(gnd),
	.o(\Ext_WriteData[10]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[10]~input .bus_hold = "false";
defparam \Ext_WriteData[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~714 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~714 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~714 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~842 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~842 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~842 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~586 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~586 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1228 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1228_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~842_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~586_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~842_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~586_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1228_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1228 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~970 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~970 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1229 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1229_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1228_combout  & ((\rvcpu|dp|rf|reg_file_arr~970_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1228_combout  & (\rvcpu|dp|rf|reg_file_arr~714_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1228_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~714_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1228_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~970_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1229_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1229 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~810 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~810 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~810 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~682 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~682 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~682 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~554 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~554 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1230 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1230_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~682_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~554_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~682_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~554_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1230_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1230 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~938 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~938 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1231 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1231_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1230_combout  & ((\rvcpu|dp|rf|reg_file_arr~938_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1230_combout  & (\rvcpu|dp|rf|reg_file_arr~810_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1230_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~810_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1230_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~938_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1231_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1231 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~650 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~650 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~650 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~778 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~778 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~778 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~522 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~522 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~522 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1232 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1232_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~778_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~522_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~778_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~522_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1232_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1232 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~906 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~906 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~906 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1233 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1233_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1232_combout  & ((\rvcpu|dp|rf|reg_file_arr~906_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1232_combout  & (\rvcpu|dp|rf|reg_file_arr~650_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1232_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~650_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1232_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~906_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1233_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1233 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1234 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1234_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1231_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1233_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1231_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1233_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1234_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1234 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~874 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~874 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~874 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~746 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~746 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~746 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~618 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~618 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1235 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1235_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~746_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~618_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~746_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~618_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1235_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1235 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1002 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1002 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1236 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1236_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1235_combout  & ((\rvcpu|dp|rf|reg_file_arr~1002_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1235_combout  & (\rvcpu|dp|rf|reg_file_arr~874_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1235_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~874_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1235_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1002_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1236_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1236 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1237 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1237_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1234_combout  & ((\rvcpu|dp|rf|reg_file_arr~1236_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1234_combout  & (\rvcpu|dp|rf|reg_file_arr~1229_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1234_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1229_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1234_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1236_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1237_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1237 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~330 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~330 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~330 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~298 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~298 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~298 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~266 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~266 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1238 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1238_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~298_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~266_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~298_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~266_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1238_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1238 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~362 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~362 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~362 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1239 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1239_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1238_combout  & ((\rvcpu|dp|rf|reg_file_arr~362_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1238_combout  & (\rvcpu|dp|rf|reg_file_arr~330_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1238_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~330_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1238_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~362_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1239_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1239 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~202 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~202 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~202 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~138 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~138 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1240 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1240_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~202_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~138_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~202_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~138_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1240_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1240 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~234 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~234 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~234 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1241 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1241_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1240_combout  & ((\rvcpu|dp|rf|reg_file_arr~234_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1240_combout  & (\rvcpu|dp|rf|reg_file_arr~170_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1240_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~170_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1240_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~234_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1241_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1241 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~74 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~74 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~74 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~42 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~42 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~42 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~10 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~10 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1242 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1242_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~42_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~10_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~42_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~10_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1242_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1242 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~106 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~106 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~106 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1243 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1243_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1242_combout  & ((\rvcpu|dp|rf|reg_file_arr~106_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1242_combout  & (\rvcpu|dp|rf|reg_file_arr~74_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1242_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~74_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1242_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~106_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1243_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1243 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1244 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1244_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1241_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1243_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1241_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1243_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1244_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1244 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~426 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~426 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~426 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~458 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~458 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~458 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~394 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~394 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~394 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1245 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1245_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~458_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~394_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~458_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~394_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1245_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1245 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~490 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~490 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~490 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1246 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1246_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1245_combout  & ((\rvcpu|dp|rf|reg_file_arr~490_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1245_combout  & (\rvcpu|dp|rf|reg_file_arr~426_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1245_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~426_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1245_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~490_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1246_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1246 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1247 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1247_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1244_combout  & ((\rvcpu|dp|rf|reg_file_arr~1246_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1244_combout  & (\rvcpu|dp|rf|reg_file_arr~1239_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1244_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1239_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1244_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1246_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1247_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1247 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[10]~10 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[10]~10_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1237_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1247_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1237_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1247_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[10]~10 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~10 (
// Equation(s):
// \WriteData~10_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[10]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[10]~10_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[10]~10_combout ))))

	.dataa(\Ext_WriteData[10]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[10]~10_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~10_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~10 .lut_mask = 16'hACCC;
defparam \WriteData~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1354 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1354 .is_wysiwyg = "true";
defparam \datamem|data_ram~1354 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1322 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1322 .is_wysiwyg = "true";
defparam \datamem|data_ram~1322 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1290 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1290 .is_wysiwyg = "true";
defparam \datamem|data_ram~1290 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2468 (
// Equation(s):
// \datamem|data_ram~2468_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1322_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1290_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1322_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1290_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2468_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2468 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1386 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1386 .is_wysiwyg = "true";
defparam \datamem|data_ram~1386 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2469 (
// Equation(s):
// \datamem|data_ram~2469_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2468_combout  & ((\datamem|data_ram~1386_q ))) # (!\datamem|data_ram~2468_combout  & (\datamem|data_ram~1354_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2468_combout 
// ))))

	.dataa(\datamem|data_ram~1354_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2468_combout ),
	.datad(\datamem|data_ram~1386_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2469_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2469 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1194 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1194 .is_wysiwyg = "true";
defparam \datamem|data_ram~1194 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1226 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1226 .is_wysiwyg = "true";
defparam \datamem|data_ram~1226 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1162 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1162 .is_wysiwyg = "true";
defparam \datamem|data_ram~1162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2470 (
// Equation(s):
// \datamem|data_ram~2470_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1226_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1162_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1226_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1162_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2470_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2470 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1258 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1258 .is_wysiwyg = "true";
defparam \datamem|data_ram~1258 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2471 (
// Equation(s):
// \datamem|data_ram~2471_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2470_combout  & ((\datamem|data_ram~1258_q ))) # (!\datamem|data_ram~2470_combout  & (\datamem|data_ram~1194_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2470_combout 
// ))))

	.dataa(\datamem|data_ram~1194_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2470_combout ),
	.datad(\datamem|data_ram~1258_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2471_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2471 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1098 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1098 .is_wysiwyg = "true";
defparam \datamem|data_ram~1098 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1066 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1066 .is_wysiwyg = "true";
defparam \datamem|data_ram~1066 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1034 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1034 .is_wysiwyg = "true";
defparam \datamem|data_ram~1034 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2472 (
// Equation(s):
// \datamem|data_ram~2472_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1066_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1034_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1066_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1034_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2472_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2472 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2472 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1130 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1130 .is_wysiwyg = "true";
defparam \datamem|data_ram~1130 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2473 (
// Equation(s):
// \datamem|data_ram~2473_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2472_combout  & ((\datamem|data_ram~1130_q ))) # (!\datamem|data_ram~2472_combout  & (\datamem|data_ram~1098_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2472_combout 
// ))))

	.dataa(\datamem|data_ram~1098_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2472_combout ),
	.datad(\datamem|data_ram~1130_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2473_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2473 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2474 (
// Equation(s):
// \datamem|data_ram~2474_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2471_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2473_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2471_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2473_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2474_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2474 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1450 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1450 .is_wysiwyg = "true";
defparam \datamem|data_ram~1450 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1482 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1482 .is_wysiwyg = "true";
defparam \datamem|data_ram~1482 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1418 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1418 .is_wysiwyg = "true";
defparam \datamem|data_ram~1418 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2475 (
// Equation(s):
// \datamem|data_ram~2475_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1482_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1418_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1482_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1418_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2475_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2475 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1514 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1514 .is_wysiwyg = "true";
defparam \datamem|data_ram~1514 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2476 (
// Equation(s):
// \datamem|data_ram~2476_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2475_combout  & ((\datamem|data_ram~1514_q ))) # (!\datamem|data_ram~2475_combout  & (\datamem|data_ram~1450_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2475_combout 
// ))))

	.dataa(\datamem|data_ram~1450_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2475_combout ),
	.datad(\datamem|data_ram~1514_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2476_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2476 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2477 (
// Equation(s):
// \datamem|data_ram~2477_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2474_combout  & ((\datamem|data_ram~2476_combout ))) # (!\datamem|data_ram~2474_combout  & (\datamem|data_ram~2469_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2474_combout ))))

	.dataa(\datamem|data_ram~2469_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2474_combout ),
	.datad(\datamem|data_ram~2476_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2477_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2477 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2477 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~682 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~682 .is_wysiwyg = "true";
defparam \datamem|data_ram~682 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~810 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~810 .is_wysiwyg = "true";
defparam \datamem|data_ram~810 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~554 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~554 .is_wysiwyg = "true";
defparam \datamem|data_ram~554 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2478 (
// Equation(s):
// \datamem|data_ram~2478_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~810_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~554_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~810_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~554_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2478_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2478 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~938 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~938 .is_wysiwyg = "true";
defparam \datamem|data_ram~938 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2479 (
// Equation(s):
// \datamem|data_ram~2479_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2478_combout  & ((\datamem|data_ram~938_q ))) # (!\datamem|data_ram~2478_combout  & (\datamem|data_ram~682_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2478_combout ))))

	.dataa(\datamem|data_ram~682_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2478_combout ),
	.datad(\datamem|data_ram~938_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2479_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2479 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~842 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~842 .is_wysiwyg = "true";
defparam \datamem|data_ram~842 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~714 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~714 .is_wysiwyg = "true";
defparam \datamem|data_ram~714 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~586 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~586 .is_wysiwyg = "true";
defparam \datamem|data_ram~586 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2480 (
// Equation(s):
// \datamem|data_ram~2480_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~714_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~586_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~714_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~586_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2480_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2480 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2480 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~970 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~970 .is_wysiwyg = "true";
defparam \datamem|data_ram~970 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2481 (
// Equation(s):
// \datamem|data_ram~2481_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2480_combout  & ((\datamem|data_ram~970_q ))) # (!\datamem|data_ram~2480_combout  & (\datamem|data_ram~842_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2480_combout ))))

	.dataa(\datamem|data_ram~842_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2480_combout ),
	.datad(\datamem|data_ram~970_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2481_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2481 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2481 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~778 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~778 .is_wysiwyg = "true";
defparam \datamem|data_ram~778 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~650 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~650 .is_wysiwyg = "true";
defparam \datamem|data_ram~650 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~522 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~522 .is_wysiwyg = "true";
defparam \datamem|data_ram~522 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2482 (
// Equation(s):
// \datamem|data_ram~2482_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~650_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~522_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~650_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~522_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2482_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2482 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~906 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~906 .is_wysiwyg = "true";
defparam \datamem|data_ram~906 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2483 (
// Equation(s):
// \datamem|data_ram~2483_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2482_combout  & ((\datamem|data_ram~906_q ))) # (!\datamem|data_ram~2482_combout  & (\datamem|data_ram~778_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2482_combout ))))

	.dataa(\datamem|data_ram~778_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2482_combout ),
	.datad(\datamem|data_ram~906_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2483_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2483 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2484 (
// Equation(s):
// \datamem|data_ram~2484_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2481_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2483_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2481_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2483_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2484_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2484 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~746 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~746 .is_wysiwyg = "true";
defparam \datamem|data_ram~746 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~874 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~874 .is_wysiwyg = "true";
defparam \datamem|data_ram~874 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~618 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~618 .is_wysiwyg = "true";
defparam \datamem|data_ram~618 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2485 (
// Equation(s):
// \datamem|data_ram~2485_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~874_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~618_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~874_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~618_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2485_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2485 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1002 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1002 .is_wysiwyg = "true";
defparam \datamem|data_ram~1002 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2486 (
// Equation(s):
// \datamem|data_ram~2486_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2485_combout  & ((\datamem|data_ram~1002_q ))) # (!\datamem|data_ram~2485_combout  & (\datamem|data_ram~746_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2485_combout 
// ))))

	.dataa(\datamem|data_ram~746_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2485_combout ),
	.datad(\datamem|data_ram~1002_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2486_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2486 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2487 (
// Equation(s):
// \datamem|data_ram~2487_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2484_combout  & ((\datamem|data_ram~2486_combout ))) # (!\datamem|data_ram~2484_combout  & (\datamem|data_ram~2479_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2484_combout ))))

	.dataa(\datamem|data_ram~2479_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2484_combout ),
	.datad(\datamem|data_ram~2486_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2487_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2487 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2487 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~202 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~202 .is_wysiwyg = "true";
defparam \datamem|data_ram~202 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~170 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~170 .is_wysiwyg = "true";
defparam \datamem|data_ram~170 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~138 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~138 .is_wysiwyg = "true";
defparam \datamem|data_ram~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2488 (
// Equation(s):
// \datamem|data_ram~2488_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~170_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~138_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~170_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~138_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2488_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2488 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2488 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~234 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~234 .is_wysiwyg = "true";
defparam \datamem|data_ram~234 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2489 (
// Equation(s):
// \datamem|data_ram~2489_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2488_combout  & ((\datamem|data_ram~234_q ))) # (!\datamem|data_ram~2488_combout  & (\datamem|data_ram~202_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2488_combout ))))

	.dataa(\datamem|data_ram~202_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2488_combout ),
	.datad(\datamem|data_ram~234_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2489_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2489 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~298 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~298 .is_wysiwyg = "true";
defparam \datamem|data_ram~298 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~330 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~330 .is_wysiwyg = "true";
defparam \datamem|data_ram~330 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~266 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~266 .is_wysiwyg = "true";
defparam \datamem|data_ram~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2490 (
// Equation(s):
// \datamem|data_ram~2490_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~330_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~266_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~330_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~266_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2490_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2490 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2490 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~362 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~362 .is_wysiwyg = "true";
defparam \datamem|data_ram~362 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2491 (
// Equation(s):
// \datamem|data_ram~2491_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2490_combout  & ((\datamem|data_ram~362_q ))) # (!\datamem|data_ram~2490_combout  & (\datamem|data_ram~298_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2490_combout ))))

	.dataa(\datamem|data_ram~298_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2490_combout ),
	.datad(\datamem|data_ram~362_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2491_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2491 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~42 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~42 .is_wysiwyg = "true";
defparam \datamem|data_ram~42 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~74 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~74 .is_wysiwyg = "true";
defparam \datamem|data_ram~74 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~10 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~10 .is_wysiwyg = "true";
defparam \datamem|data_ram~10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2492 (
// Equation(s):
// \datamem|data_ram~2492_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~74_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~10_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~74_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~10_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2492_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2492 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2492 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~106 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~106 .is_wysiwyg = "true";
defparam \datamem|data_ram~106 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2493 (
// Equation(s):
// \datamem|data_ram~2493_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2492_combout  & ((\datamem|data_ram~106_q ))) # (!\datamem|data_ram~2492_combout  & (\datamem|data_ram~42_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2492_combout ))))

	.dataa(\datamem|data_ram~42_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2492_combout ),
	.datad(\datamem|data_ram~106_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2493_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2493 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2494 (
// Equation(s):
// \datamem|data_ram~2494_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2491_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2493_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2491_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2493_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2494_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2494 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~458 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~458 .is_wysiwyg = "true";
defparam \datamem|data_ram~458 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~426 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~426 .is_wysiwyg = "true";
defparam \datamem|data_ram~426 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~394 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~394 .is_wysiwyg = "true";
defparam \datamem|data_ram~394 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2495 (
// Equation(s):
// \datamem|data_ram~2495_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~426_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~394_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~426_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~394_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2495_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2495 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~490 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~490 .is_wysiwyg = "true";
defparam \datamem|data_ram~490 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2496 (
// Equation(s):
// \datamem|data_ram~2496_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2495_combout  & ((\datamem|data_ram~490_q ))) # (!\datamem|data_ram~2495_combout  & (\datamem|data_ram~458_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2495_combout ))))

	.dataa(\datamem|data_ram~458_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2495_combout ),
	.datad(\datamem|data_ram~490_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2496_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2496 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2497 (
// Equation(s):
// \datamem|data_ram~2497_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2494_combout  & ((\datamem|data_ram~2496_combout ))) # (!\datamem|data_ram~2494_combout  & (\datamem|data_ram~2489_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2494_combout ))))

	.dataa(\datamem|data_ram~2489_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2494_combout ),
	.datad(\datamem|data_ram~2496_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2497_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2497 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2498 (
// Equation(s):
// \datamem|data_ram~2498_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2487_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2497_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2487_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2497_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2498_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2498 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1738 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1738 .is_wysiwyg = "true";
defparam \datamem|data_ram~1738 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1866 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1866 .is_wysiwyg = "true";
defparam \datamem|data_ram~1866 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1610 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1610 .is_wysiwyg = "true";
defparam \datamem|data_ram~1610 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2499 (
// Equation(s):
// \datamem|data_ram~2499_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1866_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1610_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1866_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1610_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2499_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2499 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1994 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1994 .is_wysiwyg = "true";
defparam \datamem|data_ram~1994 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2500 (
// Equation(s):
// \datamem|data_ram~2500_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2499_combout  & ((\datamem|data_ram~1994_q ))) # (!\datamem|data_ram~2499_combout  & (\datamem|data_ram~1738_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2499_combout 
// ))))

	.dataa(\datamem|data_ram~1738_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2499_combout ),
	.datad(\datamem|data_ram~1994_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2500_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2500 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2500 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1834 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1834 .is_wysiwyg = "true";
defparam \datamem|data_ram~1834 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1706 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1706 .is_wysiwyg = "true";
defparam \datamem|data_ram~1706 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1578 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1578 .is_wysiwyg = "true";
defparam \datamem|data_ram~1578 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2501 (
// Equation(s):
// \datamem|data_ram~2501_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1706_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1578_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1706_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1578_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2501_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2501 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2501 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1962 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1962 .is_wysiwyg = "true";
defparam \datamem|data_ram~1962 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2502 (
// Equation(s):
// \datamem|data_ram~2502_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2501_combout  & ((\datamem|data_ram~1962_q ))) # (!\datamem|data_ram~2501_combout  & (\datamem|data_ram~1834_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2501_combout 
// ))))

	.dataa(\datamem|data_ram~1834_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2501_combout ),
	.datad(\datamem|data_ram~1962_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2502_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2502 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1674 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1674 .is_wysiwyg = "true";
defparam \datamem|data_ram~1674 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1802 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1802 .is_wysiwyg = "true";
defparam \datamem|data_ram~1802 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1546 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1546 .is_wysiwyg = "true";
defparam \datamem|data_ram~1546 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2503 (
// Equation(s):
// \datamem|data_ram~2503_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1802_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1546_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1802_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1546_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2503_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2503 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1930 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1930 .is_wysiwyg = "true";
defparam \datamem|data_ram~1930 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2504 (
// Equation(s):
// \datamem|data_ram~2504_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2503_combout  & ((\datamem|data_ram~1930_q ))) # (!\datamem|data_ram~2503_combout  & (\datamem|data_ram~1674_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2503_combout 
// ))))

	.dataa(\datamem|data_ram~1674_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2503_combout ),
	.datad(\datamem|data_ram~1930_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2504_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2504 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2505 (
// Equation(s):
// \datamem|data_ram~2505_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2502_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2504_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2502_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2504_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2505_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2505 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2505 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1898 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1898 .is_wysiwyg = "true";
defparam \datamem|data_ram~1898 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1770 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1770 .is_wysiwyg = "true";
defparam \datamem|data_ram~1770 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1642 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1642 .is_wysiwyg = "true";
defparam \datamem|data_ram~1642 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2506 (
// Equation(s):
// \datamem|data_ram~2506_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1770_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1642_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1770_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1642_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2506_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2506 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2026 (
	.clk(\clk~input_o ),
	.d(\WriteData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2026 .is_wysiwyg = "true";
defparam \datamem|data_ram~2026 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2507 (
// Equation(s):
// \datamem|data_ram~2507_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2506_combout  & ((\datamem|data_ram~2026_q ))) # (!\datamem|data_ram~2506_combout  & (\datamem|data_ram~1898_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2506_combout 
// ))))

	.dataa(\datamem|data_ram~1898_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2506_combout ),
	.datad(\datamem|data_ram~2026_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2507_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2507 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2508 (
// Equation(s):
// \datamem|data_ram~2508_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2505_combout  & ((\datamem|data_ram~2507_combout ))) # (!\datamem|data_ram~2505_combout  & (\datamem|data_ram~2500_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2505_combout ))))

	.dataa(\datamem|data_ram~2500_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2505_combout ),
	.datad(\datamem|data_ram~2507_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2508_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2508 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2509 (
// Equation(s):
// \datamem|data_ram~2509_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2498_combout  & ((\datamem|data_ram~2508_combout ))) # (!\datamem|data_ram~2498_combout  & (\datamem|data_ram~2477_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2498_combout ))))

	.dataa(\datamem|data_ram~2477_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2498_combout ),
	.datad(\datamem|data_ram~2508_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2509_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2509 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[10]~22 (
// Equation(s):
// \rvcpu|dp|resultmux|y[10]~22_combout  = (\datamem|data_ram~2509_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[10]~16_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2509_combout  & 
// (((\rvcpu|dp|pcadd4|sum[10]~16_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2509_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[10]~16_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[10]~22 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[10]~21 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[10]~21_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~29_combout  & (\instrmem|instr_ram~26_combout ))) # (!\rvcpu|c|md|WideOr3~3_combout  & (((\rvcpu|dp|rf|rd_data2[10]~10_combout ))))

	.dataa(\instrmem|instr_ram~29_combout ),
	.datab(\instrmem|instr_ram~26_combout ),
	.datac(\rvcpu|dp|rf|rd_data2[10]~10_combout ),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[10]~21 .lut_mask = 16'h88F0;
defparam \rvcpu|dp|srcbmux|y[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[9]~input (
	.i(Ext_WriteData[9]),
	.ibar(gnd),
	.o(\Ext_WriteData[9]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[9]~input .bus_hold = "false";
defparam \Ext_WriteData[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~681 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~681 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~681 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~809 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~809 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~809 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~553 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~553 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1208 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1208_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~809_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~553_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~809_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~553_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1208_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1208 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~937 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~937 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1209 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1209_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1208_combout  & ((\rvcpu|dp|rf|reg_file_arr~937_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1208_combout  & (\rvcpu|dp|rf|reg_file_arr~681_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1208_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~681_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1208_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~937_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1209_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1209 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~841 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~841 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~841 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~713 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~713 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~713 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~585 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~585 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1210 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1210_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~713_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~585_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~713_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~585_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1210_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1210 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~969 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~969 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1211 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1211_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1210_combout  & ((\rvcpu|dp|rf|reg_file_arr~969_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1210_combout  & (\rvcpu|dp|rf|reg_file_arr~841_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1210_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~841_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1210_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~969_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1211_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1211 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~777 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~777 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~777 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~649 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~649 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~649 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~521 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~521 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~521 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1212 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1212_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~649_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~521_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~649_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~521_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1212_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1212 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~905 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~905 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~905 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1213 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1213_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1212_combout  & ((\rvcpu|dp|rf|reg_file_arr~905_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1212_combout  & (\rvcpu|dp|rf|reg_file_arr~777_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1212_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~777_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1212_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~905_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1213_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1213 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1214 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1214_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~1211_combout )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1213_combout )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1211_combout ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1213_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1214_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1214 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~745 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~745 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~745 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~873 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~873 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~873 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~617 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~617 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1215 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1215_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~873_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~617_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~873_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~617_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1215_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1215 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1001 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1001 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1216 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1216_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1215_combout  & ((\rvcpu|dp|rf|reg_file_arr~1001_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1215_combout  & (\rvcpu|dp|rf|reg_file_arr~745_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1215_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~745_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1215_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1001_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1216_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1216 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1217 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1217_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1214_combout  & ((\rvcpu|dp|rf|reg_file_arr~1216_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1214_combout  & (\rvcpu|dp|rf|reg_file_arr~1209_combout 
// )))) # (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1214_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1209_combout ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1214_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1216_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1217_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1217 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~201 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~201 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~201 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~137 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~137 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1218 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1218_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~169_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~137_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~169_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~137_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1218_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1218 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~233 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~233 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~233 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1219 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1219_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1218_combout  & ((\rvcpu|dp|rf|reg_file_arr~233_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1218_combout  & (\rvcpu|dp|rf|reg_file_arr~201_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1218_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~201_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1218_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~233_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1219_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1219 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~297 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~297 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~297 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~329 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~329 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~329 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~265 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~265 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1220 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1220_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~329_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~265_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~329_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~265_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1220_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1220 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~361 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~361 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~361 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1221 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1221_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1220_combout  & ((\rvcpu|dp|rf|reg_file_arr~361_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1220_combout  & (\rvcpu|dp|rf|reg_file_arr~297_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1220_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~297_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1220_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~361_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1221_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1221 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1221 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~41 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~41 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~41 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~73 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~73 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~73 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~9 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~9 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1222 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1222_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~73_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~9_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~73_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~9_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1222_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1222 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~105 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~105 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~105 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1223 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1223_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1222_combout  & ((\rvcpu|dp|rf|reg_file_arr~105_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1222_combout  & (\rvcpu|dp|rf|reg_file_arr~41_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1222_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~41_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1222_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~105_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1223_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1223 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1224 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1224_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~1221_combout )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1223_combout )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1221_combout ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1223_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1224_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1224 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~457 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~457 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~457 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~425 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~425 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~425 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~393 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~393 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~393 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1225 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1225_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~425_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~393_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~425_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~393_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1225_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1225 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~489 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~489 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~489 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1226 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1226_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1225_combout  & ((\rvcpu|dp|rf|reg_file_arr~489_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1225_combout  & (\rvcpu|dp|rf|reg_file_arr~457_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1225_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~457_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1225_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~489_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1226_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1226 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1227 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1227_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1224_combout  & ((\rvcpu|dp|rf|reg_file_arr~1226_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1224_combout  & (\rvcpu|dp|rf|reg_file_arr~1219_combout 
// )))) # (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1224_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1219_combout ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1224_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1226_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1227_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1227 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[9]~9 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[9]~9_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1217_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1227_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1217_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1227_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[9]~9 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~9 (
// Equation(s):
// \WriteData~9_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[9]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[9]~9_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[9]~9_combout ))))

	.dataa(\Ext_WriteData[9]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[9]~9_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~9_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~9 .lut_mask = 16'hACCC;
defparam \WriteData~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~681 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~681 .is_wysiwyg = "true";
defparam \datamem|data_ram~681 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~809 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~809 .is_wysiwyg = "true";
defparam \datamem|data_ram~809 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~553 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~553 .is_wysiwyg = "true";
defparam \datamem|data_ram~553 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2426 (
// Equation(s):
// \datamem|data_ram~2426_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~809_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~553_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~809_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~553_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2426_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2426 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~937 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~937 .is_wysiwyg = "true";
defparam \datamem|data_ram~937 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2427 (
// Equation(s):
// \datamem|data_ram~2427_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2426_combout  & ((\datamem|data_ram~937_q ))) # (!\datamem|data_ram~2426_combout  & (\datamem|data_ram~681_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2426_combout ))))

	.dataa(\datamem|data_ram~681_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2426_combout ),
	.datad(\datamem|data_ram~937_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2427_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2427 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2427 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~841 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~841 .is_wysiwyg = "true";
defparam \datamem|data_ram~841 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~713 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~713 .is_wysiwyg = "true";
defparam \datamem|data_ram~713 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~585 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~585 .is_wysiwyg = "true";
defparam \datamem|data_ram~585 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2428 (
// Equation(s):
// \datamem|data_ram~2428_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~713_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~585_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~713_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~585_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2428_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2428 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~969 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~969 .is_wysiwyg = "true";
defparam \datamem|data_ram~969 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2429 (
// Equation(s):
// \datamem|data_ram~2429_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2428_combout  & ((\datamem|data_ram~969_q ))) # (!\datamem|data_ram~2428_combout  & (\datamem|data_ram~841_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2428_combout ))))

	.dataa(\datamem|data_ram~841_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2428_combout ),
	.datad(\datamem|data_ram~969_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2429_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2429 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~777 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~777 .is_wysiwyg = "true";
defparam \datamem|data_ram~777 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~649 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~649 .is_wysiwyg = "true";
defparam \datamem|data_ram~649 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~521 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~521 .is_wysiwyg = "true";
defparam \datamem|data_ram~521 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2430 (
// Equation(s):
// \datamem|data_ram~2430_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~649_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~521_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~649_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~521_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2430_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2430 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~905 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~905 .is_wysiwyg = "true";
defparam \datamem|data_ram~905 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2431 (
// Equation(s):
// \datamem|data_ram~2431_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2430_combout  & ((\datamem|data_ram~905_q ))) # (!\datamem|data_ram~2430_combout  & (\datamem|data_ram~777_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2430_combout ))))

	.dataa(\datamem|data_ram~777_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2430_combout ),
	.datad(\datamem|data_ram~905_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2431_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2431 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2432 (
// Equation(s):
// \datamem|data_ram~2432_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2429_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2431_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2429_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2431_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2432_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2432 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~745 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~745 .is_wysiwyg = "true";
defparam \datamem|data_ram~745 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~873 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~873 .is_wysiwyg = "true";
defparam \datamem|data_ram~873 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~617 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~617 .is_wysiwyg = "true";
defparam \datamem|data_ram~617 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2433 (
// Equation(s):
// \datamem|data_ram~2433_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~873_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~617_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~873_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~617_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2433_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2433 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1001 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1001 .is_wysiwyg = "true";
defparam \datamem|data_ram~1001 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2434 (
// Equation(s):
// \datamem|data_ram~2434_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2433_combout  & ((\datamem|data_ram~1001_q ))) # (!\datamem|data_ram~2433_combout  & (\datamem|data_ram~745_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2433_combout 
// ))))

	.dataa(\datamem|data_ram~745_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2433_combout ),
	.datad(\datamem|data_ram~1001_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2434_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2434 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2435 (
// Equation(s):
// \datamem|data_ram~2435_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2432_combout  & ((\datamem|data_ram~2434_combout ))) # (!\datamem|data_ram~2432_combout  & (\datamem|data_ram~2427_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2432_combout ))))

	.dataa(\datamem|data_ram~2427_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2432_combout ),
	.datad(\datamem|data_ram~2434_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2435_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2435 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1353 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1353 .is_wysiwyg = "true";
defparam \datamem|data_ram~1353 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1321 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1321 .is_wysiwyg = "true";
defparam \datamem|data_ram~1321 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1289 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1289 .is_wysiwyg = "true";
defparam \datamem|data_ram~1289 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2436 (
// Equation(s):
// \datamem|data_ram~2436_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1321_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1289_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1321_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1289_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2436_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2436 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2436 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1385 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1385 .is_wysiwyg = "true";
defparam \datamem|data_ram~1385 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2437 (
// Equation(s):
// \datamem|data_ram~2437_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2436_combout  & ((\datamem|data_ram~1385_q ))) # (!\datamem|data_ram~2436_combout  & (\datamem|data_ram~1353_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2436_combout 
// ))))

	.dataa(\datamem|data_ram~1353_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2436_combout ),
	.datad(\datamem|data_ram~1385_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2437_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2437 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1193 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1193 .is_wysiwyg = "true";
defparam \datamem|data_ram~1193 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1225 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1225 .is_wysiwyg = "true";
defparam \datamem|data_ram~1225 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1161 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1161 .is_wysiwyg = "true";
defparam \datamem|data_ram~1161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2438 (
// Equation(s):
// \datamem|data_ram~2438_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1225_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1161_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1225_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1161_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2438_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2438 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1257 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1257 .is_wysiwyg = "true";
defparam \datamem|data_ram~1257 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2439 (
// Equation(s):
// \datamem|data_ram~2439_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2438_combout  & ((\datamem|data_ram~1257_q ))) # (!\datamem|data_ram~2438_combout  & (\datamem|data_ram~1193_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2438_combout 
// ))))

	.dataa(\datamem|data_ram~1193_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2438_combout ),
	.datad(\datamem|data_ram~1257_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2439_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2439 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1097 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1097 .is_wysiwyg = "true";
defparam \datamem|data_ram~1097 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1065 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1065 .is_wysiwyg = "true";
defparam \datamem|data_ram~1065 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1033 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1033 .is_wysiwyg = "true";
defparam \datamem|data_ram~1033 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2440 (
// Equation(s):
// \datamem|data_ram~2440_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1065_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1033_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1065_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1033_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2440_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2440 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2440 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1129 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1129 .is_wysiwyg = "true";
defparam \datamem|data_ram~1129 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2441 (
// Equation(s):
// \datamem|data_ram~2441_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2440_combout  & ((\datamem|data_ram~1129_q ))) # (!\datamem|data_ram~2440_combout  & (\datamem|data_ram~1097_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2440_combout 
// ))))

	.dataa(\datamem|data_ram~1097_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2440_combout ),
	.datad(\datamem|data_ram~1129_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2441_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2441 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2442 (
// Equation(s):
// \datamem|data_ram~2442_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2439_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2441_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2439_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2441_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2442_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2442 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2442 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1449 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1449 .is_wysiwyg = "true";
defparam \datamem|data_ram~1449 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1481 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1481 .is_wysiwyg = "true";
defparam \datamem|data_ram~1481 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1417 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1417 .is_wysiwyg = "true";
defparam \datamem|data_ram~1417 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2443 (
// Equation(s):
// \datamem|data_ram~2443_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1481_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1417_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1481_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1417_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2443_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2443 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1513 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1513 .is_wysiwyg = "true";
defparam \datamem|data_ram~1513 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2444 (
// Equation(s):
// \datamem|data_ram~2444_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2443_combout  & ((\datamem|data_ram~1513_q ))) # (!\datamem|data_ram~2443_combout  & (\datamem|data_ram~1449_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2443_combout 
// ))))

	.dataa(\datamem|data_ram~1449_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2443_combout ),
	.datad(\datamem|data_ram~1513_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2444_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2444 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2445 (
// Equation(s):
// \datamem|data_ram~2445_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2442_combout  & ((\datamem|data_ram~2444_combout ))) # (!\datamem|data_ram~2442_combout  & (\datamem|data_ram~2437_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2442_combout ))))

	.dataa(\datamem|data_ram~2437_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2442_combout ),
	.datad(\datamem|data_ram~2444_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2445_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2445 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~201 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~201 .is_wysiwyg = "true";
defparam \datamem|data_ram~201 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~169 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~169 .is_wysiwyg = "true";
defparam \datamem|data_ram~169 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~137 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~137 .is_wysiwyg = "true";
defparam \datamem|data_ram~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2446 (
// Equation(s):
// \datamem|data_ram~2446_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~169_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~137_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~169_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~137_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2446_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2446 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~233 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~233 .is_wysiwyg = "true";
defparam \datamem|data_ram~233 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2447 (
// Equation(s):
// \datamem|data_ram~2447_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2446_combout  & ((\datamem|data_ram~233_q ))) # (!\datamem|data_ram~2446_combout  & (\datamem|data_ram~201_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2446_combout ))))

	.dataa(\datamem|data_ram~201_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2446_combout ),
	.datad(\datamem|data_ram~233_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2447_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2447 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2447 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~297 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~297 .is_wysiwyg = "true";
defparam \datamem|data_ram~297 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~329 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~329 .is_wysiwyg = "true";
defparam \datamem|data_ram~329 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~265 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~265 .is_wysiwyg = "true";
defparam \datamem|data_ram~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2448 (
// Equation(s):
// \datamem|data_ram~2448_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~329_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~265_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~329_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~265_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2448_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2448 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~361 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~361 .is_wysiwyg = "true";
defparam \datamem|data_ram~361 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2449 (
// Equation(s):
// \datamem|data_ram~2449_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2448_combout  & ((\datamem|data_ram~361_q ))) # (!\datamem|data_ram~2448_combout  & (\datamem|data_ram~297_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2448_combout ))))

	.dataa(\datamem|data_ram~297_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2448_combout ),
	.datad(\datamem|data_ram~361_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2449_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2449 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2449 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~41 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~41 .is_wysiwyg = "true";
defparam \datamem|data_ram~41 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~73 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~73 .is_wysiwyg = "true";
defparam \datamem|data_ram~73 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~9 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~9 .is_wysiwyg = "true";
defparam \datamem|data_ram~9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2450 (
// Equation(s):
// \datamem|data_ram~2450_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~73_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~9_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~73_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~9_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2450_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2450 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2450 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~105 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~105 .is_wysiwyg = "true";
defparam \datamem|data_ram~105 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2451 (
// Equation(s):
// \datamem|data_ram~2451_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2450_combout  & ((\datamem|data_ram~105_q ))) # (!\datamem|data_ram~2450_combout  & (\datamem|data_ram~41_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2450_combout ))))

	.dataa(\datamem|data_ram~41_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2450_combout ),
	.datad(\datamem|data_ram~105_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2451_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2451 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2452 (
// Equation(s):
// \datamem|data_ram~2452_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2449_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2451_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2449_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2451_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2452_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2452 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~457 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~457 .is_wysiwyg = "true";
defparam \datamem|data_ram~457 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~425 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~425 .is_wysiwyg = "true";
defparam \datamem|data_ram~425 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~393 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~393 .is_wysiwyg = "true";
defparam \datamem|data_ram~393 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2453 (
// Equation(s):
// \datamem|data_ram~2453_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~425_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~393_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~425_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~393_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2453_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2453 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~489 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~489 .is_wysiwyg = "true";
defparam \datamem|data_ram~489 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2454 (
// Equation(s):
// \datamem|data_ram~2454_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2453_combout  & ((\datamem|data_ram~489_q ))) # (!\datamem|data_ram~2453_combout  & (\datamem|data_ram~457_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2453_combout ))))

	.dataa(\datamem|data_ram~457_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2453_combout ),
	.datad(\datamem|data_ram~489_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2454_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2454 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2455 (
// Equation(s):
// \datamem|data_ram~2455_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2452_combout  & ((\datamem|data_ram~2454_combout ))) # (!\datamem|data_ram~2452_combout  & (\datamem|data_ram~2447_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2452_combout ))))

	.dataa(\datamem|data_ram~2447_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2452_combout ),
	.datad(\datamem|data_ram~2454_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2455_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2455 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2456 (
// Equation(s):
// \datamem|data_ram~2456_combout  = (\DataAdr~6_combout  & (((\DataAdr~7_combout )))) # (!\DataAdr~6_combout  & ((\DataAdr~7_combout  & (\datamem|data_ram~2445_combout )) # (!\DataAdr~7_combout  & ((\datamem|data_ram~2455_combout )))))

	.dataa(\DataAdr~6_combout ),
	.datab(\datamem|data_ram~2445_combout ),
	.datac(\DataAdr~7_combout ),
	.datad(\datamem|data_ram~2455_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2456_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2456 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1737 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1737 .is_wysiwyg = "true";
defparam \datamem|data_ram~1737 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1865 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1865 .is_wysiwyg = "true";
defparam \datamem|data_ram~1865 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1609 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1609 .is_wysiwyg = "true";
defparam \datamem|data_ram~1609 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2457 (
// Equation(s):
// \datamem|data_ram~2457_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1865_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1609_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1865_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1609_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2457_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2457 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2457 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1993 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1993 .is_wysiwyg = "true";
defparam \datamem|data_ram~1993 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2458 (
// Equation(s):
// \datamem|data_ram~2458_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2457_combout  & ((\datamem|data_ram~1993_q ))) # (!\datamem|data_ram~2457_combout  & (\datamem|data_ram~1737_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2457_combout 
// ))))

	.dataa(\datamem|data_ram~1737_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2457_combout ),
	.datad(\datamem|data_ram~1993_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2458_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2458 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1833 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1833 .is_wysiwyg = "true";
defparam \datamem|data_ram~1833 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1705 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1705 .is_wysiwyg = "true";
defparam \datamem|data_ram~1705 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1577 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1577 .is_wysiwyg = "true";
defparam \datamem|data_ram~1577 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2459 (
// Equation(s):
// \datamem|data_ram~2459_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1705_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1577_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1705_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1577_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2459_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2459 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1961 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1961 .is_wysiwyg = "true";
defparam \datamem|data_ram~1961 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2460 (
// Equation(s):
// \datamem|data_ram~2460_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2459_combout  & ((\datamem|data_ram~1961_q ))) # (!\datamem|data_ram~2459_combout  & (\datamem|data_ram~1833_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2459_combout 
// ))))

	.dataa(\datamem|data_ram~1833_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2459_combout ),
	.datad(\datamem|data_ram~1961_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2460_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2460 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2460 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1673 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1673 .is_wysiwyg = "true";
defparam \datamem|data_ram~1673 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1801 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1801 .is_wysiwyg = "true";
defparam \datamem|data_ram~1801 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1545 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1545 .is_wysiwyg = "true";
defparam \datamem|data_ram~1545 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2461 (
// Equation(s):
// \datamem|data_ram~2461_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1801_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1545_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1801_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1545_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2461_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2461 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1929 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1929 .is_wysiwyg = "true";
defparam \datamem|data_ram~1929 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2462 (
// Equation(s):
// \datamem|data_ram~2462_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2461_combout  & ((\datamem|data_ram~1929_q ))) # (!\datamem|data_ram~2461_combout  & (\datamem|data_ram~1673_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2461_combout 
// ))))

	.dataa(\datamem|data_ram~1673_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2461_combout ),
	.datad(\datamem|data_ram~1929_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2462_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2462 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2463 (
// Equation(s):
// \datamem|data_ram~2463_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2460_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2462_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2460_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2462_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2463_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2463 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1897 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1897 .is_wysiwyg = "true";
defparam \datamem|data_ram~1897 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1769 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1769 .is_wysiwyg = "true";
defparam \datamem|data_ram~1769 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1641 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1641 .is_wysiwyg = "true";
defparam \datamem|data_ram~1641 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2464 (
// Equation(s):
// \datamem|data_ram~2464_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1769_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1641_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1769_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1641_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2464_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2464 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2025 (
	.clk(\clk~input_o ),
	.d(\WriteData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2025 .is_wysiwyg = "true";
defparam \datamem|data_ram~2025 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2465 (
// Equation(s):
// \datamem|data_ram~2465_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2464_combout  & ((\datamem|data_ram~2025_q ))) # (!\datamem|data_ram~2464_combout  & (\datamem|data_ram~1897_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2464_combout 
// ))))

	.dataa(\datamem|data_ram~1897_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2464_combout ),
	.datad(\datamem|data_ram~2025_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2465_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2465 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2465 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2466 (
// Equation(s):
// \datamem|data_ram~2466_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2463_combout  & ((\datamem|data_ram~2465_combout ))) # (!\datamem|data_ram~2463_combout  & (\datamem|data_ram~2458_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2463_combout ))))

	.dataa(\datamem|data_ram~2458_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2463_combout ),
	.datad(\datamem|data_ram~2465_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2466_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2466 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2467 (
// Equation(s):
// \datamem|data_ram~2467_combout  = (\DataAdr~6_combout  & ((\datamem|data_ram~2456_combout  & ((\datamem|data_ram~2466_combout ))) # (!\datamem|data_ram~2456_combout  & (\datamem|data_ram~2435_combout )))) # (!\DataAdr~6_combout  & 
// (((\datamem|data_ram~2456_combout ))))

	.dataa(\datamem|data_ram~2435_combout ),
	.datab(\DataAdr~6_combout ),
	.datac(\datamem|data_ram~2456_combout ),
	.datad(\datamem|data_ram~2466_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2467_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2467 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[9]~20 (
// Equation(s):
// \rvcpu|dp|resultmux|y[9]~20_combout  = (\datamem|data_ram~2467_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[9]~14_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2467_combout  & 
// (((\rvcpu|dp|pcadd4|sum[9]~14_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2467_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[9]~14_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[9]~20 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[9]~22 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[9]~22_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[9]~9_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[9]~9_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[9]~22 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_WriteData[8]~input (
	.i(Ext_WriteData[8]),
	.ibar(gnd),
	.o(\Ext_WriteData[8]~input_o ));
// synopsys translate_off
defparam \Ext_WriteData[8]~input .bus_hold = "false";
defparam \Ext_WriteData[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~712 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~712 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~712 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~840 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~840 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~840 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~584 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~584 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1188 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1188_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~840_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~584_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~840_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~584_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1188_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1188 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~968 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~968 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1189 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1189_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1188_combout  & ((\rvcpu|dp|rf|reg_file_arr~968_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1188_combout  & (\rvcpu|dp|rf|reg_file_arr~712_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1188_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~712_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1188_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~968_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1189_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1189 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~808 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~808 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~808 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~680 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~680 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~680 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~552 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~552 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1190 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1190_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~680_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~552_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~680_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~552_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1190_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1190 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1190 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~936 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~936 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1191 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1191_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1190_combout  & ((\rvcpu|dp|rf|reg_file_arr~936_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1190_combout  & (\rvcpu|dp|rf|reg_file_arr~808_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1190_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~808_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1190_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~936_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1191_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1191 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~648 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~648 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~648 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~776 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~776 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~776 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~520 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~520 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1192 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1192_combout  = (\instrmem|instr_ram~16_combout  & (((\instrmem|instr_ram~14_combout )))) # (!\instrmem|instr_ram~16_combout  & ((\instrmem|instr_ram~14_combout  & (\rvcpu|dp|rf|reg_file_arr~776_q )) # 
// (!\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~520_q )))))

	.dataa(\instrmem|instr_ram~16_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~776_q ),
	.datac(\instrmem|instr_ram~14_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~520_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1192_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1192 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~904 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~904 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~904 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1193 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1193_combout  = (\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1192_combout  & ((\rvcpu|dp|rf|reg_file_arr~904_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1192_combout  & (\rvcpu|dp|rf|reg_file_arr~648_q )))) # 
// (!\instrmem|instr_ram~16_combout  & (((\rvcpu|dp|rf|reg_file_arr~1192_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~648_q ),
	.datab(\instrmem|instr_ram~16_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1192_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~904_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1193_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1193 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1194 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1194_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~1191_combout )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1193_combout )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1191_combout ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1193_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1194_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1194 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~872 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~872 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~872 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~744 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~744 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~744 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~616 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~616 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1195 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1195_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~744_q )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~616_q )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~744_q ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~616_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1195_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1195 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~1000 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1000 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~1000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1196 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1196_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1195_combout  & ((\rvcpu|dp|rf|reg_file_arr~1000_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1195_combout  & (\rvcpu|dp|rf|reg_file_arr~872_q )))) # 
// (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1195_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~872_q ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1195_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1000_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1196_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1196 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1197 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1197_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1194_combout  & ((\rvcpu|dp|rf|reg_file_arr~1196_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1194_combout  & (\rvcpu|dp|rf|reg_file_arr~1189_combout 
// )))) # (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1194_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1189_combout ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1194_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1196_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1197_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1197 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~328 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~328 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~328 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~296 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~296 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~296 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~264 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~264 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1198 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1198_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~296_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~264_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~296_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~264_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1198_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1198 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~360 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~360 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~360 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1199 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1199_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1198_combout  & ((\rvcpu|dp|rf|reg_file_arr~360_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1198_combout  & (\rvcpu|dp|rf|reg_file_arr~328_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1198_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~328_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1198_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~360_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1199_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1199 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~200 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~200 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~200 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~136 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~136 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1200 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1200_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~200_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~136_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~200_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~136_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1200_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1200 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~232 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~232 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~232 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1201 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1201_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1200_combout  & ((\rvcpu|dp|rf|reg_file_arr~232_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1200_combout  & (\rvcpu|dp|rf|reg_file_arr~168_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1200_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~168_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1200_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~232_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1201_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1201 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~72 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~72 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~72 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~40 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~40 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~40 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~8 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~8 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1202 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1202_combout  = (\instrmem|instr_ram~19_combout  & (((\instrmem|instr_ram~21_combout )))) # (!\instrmem|instr_ram~19_combout  & ((\instrmem|instr_ram~21_combout  & (\rvcpu|dp|rf|reg_file_arr~40_q )) # 
// (!\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~8_q )))))

	.dataa(\instrmem|instr_ram~19_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~40_q ),
	.datac(\instrmem|instr_ram~21_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~8_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1202_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1202 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~104 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~104 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~104 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1203 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1203_combout  = (\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~1202_combout  & ((\rvcpu|dp|rf|reg_file_arr~104_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1202_combout  & (\rvcpu|dp|rf|reg_file_arr~72_q )))) # 
// (!\instrmem|instr_ram~19_combout  & (((\rvcpu|dp|rf|reg_file_arr~1202_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~72_q ),
	.datab(\instrmem|instr_ram~19_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1202_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~104_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1203_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1203 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1204 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1204_combout  = (\instrmem|instr_ram~14_combout  & (((\instrmem|instr_ram~16_combout )))) # (!\instrmem|instr_ram~14_combout  & ((\instrmem|instr_ram~16_combout  & (\rvcpu|dp|rf|reg_file_arr~1201_combout )) # 
// (!\instrmem|instr_ram~16_combout  & ((\rvcpu|dp|rf|reg_file_arr~1203_combout )))))

	.dataa(\instrmem|instr_ram~14_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1201_combout ),
	.datac(\instrmem|instr_ram~16_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1203_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1204_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1204 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~424 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~424 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~424 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~456 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~456 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~456 .power_up = "low";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~392 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~392 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1205 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1205_combout  = (\instrmem|instr_ram~21_combout  & (((\instrmem|instr_ram~19_combout )))) # (!\instrmem|instr_ram~21_combout  & ((\instrmem|instr_ram~19_combout  & (\rvcpu|dp|rf|reg_file_arr~456_q )) # 
// (!\instrmem|instr_ram~19_combout  & ((\rvcpu|dp|rf|reg_file_arr~392_q )))))

	.dataa(\instrmem|instr_ram~21_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~456_q ),
	.datac(\instrmem|instr_ram~19_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~392_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1205_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1205 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~488 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~488 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~488 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1206 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1206_combout  = (\instrmem|instr_ram~21_combout  & ((\rvcpu|dp|rf|reg_file_arr~1205_combout  & ((\rvcpu|dp|rf|reg_file_arr~488_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1205_combout  & (\rvcpu|dp|rf|reg_file_arr~424_q )))) # 
// (!\instrmem|instr_ram~21_combout  & (((\rvcpu|dp|rf|reg_file_arr~1205_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~424_q ),
	.datab(\instrmem|instr_ram~21_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1205_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~488_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1206_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1206 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1207 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1207_combout  = (\instrmem|instr_ram~14_combout  & ((\rvcpu|dp|rf|reg_file_arr~1204_combout  & ((\rvcpu|dp|rf|reg_file_arr~1206_combout ))) # (!\rvcpu|dp|rf|reg_file_arr~1204_combout  & (\rvcpu|dp|rf|reg_file_arr~1199_combout 
// )))) # (!\instrmem|instr_ram~14_combout  & (((\rvcpu|dp|rf|reg_file_arr~1204_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1199_combout ),
	.datab(\instrmem|instr_ram~14_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1204_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1206_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1207_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1207 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data2[8]~8 (
// Equation(s):
// \rvcpu|dp|rf|rd_data2[8]~8_combout  = (!\rvcpu|dp|rf|Equal1~2_combout  & ((\instrmem|instr_ram~23_combout  & (\rvcpu|dp|rf|reg_file_arr~1197_combout )) # (!\instrmem|instr_ram~23_combout  & ((\rvcpu|dp|rf|reg_file_arr~1207_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1197_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1207_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|rf|Equal1~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data2[8]~8 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \WriteData~8 (
// Equation(s):
// \WriteData~8_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o  & (\Ext_WriteData[8]~input_o )) # (!\Ext_MemWrite~input_o  & ((\rvcpu|dp|rf|rd_data2[8]~8_combout ))))) # (!\reset~input_o  & (((\rvcpu|dp|rf|rd_data2[8]~8_combout ))))

	.dataa(\Ext_WriteData[8]~input_o ),
	.datab(\rvcpu|dp|rf|rd_data2[8]~8_combout ),
	.datac(\reset~input_o ),
	.datad(\Ext_MemWrite~input_o ),
	.cin(gnd),
	.combout(\WriteData~8_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData~8 .lut_mask = 16'hACCC;
defparam \WriteData~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1352 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1352 .is_wysiwyg = "true";
defparam \datamem|data_ram~1352 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1320 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1320 .is_wysiwyg = "true";
defparam \datamem|data_ram~1320 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1288 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1288 .is_wysiwyg = "true";
defparam \datamem|data_ram~1288 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2384 (
// Equation(s):
// \datamem|data_ram~2384_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1320_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1288_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1320_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1288_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2384_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2384 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2384 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1384 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1384 .is_wysiwyg = "true";
defparam \datamem|data_ram~1384 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2385 (
// Equation(s):
// \datamem|data_ram~2385_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2384_combout  & ((\datamem|data_ram~1384_q ))) # (!\datamem|data_ram~2384_combout  & (\datamem|data_ram~1352_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2384_combout 
// ))))

	.dataa(\datamem|data_ram~1352_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2384_combout ),
	.datad(\datamem|data_ram~1384_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2385_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2385 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1192 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1192 .is_wysiwyg = "true";
defparam \datamem|data_ram~1192 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1224 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1224 .is_wysiwyg = "true";
defparam \datamem|data_ram~1224 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1160 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1160 .is_wysiwyg = "true";
defparam \datamem|data_ram~1160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2386 (
// Equation(s):
// \datamem|data_ram~2386_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1224_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1160_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1224_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1160_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2386_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2386 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1256 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1256 .is_wysiwyg = "true";
defparam \datamem|data_ram~1256 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2387 (
// Equation(s):
// \datamem|data_ram~2387_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2386_combout  & ((\datamem|data_ram~1256_q ))) # (!\datamem|data_ram~2386_combout  & (\datamem|data_ram~1192_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2386_combout 
// ))))

	.dataa(\datamem|data_ram~1192_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2386_combout ),
	.datad(\datamem|data_ram~1256_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2387_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2387 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2387 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1096 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1096 .is_wysiwyg = "true";
defparam \datamem|data_ram~1096 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1064 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3411_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1064 .is_wysiwyg = "true";
defparam \datamem|data_ram~1064 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1032 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3413_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1032 .is_wysiwyg = "true";
defparam \datamem|data_ram~1032 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2388 (
// Equation(s):
// \datamem|data_ram~2388_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~1064_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~1032_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~1064_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~1032_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2388_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2388 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1128 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3415_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1128 .is_wysiwyg = "true";
defparam \datamem|data_ram~1128 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2389 (
// Equation(s):
// \datamem|data_ram~2389_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2388_combout  & ((\datamem|data_ram~1128_q ))) # (!\datamem|data_ram~2388_combout  & (\datamem|data_ram~1096_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2388_combout 
// ))))

	.dataa(\datamem|data_ram~1096_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2388_combout ),
	.datad(\datamem|data_ram~1128_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2389_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2389 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2390 (
// Equation(s):
// \datamem|data_ram~2390_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~2387_combout )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~2389_combout )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~2387_combout ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~2389_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2390_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2390 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2390 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1448 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1448 .is_wysiwyg = "true";
defparam \datamem|data_ram~1448 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1480 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1480 .is_wysiwyg = "true";
defparam \datamem|data_ram~1480 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1416 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1416 .is_wysiwyg = "true";
defparam \datamem|data_ram~1416 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2391 (
// Equation(s):
// \datamem|data_ram~2391_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~1480_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~1416_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~1480_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~1416_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2391_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2391 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1512 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1512 .is_wysiwyg = "true";
defparam \datamem|data_ram~1512 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2392 (
// Equation(s):
// \datamem|data_ram~2392_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2391_combout  & ((\datamem|data_ram~1512_q ))) # (!\datamem|data_ram~2391_combout  & (\datamem|data_ram~1448_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2391_combout 
// ))))

	.dataa(\datamem|data_ram~1448_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2391_combout ),
	.datad(\datamem|data_ram~1512_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2392_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2392 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2393 (
// Equation(s):
// \datamem|data_ram~2393_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2390_combout  & ((\datamem|data_ram~2392_combout ))) # (!\datamem|data_ram~2390_combout  & (\datamem|data_ram~2385_combout )))) # (!\DataAdr~5_combout  & 
// (((\datamem|data_ram~2390_combout ))))

	.dataa(\datamem|data_ram~2385_combout ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2390_combout ),
	.datad(\datamem|data_ram~2392_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2393_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2393 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~680 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~680 .is_wysiwyg = "true";
defparam \datamem|data_ram~680 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~808 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~808 .is_wysiwyg = "true";
defparam \datamem|data_ram~808 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~552 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~552 .is_wysiwyg = "true";
defparam \datamem|data_ram~552 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2394 (
// Equation(s):
// \datamem|data_ram~2394_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~808_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~552_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~808_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~552_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2394_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2394 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~936 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~936 .is_wysiwyg = "true";
defparam \datamem|data_ram~936 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2395 (
// Equation(s):
// \datamem|data_ram~2395_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2394_combout  & ((\datamem|data_ram~936_q ))) # (!\datamem|data_ram~2394_combout  & (\datamem|data_ram~680_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2394_combout ))))

	.dataa(\datamem|data_ram~680_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2394_combout ),
	.datad(\datamem|data_ram~936_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2395_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2395 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~840 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~840 .is_wysiwyg = "true";
defparam \datamem|data_ram~840 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~712 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~712 .is_wysiwyg = "true";
defparam \datamem|data_ram~712 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~584 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~584 .is_wysiwyg = "true";
defparam \datamem|data_ram~584 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2396 (
// Equation(s):
// \datamem|data_ram~2396_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~712_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~584_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~712_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~584_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2396_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2396 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~968 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~968 .is_wysiwyg = "true";
defparam \datamem|data_ram~968 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2397 (
// Equation(s):
// \datamem|data_ram~2397_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2396_combout  & ((\datamem|data_ram~968_q ))) # (!\datamem|data_ram~2396_combout  & (\datamem|data_ram~840_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2396_combout ))))

	.dataa(\datamem|data_ram~840_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2396_combout ),
	.datad(\datamem|data_ram~968_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2397_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2397 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2397 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~776 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~776 .is_wysiwyg = "true";
defparam \datamem|data_ram~776 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~648 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~648 .is_wysiwyg = "true";
defparam \datamem|data_ram~648 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~520 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~520 .is_wysiwyg = "true";
defparam \datamem|data_ram~520 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2398 (
// Equation(s):
// \datamem|data_ram~2398_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~648_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~520_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~648_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~520_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2398_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2398 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~904 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~904 .is_wysiwyg = "true";
defparam \datamem|data_ram~904 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2399 (
// Equation(s):
// \datamem|data_ram~2399_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2398_combout  & ((\datamem|data_ram~904_q ))) # (!\datamem|data_ram~2398_combout  & (\datamem|data_ram~776_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2398_combout ))))

	.dataa(\datamem|data_ram~776_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2398_combout ),
	.datad(\datamem|data_ram~904_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2399_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2399 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2399 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2400 (
// Equation(s):
// \datamem|data_ram~2400_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~2397_combout )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~2399_combout )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~2397_combout ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~2399_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2400_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2400 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2400 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~744 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~744 .is_wysiwyg = "true";
defparam \datamem|data_ram~744 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~872 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~872 .is_wysiwyg = "true";
defparam \datamem|data_ram~872 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~616 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~616 .is_wysiwyg = "true";
defparam \datamem|data_ram~616 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2401 (
// Equation(s):
// \datamem|data_ram~2401_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~872_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~616_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~872_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~616_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2401_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2401 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2401 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1000 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1000 .is_wysiwyg = "true";
defparam \datamem|data_ram~1000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2402 (
// Equation(s):
// \datamem|data_ram~2402_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2401_combout  & ((\datamem|data_ram~1000_q ))) # (!\datamem|data_ram~2401_combout  & (\datamem|data_ram~744_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2401_combout 
// ))))

	.dataa(\datamem|data_ram~744_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2401_combout ),
	.datad(\datamem|data_ram~1000_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2402_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2402 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2403 (
// Equation(s):
// \datamem|data_ram~2403_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2400_combout  & ((\datamem|data_ram~2402_combout ))) # (!\datamem|data_ram~2400_combout  & (\datamem|data_ram~2395_combout )))) # (!\DataAdr~2_combout  & 
// (((\datamem|data_ram~2400_combout ))))

	.dataa(\datamem|data_ram~2395_combout ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2400_combout ),
	.datad(\datamem|data_ram~2402_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2403_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2403 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~200 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~200 .is_wysiwyg = "true";
defparam \datamem|data_ram~200 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~168 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~168 .is_wysiwyg = "true";
defparam \datamem|data_ram~168 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~136 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~136 .is_wysiwyg = "true";
defparam \datamem|data_ram~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2404 (
// Equation(s):
// \datamem|data_ram~2404_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~168_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~136_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~168_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~136_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2404_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2404 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~232 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~232 .is_wysiwyg = "true";
defparam \datamem|data_ram~232 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2405 (
// Equation(s):
// \datamem|data_ram~2405_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2404_combout  & ((\datamem|data_ram~232_q ))) # (!\datamem|data_ram~2404_combout  & (\datamem|data_ram~200_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2404_combout ))))

	.dataa(\datamem|data_ram~200_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2404_combout ),
	.datad(\datamem|data_ram~232_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2405_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2405 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~296 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~296 .is_wysiwyg = "true";
defparam \datamem|data_ram~296 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~328 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~328 .is_wysiwyg = "true";
defparam \datamem|data_ram~328 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~264 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~264 .is_wysiwyg = "true";
defparam \datamem|data_ram~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2406 (
// Equation(s):
// \datamem|data_ram~2406_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~328_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~264_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~328_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~264_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2406_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2406 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~360 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~360 .is_wysiwyg = "true";
defparam \datamem|data_ram~360 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2407 (
// Equation(s):
// \datamem|data_ram~2407_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2406_combout  & ((\datamem|data_ram~360_q ))) # (!\datamem|data_ram~2406_combout  & (\datamem|data_ram~296_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2406_combout ))))

	.dataa(\datamem|data_ram~296_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2406_combout ),
	.datad(\datamem|data_ram~360_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2407_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2407 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2407 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~40 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~40 .is_wysiwyg = "true";
defparam \datamem|data_ram~40 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~72 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~72 .is_wysiwyg = "true";
defparam \datamem|data_ram~72 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~8 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~8 .is_wysiwyg = "true";
defparam \datamem|data_ram~8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2408 (
// Equation(s):
// \datamem|data_ram~2408_combout  = (\DataAdr~2_combout  & (((\DataAdr~3_combout )))) # (!\DataAdr~2_combout  & ((\DataAdr~3_combout  & (\datamem|data_ram~72_q )) # (!\DataAdr~3_combout  & ((\datamem|data_ram~8_q )))))

	.dataa(\DataAdr~2_combout ),
	.datab(\datamem|data_ram~72_q ),
	.datac(\DataAdr~3_combout ),
	.datad(\datamem|data_ram~8_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2408_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2408 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~104 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~104 .is_wysiwyg = "true";
defparam \datamem|data_ram~104 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2409 (
// Equation(s):
// \datamem|data_ram~2409_combout  = (\DataAdr~2_combout  & ((\datamem|data_ram~2408_combout  & ((\datamem|data_ram~104_q ))) # (!\datamem|data_ram~2408_combout  & (\datamem|data_ram~40_q )))) # (!\DataAdr~2_combout  & (((\datamem|data_ram~2408_combout ))))

	.dataa(\datamem|data_ram~40_q ),
	.datab(\DataAdr~2_combout ),
	.datac(\datamem|data_ram~2408_combout ),
	.datad(\datamem|data_ram~104_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2409_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2409 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2410 (
// Equation(s):
// \datamem|data_ram~2410_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~2407_combout )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~2409_combout )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~2407_combout ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~2409_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2410_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2410 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2410 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~456 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~456 .is_wysiwyg = "true";
defparam \datamem|data_ram~456 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~424 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~424 .is_wysiwyg = "true";
defparam \datamem|data_ram~424 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~392 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~392 .is_wysiwyg = "true";
defparam \datamem|data_ram~392 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2411 (
// Equation(s):
// \datamem|data_ram~2411_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~424_q )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~392_q )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~424_q ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~392_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2411_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2411 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~488 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~488 .is_wysiwyg = "true";
defparam \datamem|data_ram~488 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2412 (
// Equation(s):
// \datamem|data_ram~2412_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2411_combout  & ((\datamem|data_ram~488_q ))) # (!\datamem|data_ram~2411_combout  & (\datamem|data_ram~456_q )))) # (!\DataAdr~3_combout  & (((\datamem|data_ram~2411_combout ))))

	.dataa(\datamem|data_ram~456_q ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2411_combout ),
	.datad(\datamem|data_ram~488_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2412_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2412 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2413 (
// Equation(s):
// \datamem|data_ram~2413_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2410_combout  & ((\datamem|data_ram~2412_combout ))) # (!\datamem|data_ram~2410_combout  & (\datamem|data_ram~2405_combout )))) # (!\DataAdr~4_combout  & 
// (((\datamem|data_ram~2410_combout ))))

	.dataa(\datamem|data_ram~2405_combout ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2410_combout ),
	.datad(\datamem|data_ram~2412_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2413_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2413 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2414 (
// Equation(s):
// \datamem|data_ram~2414_combout  = (\DataAdr~7_combout  & (((\DataAdr~6_combout )))) # (!\DataAdr~7_combout  & ((\DataAdr~6_combout  & (\datamem|data_ram~2403_combout )) # (!\DataAdr~6_combout  & ((\datamem|data_ram~2413_combout )))))

	.dataa(\DataAdr~7_combout ),
	.datab(\datamem|data_ram~2403_combout ),
	.datac(\DataAdr~6_combout ),
	.datad(\datamem|data_ram~2413_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2414_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2414 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2414 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1736 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1736 .is_wysiwyg = "true";
defparam \datamem|data_ram~1736 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1864 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1864 .is_wysiwyg = "true";
defparam \datamem|data_ram~1864 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1608 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1608 .is_wysiwyg = "true";
defparam \datamem|data_ram~1608 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2415 (
// Equation(s):
// \datamem|data_ram~2415_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1864_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1608_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1864_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1608_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2415_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2415 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1992 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1992 .is_wysiwyg = "true";
defparam \datamem|data_ram~1992 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2416 (
// Equation(s):
// \datamem|data_ram~2416_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2415_combout  & ((\datamem|data_ram~1992_q ))) # (!\datamem|data_ram~2415_combout  & (\datamem|data_ram~1736_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2415_combout 
// ))))

	.dataa(\datamem|data_ram~1736_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2415_combout ),
	.datad(\datamem|data_ram~1992_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2416_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2416 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1832 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1832 .is_wysiwyg = "true";
defparam \datamem|data_ram~1832 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1704 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1704 .is_wysiwyg = "true";
defparam \datamem|data_ram~1704 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1576 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1576 .is_wysiwyg = "true";
defparam \datamem|data_ram~1576 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2417 (
// Equation(s):
// \datamem|data_ram~2417_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1704_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1576_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1704_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1576_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2417_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2417 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1960 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1960 .is_wysiwyg = "true";
defparam \datamem|data_ram~1960 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2418 (
// Equation(s):
// \datamem|data_ram~2418_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2417_combout  & ((\datamem|data_ram~1960_q ))) # (!\datamem|data_ram~2417_combout  & (\datamem|data_ram~1832_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2417_combout 
// ))))

	.dataa(\datamem|data_ram~1832_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2417_combout ),
	.datad(\datamem|data_ram~1960_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2418_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2418 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1672 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1672 .is_wysiwyg = "true";
defparam \datamem|data_ram~1672 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1800 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1800 .is_wysiwyg = "true";
defparam \datamem|data_ram~1800 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1544 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1544 .is_wysiwyg = "true";
defparam \datamem|data_ram~1544 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2419 (
// Equation(s):
// \datamem|data_ram~2419_combout  = (\DataAdr~4_combout  & (((\DataAdr~5_combout )))) # (!\DataAdr~4_combout  & ((\DataAdr~5_combout  & (\datamem|data_ram~1800_q )) # (!\DataAdr~5_combout  & ((\datamem|data_ram~1544_q )))))

	.dataa(\DataAdr~4_combout ),
	.datab(\datamem|data_ram~1800_q ),
	.datac(\DataAdr~5_combout ),
	.datad(\datamem|data_ram~1544_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2419_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2419 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1928 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1928 .is_wysiwyg = "true";
defparam \datamem|data_ram~1928 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2420 (
// Equation(s):
// \datamem|data_ram~2420_combout  = (\DataAdr~4_combout  & ((\datamem|data_ram~2419_combout  & ((\datamem|data_ram~1928_q ))) # (!\datamem|data_ram~2419_combout  & (\datamem|data_ram~1672_q )))) # (!\DataAdr~4_combout  & (((\datamem|data_ram~2419_combout 
// ))))

	.dataa(\datamem|data_ram~1672_q ),
	.datab(\DataAdr~4_combout ),
	.datac(\datamem|data_ram~2419_combout ),
	.datad(\datamem|data_ram~1928_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2420_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2420 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2421 (
// Equation(s):
// \datamem|data_ram~2421_combout  = (\DataAdr~3_combout  & (((\DataAdr~2_combout )))) # (!\DataAdr~3_combout  & ((\DataAdr~2_combout  & (\datamem|data_ram~2418_combout )) # (!\DataAdr~2_combout  & ((\datamem|data_ram~2420_combout )))))

	.dataa(\DataAdr~3_combout ),
	.datab(\datamem|data_ram~2418_combout ),
	.datac(\DataAdr~2_combout ),
	.datad(\datamem|data_ram~2420_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2421_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2421 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~1896 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1896 .is_wysiwyg = "true";
defparam \datamem|data_ram~1896 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1768 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1768 .is_wysiwyg = "true";
defparam \datamem|data_ram~1768 .power_up = "low";
// synopsys translate_on

dffeas \datamem|data_ram~1640 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~1640 .is_wysiwyg = "true";
defparam \datamem|data_ram~1640 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2422 (
// Equation(s):
// \datamem|data_ram~2422_combout  = (\DataAdr~5_combout  & (((\DataAdr~4_combout )))) # (!\DataAdr~5_combout  & ((\DataAdr~4_combout  & (\datamem|data_ram~1768_q )) # (!\DataAdr~4_combout  & ((\datamem|data_ram~1640_q )))))

	.dataa(\DataAdr~5_combout ),
	.datab(\datamem|data_ram~1768_q ),
	.datac(\DataAdr~4_combout ),
	.datad(\datamem|data_ram~1640_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2422_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2422 .lut_mask = 16'hE5E0;
defparam \datamem|data_ram~2422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datamem|data_ram~2024 (
	.clk(\clk~input_o ),
	.d(\WriteData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|data_ram~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|data_ram~2024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|data_ram~2024 .is_wysiwyg = "true";
defparam \datamem|data_ram~2024 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2423 (
// Equation(s):
// \datamem|data_ram~2423_combout  = (\DataAdr~5_combout  & ((\datamem|data_ram~2422_combout  & ((\datamem|data_ram~2024_q ))) # (!\datamem|data_ram~2422_combout  & (\datamem|data_ram~1896_q )))) # (!\DataAdr~5_combout  & (((\datamem|data_ram~2422_combout 
// ))))

	.dataa(\datamem|data_ram~1896_q ),
	.datab(\DataAdr~5_combout ),
	.datac(\datamem|data_ram~2422_combout ),
	.datad(\datamem|data_ram~2024_q ),
	.cin(gnd),
	.combout(\datamem|data_ram~2423_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2423 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2424 (
// Equation(s):
// \datamem|data_ram~2424_combout  = (\DataAdr~3_combout  & ((\datamem|data_ram~2421_combout  & ((\datamem|data_ram~2423_combout ))) # (!\datamem|data_ram~2421_combout  & (\datamem|data_ram~2416_combout )))) # (!\DataAdr~3_combout  & 
// (((\datamem|data_ram~2421_combout ))))

	.dataa(\datamem|data_ram~2416_combout ),
	.datab(\DataAdr~3_combout ),
	.datac(\datamem|data_ram~2421_combout ),
	.datad(\datamem|data_ram~2423_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2424_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2424 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datamem|data_ram~2425 (
// Equation(s):
// \datamem|data_ram~2425_combout  = (\DataAdr~7_combout  & ((\datamem|data_ram~2414_combout  & ((\datamem|data_ram~2424_combout ))) # (!\datamem|data_ram~2414_combout  & (\datamem|data_ram~2393_combout )))) # (!\DataAdr~7_combout  & 
// (((\datamem|data_ram~2414_combout ))))

	.dataa(\datamem|data_ram~2393_combout ),
	.datab(\DataAdr~7_combout ),
	.datac(\datamem|data_ram~2414_combout ),
	.datad(\datamem|data_ram~2424_combout ),
	.cin(gnd),
	.combout(\datamem|data_ram~2425_combout ),
	.cout());
// synopsys translate_off
defparam \datamem|data_ram~2425 .lut_mask = 16'hF838;
defparam \datamem|data_ram~2425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[8]~18 (
// Equation(s):
// \rvcpu|dp|resultmux|y[8]~18_combout  = (\datamem|data_ram~2425_combout  & ((\rvcpu|dp|resultmux|y[0]~0_combout ) # ((\rvcpu|dp|pcadd4|sum[8]~12_combout  & !\rvcpu|c|md|WideOr5~21_combout )))) # (!\datamem|data_ram~2425_combout  & 
// (((\rvcpu|dp|pcadd4|sum[8]~12_combout  & !\rvcpu|c|md|WideOr5~21_combout ))))

	.dataa(\datamem|data_ram~2425_combout ),
	.datab(\rvcpu|dp|resultmux|y[0]~0_combout ),
	.datac(\rvcpu|dp|pcadd4|sum[8]~12_combout ),
	.datad(\rvcpu|c|md|WideOr5~21_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[8]~18 .lut_mask = 16'h88F8;
defparam \rvcpu|dp|resultmux|y[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|srcbmux|y[8]~23 (
// Equation(s):
// \rvcpu|dp|srcbmux|y[8]~23_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[8]~8_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[8]~8_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|md|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|srcbmux|y[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|srcbmux|y[8]~23 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|srcbmux|y[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~16 (
// Equation(s):
// \rvcpu|dp|alu|Add1~16_combout  = ((\rvcpu|dp|rf|rd_data1[8]~23_combout  $ (\rvcpu|dp|srcbmux|y[8]~23_combout  $ (\rvcpu|dp|alu|Add1~15 )))) # (GND)
// \rvcpu|dp|alu|Add1~17  = CARRY((\rvcpu|dp|rf|rd_data1[8]~23_combout  & ((!\rvcpu|dp|alu|Add1~15 ) # (!\rvcpu|dp|srcbmux|y[8]~23_combout ))) # (!\rvcpu|dp|rf|rd_data1[8]~23_combout  & (!\rvcpu|dp|srcbmux|y[8]~23_combout  & !\rvcpu|dp|alu|Add1~15 )))

	.dataa(\rvcpu|dp|rf|rd_data1[8]~23_combout ),
	.datab(\rvcpu|dp|srcbmux|y[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~15 ),
	.combout(\rvcpu|dp|alu|Add1~16_combout ),
	.cout(\rvcpu|dp|alu|Add1~17 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~16 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~16 (
// Equation(s):
// \rvcpu|dp|alu|Add0~16_combout  = ((\rvcpu|dp|rf|rd_data1[8]~23_combout  $ (\rvcpu|dp|srcbmux|y[8]~23_combout  $ (!\rvcpu|dp|alu|Add0~15 )))) # (GND)
// \rvcpu|dp|alu|Add0~17  = CARRY((\rvcpu|dp|rf|rd_data1[8]~23_combout  & ((\rvcpu|dp|srcbmux|y[8]~23_combout ) # (!\rvcpu|dp|alu|Add0~15 ))) # (!\rvcpu|dp|rf|rd_data1[8]~23_combout  & (\rvcpu|dp|srcbmux|y[8]~23_combout  & !\rvcpu|dp|alu|Add0~15 )))

	.dataa(\rvcpu|dp|rf|rd_data1[8]~23_combout ),
	.datab(\rvcpu|dp|srcbmux|y[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~15 ),
	.combout(\rvcpu|dp|alu|Add0~16_combout ),
	.cout(\rvcpu|dp|alu|Add0~17 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~16 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux23~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux23~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~16_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~16_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~16_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux23~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux23~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux23~1_combout  = (\rvcpu|dp|rf|rd_data1[8]~23_combout  & ((\rvcpu|dp|alu|Mux23~0_combout ) # ((\rvcpu|dp|srcbmux|y[8]~23_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[8]~23_combout  & 
// (\rvcpu|dp|alu|Mux23~0_combout  & ((\rvcpu|dp|srcbmux|y[8]~23_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[8]~23_combout ),
	.datab(\rvcpu|dp|srcbmux|y[8]~23_combout ),
	.datac(\rvcpu|dp|alu|Mux23~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux23~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[8]~19 (
// Equation(s):
// \rvcpu|dp|resultmux|y[8]~19_combout  = (\rvcpu|dp|resultmux|y[8]~18_combout ) # ((\rvcpu|dp|alu|Mux23~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[8]~18_combout ),
	.datab(\rvcpu|dp|alu|Mux23~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[8]~19 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~168 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~168 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1760 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1760_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~200_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~136_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~200_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~136_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1760_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1760 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1760 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1761 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1761_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1760_combout  & ((\rvcpu|dp|rf|reg_file_arr~232_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1760_combout  & (\rvcpu|dp|rf|reg_file_arr~168_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1760_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~168_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1760_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~232_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1761_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1761 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1761 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1762 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1762_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~40_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~8_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~40_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~8_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1762_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1762 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1762 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1763 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1763_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1762_combout  & ((\rvcpu|dp|rf|reg_file_arr~104_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1762_combout  & (\rvcpu|dp|rf|reg_file_arr~72_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1762_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~72_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1762_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~104_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1763_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1763 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1763 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[8]~23 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[8]~23_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1761_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1763_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1761_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1763_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[8]~23 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~18 (
// Equation(s):
// \rvcpu|dp|alu|Add0~18_combout  = (\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((\rvcpu|dp|srcbmux|y[9]~22_combout  & (\rvcpu|dp|alu|Add0~17  & VCC)) # (!\rvcpu|dp|srcbmux|y[9]~22_combout  & (!\rvcpu|dp|alu|Add0~17 )))) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  
// & ((\rvcpu|dp|srcbmux|y[9]~22_combout  & (!\rvcpu|dp|alu|Add0~17 )) # (!\rvcpu|dp|srcbmux|y[9]~22_combout  & ((\rvcpu|dp|alu|Add0~17 ) # (GND)))))
// \rvcpu|dp|alu|Add0~19  = CARRY((\rvcpu|dp|rf|rd_data1[9]~22_combout  & (!\rvcpu|dp|srcbmux|y[9]~22_combout  & !\rvcpu|dp|alu|Add0~17 )) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((!\rvcpu|dp|alu|Add0~17 ) # (!\rvcpu|dp|srcbmux|y[9]~22_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[9]~22_combout ),
	.datab(\rvcpu|dp|srcbmux|y[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~17 ),
	.combout(\rvcpu|dp|alu|Add0~18_combout ),
	.cout(\rvcpu|dp|alu|Add0~19 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~18 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~18 (
// Equation(s):
// \rvcpu|dp|alu|Add1~18_combout  = (\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((\rvcpu|dp|srcbmux|y[9]~22_combout  & (!\rvcpu|dp|alu|Add1~17 )) # (!\rvcpu|dp|srcbmux|y[9]~22_combout  & (\rvcpu|dp|alu|Add1~17  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  
// & ((\rvcpu|dp|srcbmux|y[9]~22_combout  & ((\rvcpu|dp|alu|Add1~17 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[9]~22_combout  & (!\rvcpu|dp|alu|Add1~17 ))))
// \rvcpu|dp|alu|Add1~19  = CARRY((\rvcpu|dp|rf|rd_data1[9]~22_combout  & (\rvcpu|dp|srcbmux|y[9]~22_combout  & !\rvcpu|dp|alu|Add1~17 )) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((\rvcpu|dp|srcbmux|y[9]~22_combout ) # (!\rvcpu|dp|alu|Add1~17 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[9]~22_combout ),
	.datab(\rvcpu|dp|srcbmux|y[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~17 ),
	.combout(\rvcpu|dp|alu|Add1~18_combout ),
	.cout(\rvcpu|dp|alu|Add1~19 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~18 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux22~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux22~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[9]~9_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[9]~9_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux22~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux22~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux22~1_combout  = (\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux22~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux22~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[9]~22_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux22~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux22~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux22~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux22~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux22~1_combout  & ((\rvcpu|dp|alu|Add1~18_combout ))) # 
// (!\rvcpu|dp|alu|Mux22~1_combout  & (\rvcpu|dp|alu|Add0~18_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~18_combout ),
	.datab(\rvcpu|dp|alu|Add1~18_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux22~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[9]~21 (
// Equation(s):
// \rvcpu|dp|resultmux|y[9]~21_combout  = (\rvcpu|dp|resultmux|y[9]~20_combout ) # ((\rvcpu|dp|alu|Mux22~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[9]~20_combout ),
	.datab(\rvcpu|dp|alu|Mux22~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[9]~21 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~169 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~169 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1756 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1756_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~201_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~137_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~201_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~137_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1756_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1756 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1756 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1757 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1757_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1756_combout  & ((\rvcpu|dp|rf|reg_file_arr~233_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1756_combout  & (\rvcpu|dp|rf|reg_file_arr~169_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1756_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~169_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1756_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~233_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1757_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1757 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1757 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1758 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1758_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~41_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~9_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~41_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~9_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1758_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1758 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1758 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1759 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1759_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1758_combout  & ((\rvcpu|dp|rf|reg_file_arr~105_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1758_combout  & (\rvcpu|dp|rf|reg_file_arr~73_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1758_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~73_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1758_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~105_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1759_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1759 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1759 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[9]~22 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[9]~22_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1757_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1759_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1757_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1759_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[9]~22 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~20 (
// Equation(s):
// \rvcpu|dp|alu|Add1~20_combout  = ((\rvcpu|dp|rf|rd_data1[10]~21_combout  $ (\rvcpu|dp|srcbmux|y[10]~21_combout  $ (\rvcpu|dp|alu|Add1~19 )))) # (GND)
// \rvcpu|dp|alu|Add1~21  = CARRY((\rvcpu|dp|rf|rd_data1[10]~21_combout  & ((!\rvcpu|dp|alu|Add1~19 ) # (!\rvcpu|dp|srcbmux|y[10]~21_combout ))) # (!\rvcpu|dp|rf|rd_data1[10]~21_combout  & (!\rvcpu|dp|srcbmux|y[10]~21_combout  & !\rvcpu|dp|alu|Add1~19 )))

	.dataa(\rvcpu|dp|rf|rd_data1[10]~21_combout ),
	.datab(\rvcpu|dp|srcbmux|y[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~19 ),
	.combout(\rvcpu|dp|alu|Add1~20_combout ),
	.cout(\rvcpu|dp|alu|Add1~21 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~20 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~20 (
// Equation(s):
// \rvcpu|dp|alu|Add0~20_combout  = ((\rvcpu|dp|rf|rd_data1[10]~21_combout  $ (\rvcpu|dp|srcbmux|y[10]~21_combout  $ (!\rvcpu|dp|alu|Add0~19 )))) # (GND)
// \rvcpu|dp|alu|Add0~21  = CARRY((\rvcpu|dp|rf|rd_data1[10]~21_combout  & ((\rvcpu|dp|srcbmux|y[10]~21_combout ) # (!\rvcpu|dp|alu|Add0~19 ))) # (!\rvcpu|dp|rf|rd_data1[10]~21_combout  & (\rvcpu|dp|srcbmux|y[10]~21_combout  & !\rvcpu|dp|alu|Add0~19 )))

	.dataa(\rvcpu|dp|rf|rd_data1[10]~21_combout ),
	.datab(\rvcpu|dp|srcbmux|y[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~19 ),
	.combout(\rvcpu|dp|alu|Add0~20_combout ),
	.cout(\rvcpu|dp|alu|Add0~21 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~20 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux21~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux21~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~20_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~20_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~20_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux21~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux21~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux21~1_combout  = (\rvcpu|dp|rf|rd_data1[10]~21_combout  & ((\rvcpu|dp|alu|Mux21~0_combout ) # ((\rvcpu|dp|srcbmux|y[10]~21_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[10]~21_combout  & 
// (\rvcpu|dp|alu|Mux21~0_combout  & ((\rvcpu|dp|srcbmux|y[10]~21_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[10]~21_combout ),
	.datab(\rvcpu|dp|srcbmux|y[10]~21_combout ),
	.datac(\rvcpu|dp|alu|Mux21~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux21~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[10]~23 (
// Equation(s):
// \rvcpu|dp|resultmux|y[10]~23_combout  = (\rvcpu|dp|resultmux|y[10]~22_combout ) # ((\rvcpu|dp|alu|Mux21~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[10]~22_combout ),
	.datab(\rvcpu|dp|alu|Mux21~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[10]~23 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~170 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~170 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1752 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1752_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~202_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~138_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~202_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~138_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1752_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1752 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1752 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1753 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1753_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1752_combout  & ((\rvcpu|dp|rf|reg_file_arr~234_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1752_combout  & (\rvcpu|dp|rf|reg_file_arr~170_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1752_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~170_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1752_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~234_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1753_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1753 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1753 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1754 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1754_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~42_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~10_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~42_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~10_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1754_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1754 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1754 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1755 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1755_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1754_combout  & ((\rvcpu|dp|rf|reg_file_arr~106_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1754_combout  & (\rvcpu|dp|rf|reg_file_arr~74_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1754_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~74_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1754_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~106_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1755_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1755 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1755 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[10]~21 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[10]~21_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1753_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1755_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1753_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1755_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[10]~21 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~22 (
// Equation(s):
// \rvcpu|dp|alu|Add0~22_combout  = (\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|dp|srcbmux|y[11]~20_combout  & (\rvcpu|dp|alu|Add0~21  & VCC)) # (!\rvcpu|dp|srcbmux|y[11]~20_combout  & (!\rvcpu|dp|alu|Add0~21 )))) # 
// (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|dp|srcbmux|y[11]~20_combout  & (!\rvcpu|dp|alu|Add0~21 )) # (!\rvcpu|dp|srcbmux|y[11]~20_combout  & ((\rvcpu|dp|alu|Add0~21 ) # (GND)))))
// \rvcpu|dp|alu|Add0~23  = CARRY((\rvcpu|dp|rf|rd_data1[11]~20_combout  & (!\rvcpu|dp|srcbmux|y[11]~20_combout  & !\rvcpu|dp|alu|Add0~21 )) # (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((!\rvcpu|dp|alu|Add0~21 ) # (!\rvcpu|dp|srcbmux|y[11]~20_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[11]~20_combout ),
	.datab(\rvcpu|dp|srcbmux|y[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~21 ),
	.combout(\rvcpu|dp|alu|Add0~22_combout ),
	.cout(\rvcpu|dp|alu|Add0~23 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~22 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~22 (
// Equation(s):
// \rvcpu|dp|alu|Add1~22_combout  = (\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|dp|srcbmux|y[11]~20_combout  & (!\rvcpu|dp|alu|Add1~21 )) # (!\rvcpu|dp|srcbmux|y[11]~20_combout  & (\rvcpu|dp|alu|Add1~21  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|dp|srcbmux|y[11]~20_combout  & ((\rvcpu|dp|alu|Add1~21 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[11]~20_combout  & (!\rvcpu|dp|alu|Add1~21 ))))
// \rvcpu|dp|alu|Add1~23  = CARRY((\rvcpu|dp|rf|rd_data1[11]~20_combout  & (\rvcpu|dp|srcbmux|y[11]~20_combout  & !\rvcpu|dp|alu|Add1~21 )) # (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|dp|srcbmux|y[11]~20_combout ) # (!\rvcpu|dp|alu|Add1~21 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[11]~20_combout ),
	.datab(\rvcpu|dp|srcbmux|y[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~21 ),
	.combout(\rvcpu|dp|alu|Add1~22_combout ),
	.cout(\rvcpu|dp|alu|Add1~23 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~22 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux20~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux20~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[11]~11_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[11]~11_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux20~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux20~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux20~1_combout  = (\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux20~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux20~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[11]~20_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux20~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux20~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux20~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux20~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux20~1_combout  & ((\rvcpu|dp|alu|Add1~22_combout ))) # 
// (!\rvcpu|dp|alu|Mux20~1_combout  & (\rvcpu|dp|alu|Add0~22_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~22_combout ),
	.datab(\rvcpu|dp|alu|Add1~22_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux20~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux20~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[11]~25 (
// Equation(s):
// \rvcpu|dp|resultmux|y[11]~25_combout  = (\rvcpu|dp|resultmux|y[11]~24_combout ) # ((\rvcpu|dp|alu|Mux20~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[11]~24_combout ),
	.datab(\rvcpu|dp|alu|Mux20~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[11]~25 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~171 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~171 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1748 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1748_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~203_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~139_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~203_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~139_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1748_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1748 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1748 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1749 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1749_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1748_combout  & ((\rvcpu|dp|rf|reg_file_arr~235_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1748_combout  & (\rvcpu|dp|rf|reg_file_arr~171_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1748_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~171_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1748_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~235_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1749_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1749 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1749 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1750 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1750_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~43_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~11_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~43_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~11_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1750_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1750 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1750 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1751 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1751_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1750_combout  & ((\rvcpu|dp|rf|reg_file_arr~107_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1750_combout  & (\rvcpu|dp|rf|reg_file_arr~75_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1750_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~75_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1750_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~107_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1751_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1751 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1751 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[11]~20 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[11]~20_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1749_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1751_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1749_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1751_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[11]~20 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~24 (
// Equation(s):
// \rvcpu|dp|alu|Add1~24_combout  = ((\rvcpu|dp|rf|rd_data1[12]~19_combout  $ (\rvcpu|dp|srcbmux|y[12]~19_combout  $ (\rvcpu|dp|alu|Add1~23 )))) # (GND)
// \rvcpu|dp|alu|Add1~25  = CARRY((\rvcpu|dp|rf|rd_data1[12]~19_combout  & ((!\rvcpu|dp|alu|Add1~23 ) # (!\rvcpu|dp|srcbmux|y[12]~19_combout ))) # (!\rvcpu|dp|rf|rd_data1[12]~19_combout  & (!\rvcpu|dp|srcbmux|y[12]~19_combout  & !\rvcpu|dp|alu|Add1~23 )))

	.dataa(\rvcpu|dp|rf|rd_data1[12]~19_combout ),
	.datab(\rvcpu|dp|srcbmux|y[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~23 ),
	.combout(\rvcpu|dp|alu|Add1~24_combout ),
	.cout(\rvcpu|dp|alu|Add1~25 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~24 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~24 (
// Equation(s):
// \rvcpu|dp|alu|Add0~24_combout  = ((\rvcpu|dp|rf|rd_data1[12]~19_combout  $ (\rvcpu|dp|srcbmux|y[12]~19_combout  $ (!\rvcpu|dp|alu|Add0~23 )))) # (GND)
// \rvcpu|dp|alu|Add0~25  = CARRY((\rvcpu|dp|rf|rd_data1[12]~19_combout  & ((\rvcpu|dp|srcbmux|y[12]~19_combout ) # (!\rvcpu|dp|alu|Add0~23 ))) # (!\rvcpu|dp|rf|rd_data1[12]~19_combout  & (\rvcpu|dp|srcbmux|y[12]~19_combout  & !\rvcpu|dp|alu|Add0~23 )))

	.dataa(\rvcpu|dp|rf|rd_data1[12]~19_combout ),
	.datab(\rvcpu|dp|srcbmux|y[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~23 ),
	.combout(\rvcpu|dp|alu|Add0~24_combout ),
	.cout(\rvcpu|dp|alu|Add0~25 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~24 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux19~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux19~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~24_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~24_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~24_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux19~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux19~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux19~1_combout  = (\rvcpu|dp|rf|rd_data1[12]~19_combout  & ((\rvcpu|dp|alu|Mux19~0_combout ) # ((\rvcpu|dp|srcbmux|y[12]~19_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[12]~19_combout  & 
// (\rvcpu|dp|alu|Mux19~0_combout  & ((\rvcpu|dp|srcbmux|y[12]~19_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[12]~19_combout ),
	.datab(\rvcpu|dp|srcbmux|y[12]~19_combout ),
	.datac(\rvcpu|dp|alu|Mux19~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux19~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[12]~27 (
// Equation(s):
// \rvcpu|dp|resultmux|y[12]~27_combout  = (\rvcpu|dp|resultmux|y[12]~26_combout ) # ((\rvcpu|dp|alu|Mux19~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[12]~26_combout ),
	.datab(\rvcpu|dp|alu|Mux19~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[12]~27 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~172 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~172 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1744 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1744_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~204_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~140_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~204_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~140_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1744_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1744 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1744 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1745 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1745_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1744_combout  & ((\rvcpu|dp|rf|reg_file_arr~236_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1744_combout  & (\rvcpu|dp|rf|reg_file_arr~172_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1744_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~172_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1744_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~236_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1745_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1745 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1745 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1746 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1746_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~44_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~12_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~44_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~12_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1746_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1746 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1746 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1747 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1747_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1746_combout  & ((\rvcpu|dp|rf|reg_file_arr~108_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1746_combout  & (\rvcpu|dp|rf|reg_file_arr~76_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1746_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~76_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1746_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~108_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1747_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1747 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1747 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[12]~19 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[12]~19_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1745_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1747_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1745_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1747_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[12]~19 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~26 (
// Equation(s):
// \rvcpu|dp|alu|Add0~26_combout  = (\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|dp|srcbmux|y[13]~18_combout  & (\rvcpu|dp|alu|Add0~25  & VCC)) # (!\rvcpu|dp|srcbmux|y[13]~18_combout  & (!\rvcpu|dp|alu|Add0~25 )))) # 
// (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|dp|srcbmux|y[13]~18_combout  & (!\rvcpu|dp|alu|Add0~25 )) # (!\rvcpu|dp|srcbmux|y[13]~18_combout  & ((\rvcpu|dp|alu|Add0~25 ) # (GND)))))
// \rvcpu|dp|alu|Add0~27  = CARRY((\rvcpu|dp|rf|rd_data1[13]~18_combout  & (!\rvcpu|dp|srcbmux|y[13]~18_combout  & !\rvcpu|dp|alu|Add0~25 )) # (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((!\rvcpu|dp|alu|Add0~25 ) # (!\rvcpu|dp|srcbmux|y[13]~18_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[13]~18_combout ),
	.datab(\rvcpu|dp|srcbmux|y[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~25 ),
	.combout(\rvcpu|dp|alu|Add0~26_combout ),
	.cout(\rvcpu|dp|alu|Add0~27 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~26 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~26 (
// Equation(s):
// \rvcpu|dp|alu|Add1~26_combout  = (\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|dp|srcbmux|y[13]~18_combout  & (!\rvcpu|dp|alu|Add1~25 )) # (!\rvcpu|dp|srcbmux|y[13]~18_combout  & (\rvcpu|dp|alu|Add1~25  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|dp|srcbmux|y[13]~18_combout  & ((\rvcpu|dp|alu|Add1~25 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[13]~18_combout  & (!\rvcpu|dp|alu|Add1~25 ))))
// \rvcpu|dp|alu|Add1~27  = CARRY((\rvcpu|dp|rf|rd_data1[13]~18_combout  & (\rvcpu|dp|srcbmux|y[13]~18_combout  & !\rvcpu|dp|alu|Add1~25 )) # (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|dp|srcbmux|y[13]~18_combout ) # (!\rvcpu|dp|alu|Add1~25 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[13]~18_combout ),
	.datab(\rvcpu|dp|srcbmux|y[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~25 ),
	.combout(\rvcpu|dp|alu|Add1~26_combout ),
	.cout(\rvcpu|dp|alu|Add1~27 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~26 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux18~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux18~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[13]~4_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[13]~13_combout )))

	.dataa(\rvcpu|dp|ext|immext[13]~4_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[13]~13_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux18~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux18~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux18~1_combout  = (\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux18~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux18~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[13]~18_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux18~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux18~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux18~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux18~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux18~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux18~1_combout  & ((\rvcpu|dp|alu|Add1~26_combout ))) # 
// (!\rvcpu|dp|alu|Mux18~1_combout  & (\rvcpu|dp|alu|Add0~26_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~26_combout ),
	.datab(\rvcpu|dp|alu|Add1~26_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux18~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux18~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[13]~29 (
// Equation(s):
// \rvcpu|dp|resultmux|y[13]~29_combout  = (\rvcpu|dp|resultmux|y[13]~28_combout ) # ((\rvcpu|dp|alu|Mux18~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[13]~28_combout ),
	.datab(\rvcpu|dp|alu|Mux18~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[13]~29 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~173 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~173 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1740 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1740_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~205_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~141_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~205_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~141_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1740_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1740 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1740 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1741 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1741_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1740_combout  & ((\rvcpu|dp|rf|reg_file_arr~237_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1740_combout  & (\rvcpu|dp|rf|reg_file_arr~173_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1740_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~173_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1740_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~237_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1741_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1741 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1741 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1742 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1742_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~45_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~13_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~45_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~13_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1742_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1742 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1742 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1743 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1743_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1742_combout  & ((\rvcpu|dp|rf|reg_file_arr~109_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1742_combout  & (\rvcpu|dp|rf|reg_file_arr~77_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1742_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~77_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1742_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~109_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1743_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1743 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1743 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[13]~18 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[13]~18_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1741_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1743_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1741_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1743_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[13]~18 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~28 (
// Equation(s):
// \rvcpu|dp|alu|Add1~28_combout  = ((\rvcpu|dp|rf|rd_data1[14]~17_combout  $ (\rvcpu|dp|srcbmux|y[14]~17_combout  $ (\rvcpu|dp|alu|Add1~27 )))) # (GND)
// \rvcpu|dp|alu|Add1~29  = CARRY((\rvcpu|dp|rf|rd_data1[14]~17_combout  & ((!\rvcpu|dp|alu|Add1~27 ) # (!\rvcpu|dp|srcbmux|y[14]~17_combout ))) # (!\rvcpu|dp|rf|rd_data1[14]~17_combout  & (!\rvcpu|dp|srcbmux|y[14]~17_combout  & !\rvcpu|dp|alu|Add1~27 )))

	.dataa(\rvcpu|dp|rf|rd_data1[14]~17_combout ),
	.datab(\rvcpu|dp|srcbmux|y[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~27 ),
	.combout(\rvcpu|dp|alu|Add1~28_combout ),
	.cout(\rvcpu|dp|alu|Add1~29 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~28 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~28 (
// Equation(s):
// \rvcpu|dp|alu|Add0~28_combout  = ((\rvcpu|dp|rf|rd_data1[14]~17_combout  $ (\rvcpu|dp|srcbmux|y[14]~17_combout  $ (!\rvcpu|dp|alu|Add0~27 )))) # (GND)
// \rvcpu|dp|alu|Add0~29  = CARRY((\rvcpu|dp|rf|rd_data1[14]~17_combout  & ((\rvcpu|dp|srcbmux|y[14]~17_combout ) # (!\rvcpu|dp|alu|Add0~27 ))) # (!\rvcpu|dp|rf|rd_data1[14]~17_combout  & (\rvcpu|dp|srcbmux|y[14]~17_combout  & !\rvcpu|dp|alu|Add0~27 )))

	.dataa(\rvcpu|dp|rf|rd_data1[14]~17_combout ),
	.datab(\rvcpu|dp|srcbmux|y[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~27 ),
	.combout(\rvcpu|dp|alu|Add0~28_combout ),
	.cout(\rvcpu|dp|alu|Add0~29 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~28 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux17~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux17~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~28_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~28_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~28_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux17~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux17~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux17~1_combout  = (\rvcpu|dp|rf|rd_data1[14]~17_combout  & ((\rvcpu|dp|alu|Mux17~0_combout ) # ((\rvcpu|dp|srcbmux|y[14]~17_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[14]~17_combout  & 
// (\rvcpu|dp|alu|Mux17~0_combout  & ((\rvcpu|dp|srcbmux|y[14]~17_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[14]~17_combout ),
	.datab(\rvcpu|dp|srcbmux|y[14]~17_combout ),
	.datac(\rvcpu|dp|alu|Mux17~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux17~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[14]~31 (
// Equation(s):
// \rvcpu|dp|resultmux|y[14]~31_combout  = (\rvcpu|dp|resultmux|y[14]~30_combout ) # ((\rvcpu|dp|alu|Mux17~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[14]~30_combout ),
	.datab(\rvcpu|dp|alu|Mux17~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[14]~31 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~174 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~174 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1736 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1736_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~206_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~142_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~206_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~142_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1736_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1736 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1736 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1737 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1737_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1736_combout  & ((\rvcpu|dp|rf|reg_file_arr~238_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1736_combout  & (\rvcpu|dp|rf|reg_file_arr~174_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1736_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~174_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1736_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~238_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1737_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1737 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1737 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1738 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1738_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~46_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~14_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~46_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~14_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1738_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1738 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1738 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1739 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1739_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1738_combout  & ((\rvcpu|dp|rf|reg_file_arr~110_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1738_combout  & (\rvcpu|dp|rf|reg_file_arr~78_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1738_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~78_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1738_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~110_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1739_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1739 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1739 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[14]~17 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[14]~17_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1737_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1739_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1737_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1739_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[14]~17 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~30 (
// Equation(s):
// \rvcpu|dp|alu|Add0~30_combout  = (\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|dp|srcbmux|y[15]~16_combout  & (\rvcpu|dp|alu|Add0~29  & VCC)) # (!\rvcpu|dp|srcbmux|y[15]~16_combout  & (!\rvcpu|dp|alu|Add0~29 )))) # 
// (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|dp|srcbmux|y[15]~16_combout  & (!\rvcpu|dp|alu|Add0~29 )) # (!\rvcpu|dp|srcbmux|y[15]~16_combout  & ((\rvcpu|dp|alu|Add0~29 ) # (GND)))))
// \rvcpu|dp|alu|Add0~31  = CARRY((\rvcpu|dp|rf|rd_data1[15]~16_combout  & (!\rvcpu|dp|srcbmux|y[15]~16_combout  & !\rvcpu|dp|alu|Add0~29 )) # (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((!\rvcpu|dp|alu|Add0~29 ) # (!\rvcpu|dp|srcbmux|y[15]~16_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[15]~16_combout ),
	.datab(\rvcpu|dp|srcbmux|y[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~29 ),
	.combout(\rvcpu|dp|alu|Add0~30_combout ),
	.cout(\rvcpu|dp|alu|Add0~31 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~30 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~30 (
// Equation(s):
// \rvcpu|dp|alu|Add1~30_combout  = (\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|dp|srcbmux|y[15]~16_combout  & (!\rvcpu|dp|alu|Add1~29 )) # (!\rvcpu|dp|srcbmux|y[15]~16_combout  & (\rvcpu|dp|alu|Add1~29  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|dp|srcbmux|y[15]~16_combout  & ((\rvcpu|dp|alu|Add1~29 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[15]~16_combout  & (!\rvcpu|dp|alu|Add1~29 ))))
// \rvcpu|dp|alu|Add1~31  = CARRY((\rvcpu|dp|rf|rd_data1[15]~16_combout  & (\rvcpu|dp|srcbmux|y[15]~16_combout  & !\rvcpu|dp|alu|Add1~29 )) # (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|dp|srcbmux|y[15]~16_combout ) # (!\rvcpu|dp|alu|Add1~29 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[15]~16_combout ),
	.datab(\rvcpu|dp|srcbmux|y[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~29 ),
	.combout(\rvcpu|dp|alu|Add1~30_combout ),
	.cout(\rvcpu|dp|alu|Add1~31 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~30 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux16~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux16~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[15]~2_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[15]~15_combout )))

	.dataa(\rvcpu|dp|ext|immext[15]~2_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[15]~15_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux16~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux16~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux16~1_combout  = (\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux16~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux16~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[15]~16_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux16~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux16~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux16~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux16~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux16~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux16~1_combout  & ((\rvcpu|dp|alu|Add1~30_combout ))) # 
// (!\rvcpu|dp|alu|Mux16~1_combout  & (\rvcpu|dp|alu|Add0~30_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~30_combout ),
	.datab(\rvcpu|dp|alu|Add1~30_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux16~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux16~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[15]~33 (
// Equation(s):
// \rvcpu|dp|resultmux|y[15]~33_combout  = (\rvcpu|dp|resultmux|y[15]~32_combout ) # ((\rvcpu|dp|alu|Mux16~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[15]~32_combout ),
	.datab(\rvcpu|dp|alu|Mux16~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[15]~33 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~175 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~175 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1732 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1732_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~207_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~143_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~207_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~143_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1732_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1732 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1732 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1733 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1733_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1732_combout  & ((\rvcpu|dp|rf|reg_file_arr~239_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1732_combout  & (\rvcpu|dp|rf|reg_file_arr~175_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1732_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~175_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1732_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~239_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1733_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1733 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1733 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1734 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1734_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~47_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~15_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~47_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~15_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1734_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1734 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1734 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1735 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1735_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1734_combout  & ((\rvcpu|dp|rf|reg_file_arr~111_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1734_combout  & (\rvcpu|dp|rf|reg_file_arr~79_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1734_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~79_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1734_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~111_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1735_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1735 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1735 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[15]~16 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[15]~16_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1733_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1735_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1733_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1735_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[15]~16 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~32 (
// Equation(s):
// \rvcpu|dp|alu|Add1~32_combout  = ((\rvcpu|dp|rf|rd_data1[16]~15_combout  $ (\rvcpu|dp|srcbmux|y[16]~15_combout  $ (\rvcpu|dp|alu|Add1~31 )))) # (GND)
// \rvcpu|dp|alu|Add1~33  = CARRY((\rvcpu|dp|rf|rd_data1[16]~15_combout  & ((!\rvcpu|dp|alu|Add1~31 ) # (!\rvcpu|dp|srcbmux|y[16]~15_combout ))) # (!\rvcpu|dp|rf|rd_data1[16]~15_combout  & (!\rvcpu|dp|srcbmux|y[16]~15_combout  & !\rvcpu|dp|alu|Add1~31 )))

	.dataa(\rvcpu|dp|rf|rd_data1[16]~15_combout ),
	.datab(\rvcpu|dp|srcbmux|y[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~31 ),
	.combout(\rvcpu|dp|alu|Add1~32_combout ),
	.cout(\rvcpu|dp|alu|Add1~33 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~32 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~32 (
// Equation(s):
// \rvcpu|dp|alu|Add0~32_combout  = ((\rvcpu|dp|rf|rd_data1[16]~15_combout  $ (\rvcpu|dp|srcbmux|y[16]~15_combout  $ (!\rvcpu|dp|alu|Add0~31 )))) # (GND)
// \rvcpu|dp|alu|Add0~33  = CARRY((\rvcpu|dp|rf|rd_data1[16]~15_combout  & ((\rvcpu|dp|srcbmux|y[16]~15_combout ) # (!\rvcpu|dp|alu|Add0~31 ))) # (!\rvcpu|dp|rf|rd_data1[16]~15_combout  & (\rvcpu|dp|srcbmux|y[16]~15_combout  & !\rvcpu|dp|alu|Add0~31 )))

	.dataa(\rvcpu|dp|rf|rd_data1[16]~15_combout ),
	.datab(\rvcpu|dp|srcbmux|y[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~31 ),
	.combout(\rvcpu|dp|alu|Add0~32_combout ),
	.cout(\rvcpu|dp|alu|Add0~33 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~32 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux15~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux15~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~32_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~32_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~32_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux15~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux15~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux15~1_combout  = (\rvcpu|dp|rf|rd_data1[16]~15_combout  & ((\rvcpu|dp|alu|Mux15~0_combout ) # ((\rvcpu|dp|srcbmux|y[16]~15_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[16]~15_combout  & 
// (\rvcpu|dp|alu|Mux15~0_combout  & ((\rvcpu|dp|srcbmux|y[16]~15_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[16]~15_combout ),
	.datab(\rvcpu|dp|srcbmux|y[16]~15_combout ),
	.datac(\rvcpu|dp|alu|Mux15~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux15~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[16]~35 (
// Equation(s):
// \rvcpu|dp|resultmux|y[16]~35_combout  = (\rvcpu|dp|resultmux|y[16]~34_combout ) # ((\rvcpu|dp|alu|Mux15~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[16]~34_combout ),
	.datab(\rvcpu|dp|alu|Mux15~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[16]~35 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~176 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~176 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1728 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1728_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~208_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~144_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~208_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~144_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1728_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1728 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1728 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1729 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1729_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1728_combout  & ((\rvcpu|dp|rf|reg_file_arr~240_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1728_combout  & (\rvcpu|dp|rf|reg_file_arr~176_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1728_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~176_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1728_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~240_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1729_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1729 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1729 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1730 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1730_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~48_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~16_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~48_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~16_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1730_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1730 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1730 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1731 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1731_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1730_combout  & ((\rvcpu|dp|rf|reg_file_arr~112_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1730_combout  & (\rvcpu|dp|rf|reg_file_arr~80_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1730_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~80_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1730_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~112_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1731_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1731 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1731 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[16]~15 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[16]~15_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1729_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1731_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1729_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1731_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[16]~15 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~34 (
// Equation(s):
// \rvcpu|dp|alu|Add0~34_combout  = (\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|dp|srcbmux|y[17]~14_combout  & (\rvcpu|dp|alu|Add0~33  & VCC)) # (!\rvcpu|dp|srcbmux|y[17]~14_combout  & (!\rvcpu|dp|alu|Add0~33 )))) # 
// (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|dp|srcbmux|y[17]~14_combout  & (!\rvcpu|dp|alu|Add0~33 )) # (!\rvcpu|dp|srcbmux|y[17]~14_combout  & ((\rvcpu|dp|alu|Add0~33 ) # (GND)))))
// \rvcpu|dp|alu|Add0~35  = CARRY((\rvcpu|dp|rf|rd_data1[17]~14_combout  & (!\rvcpu|dp|srcbmux|y[17]~14_combout  & !\rvcpu|dp|alu|Add0~33 )) # (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((!\rvcpu|dp|alu|Add0~33 ) # (!\rvcpu|dp|srcbmux|y[17]~14_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[17]~14_combout ),
	.datab(\rvcpu|dp|srcbmux|y[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~33 ),
	.combout(\rvcpu|dp|alu|Add0~34_combout ),
	.cout(\rvcpu|dp|alu|Add0~35 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~34 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~34 (
// Equation(s):
// \rvcpu|dp|alu|Add1~34_combout  = (\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|dp|srcbmux|y[17]~14_combout  & (!\rvcpu|dp|alu|Add1~33 )) # (!\rvcpu|dp|srcbmux|y[17]~14_combout  & (\rvcpu|dp|alu|Add1~33  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|dp|srcbmux|y[17]~14_combout  & ((\rvcpu|dp|alu|Add1~33 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[17]~14_combout  & (!\rvcpu|dp|alu|Add1~33 ))))
// \rvcpu|dp|alu|Add1~35  = CARRY((\rvcpu|dp|rf|rd_data1[17]~14_combout  & (\rvcpu|dp|srcbmux|y[17]~14_combout  & !\rvcpu|dp|alu|Add1~33 )) # (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|dp|srcbmux|y[17]~14_combout ) # (!\rvcpu|dp|alu|Add1~33 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[17]~14_combout ),
	.datab(\rvcpu|dp|srcbmux|y[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~33 ),
	.combout(\rvcpu|dp|alu|Add1~34_combout ),
	.cout(\rvcpu|dp|alu|Add1~35 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~34 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux14~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux14~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\rvcpu|dp|ext|immext[17]~0_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[17]~17_combout )))

	.dataa(\rvcpu|dp|ext|immext[17]~0_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[17]~17_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux14~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux14~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux14~1_combout  = (\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux14~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux14~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[17]~14_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux14~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux14~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux14~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux14~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux14~1_combout  & ((\rvcpu|dp|alu|Add1~34_combout ))) # 
// (!\rvcpu|dp|alu|Mux14~1_combout  & (\rvcpu|dp|alu|Add0~34_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~34_combout ),
	.datab(\rvcpu|dp|alu|Add1~34_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux14~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[17]~37 (
// Equation(s):
// \rvcpu|dp|resultmux|y[17]~37_combout  = (\rvcpu|dp|resultmux|y[17]~36_combout ) # ((\rvcpu|dp|alu|Mux14~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[17]~36_combout ),
	.datab(\rvcpu|dp|alu|Mux14~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[17]~37 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~177 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~177 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1724 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1724_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~209_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~145_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~209_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~145_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1724_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1724 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1724 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1725 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1725_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1724_combout  & ((\rvcpu|dp|rf|reg_file_arr~241_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1724_combout  & (\rvcpu|dp|rf|reg_file_arr~177_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1724_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~177_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1724_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~241_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1725_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1725 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1725 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1726 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1726_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~49_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~17_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~49_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~17_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1726_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1726 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1726 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1727 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1727_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1726_combout  & ((\rvcpu|dp|rf|reg_file_arr~113_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1726_combout  & (\rvcpu|dp|rf|reg_file_arr~81_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1726_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~81_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1726_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~113_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1727_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1727 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1727 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[17]~14 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[17]~14_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1725_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1727_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1725_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1727_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[17]~14 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~36 (
// Equation(s):
// \rvcpu|dp|alu|Add1~36_combout  = ((\rvcpu|dp|rf|rd_data1[18]~13_combout  $ (\rvcpu|dp|srcbmux|y[18]~13_combout  $ (\rvcpu|dp|alu|Add1~35 )))) # (GND)
// \rvcpu|dp|alu|Add1~37  = CARRY((\rvcpu|dp|rf|rd_data1[18]~13_combout  & ((!\rvcpu|dp|alu|Add1~35 ) # (!\rvcpu|dp|srcbmux|y[18]~13_combout ))) # (!\rvcpu|dp|rf|rd_data1[18]~13_combout  & (!\rvcpu|dp|srcbmux|y[18]~13_combout  & !\rvcpu|dp|alu|Add1~35 )))

	.dataa(\rvcpu|dp|rf|rd_data1[18]~13_combout ),
	.datab(\rvcpu|dp|srcbmux|y[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~35 ),
	.combout(\rvcpu|dp|alu|Add1~36_combout ),
	.cout(\rvcpu|dp|alu|Add1~37 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~36 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~36 (
// Equation(s):
// \rvcpu|dp|alu|Add0~36_combout  = ((\rvcpu|dp|rf|rd_data1[18]~13_combout  $ (\rvcpu|dp|srcbmux|y[18]~13_combout  $ (!\rvcpu|dp|alu|Add0~35 )))) # (GND)
// \rvcpu|dp|alu|Add0~37  = CARRY((\rvcpu|dp|rf|rd_data1[18]~13_combout  & ((\rvcpu|dp|srcbmux|y[18]~13_combout ) # (!\rvcpu|dp|alu|Add0~35 ))) # (!\rvcpu|dp|rf|rd_data1[18]~13_combout  & (\rvcpu|dp|srcbmux|y[18]~13_combout  & !\rvcpu|dp|alu|Add0~35 )))

	.dataa(\rvcpu|dp|rf|rd_data1[18]~13_combout ),
	.datab(\rvcpu|dp|srcbmux|y[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~35 ),
	.combout(\rvcpu|dp|alu|Add0~36_combout ),
	.cout(\rvcpu|dp|alu|Add0~37 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~36 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux13~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux13~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~36_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~36_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~36_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux13~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux13~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux13~1_combout  = (\rvcpu|dp|rf|rd_data1[18]~13_combout  & ((\rvcpu|dp|alu|Mux13~0_combout ) # ((\rvcpu|dp|srcbmux|y[18]~13_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[18]~13_combout  & 
// (\rvcpu|dp|alu|Mux13~0_combout  & ((\rvcpu|dp|srcbmux|y[18]~13_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[18]~13_combout ),
	.datab(\rvcpu|dp|srcbmux|y[18]~13_combout ),
	.datac(\rvcpu|dp|alu|Mux13~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux13~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[18]~39 (
// Equation(s):
// \rvcpu|dp|resultmux|y[18]~39_combout  = (\rvcpu|dp|resultmux|y[18]~38_combout ) # ((\rvcpu|dp|alu|Mux13~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[18]~38_combout ),
	.datab(\rvcpu|dp|alu|Mux13~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[18]~39 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~178 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~178 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1720 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1720_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~210_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~146_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~210_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~146_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1720_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1720 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1720 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1721 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1721_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1720_combout  & ((\rvcpu|dp|rf|reg_file_arr~242_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1720_combout  & (\rvcpu|dp|rf|reg_file_arr~178_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1720_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~178_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1720_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~242_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1721_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1721 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1721 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1722 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1722_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~50_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~18_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~50_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~18_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1722_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1722 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1722 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1723 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1723_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1722_combout  & ((\rvcpu|dp|rf|reg_file_arr~114_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1722_combout  & (\rvcpu|dp|rf|reg_file_arr~82_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1722_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~82_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1722_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~114_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1723_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1723 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1723 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[18]~13 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[18]~13_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1721_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1723_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1721_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1723_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[18]~13 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~38 (
// Equation(s):
// \rvcpu|dp|alu|Add0~38_combout  = (\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|dp|srcbmux|y[19]~12_combout  & (\rvcpu|dp|alu|Add0~37  & VCC)) # (!\rvcpu|dp|srcbmux|y[19]~12_combout  & (!\rvcpu|dp|alu|Add0~37 )))) # 
// (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|dp|srcbmux|y[19]~12_combout  & (!\rvcpu|dp|alu|Add0~37 )) # (!\rvcpu|dp|srcbmux|y[19]~12_combout  & ((\rvcpu|dp|alu|Add0~37 ) # (GND)))))
// \rvcpu|dp|alu|Add0~39  = CARRY((\rvcpu|dp|rf|rd_data1[19]~12_combout  & (!\rvcpu|dp|srcbmux|y[19]~12_combout  & !\rvcpu|dp|alu|Add0~37 )) # (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((!\rvcpu|dp|alu|Add0~37 ) # (!\rvcpu|dp|srcbmux|y[19]~12_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[19]~12_combout ),
	.datab(\rvcpu|dp|srcbmux|y[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~37 ),
	.combout(\rvcpu|dp|alu|Add0~38_combout ),
	.cout(\rvcpu|dp|alu|Add0~39 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~38 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~38 (
// Equation(s):
// \rvcpu|dp|alu|Add1~38_combout  = (\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|dp|srcbmux|y[19]~12_combout  & (!\rvcpu|dp|alu|Add1~37 )) # (!\rvcpu|dp|srcbmux|y[19]~12_combout  & (\rvcpu|dp|alu|Add1~37  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|dp|srcbmux|y[19]~12_combout  & ((\rvcpu|dp|alu|Add1~37 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[19]~12_combout  & (!\rvcpu|dp|alu|Add1~37 ))))
// \rvcpu|dp|alu|Add1~39  = CARRY((\rvcpu|dp|rf|rd_data1[19]~12_combout  & (\rvcpu|dp|srcbmux|y[19]~12_combout  & !\rvcpu|dp|alu|Add1~37 )) # (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|dp|srcbmux|y[19]~12_combout ) # (!\rvcpu|dp|alu|Add1~37 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[19]~12_combout ),
	.datab(\rvcpu|dp|srcbmux|y[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~37 ),
	.combout(\rvcpu|dp|alu|Add1~38_combout ),
	.cout(\rvcpu|dp|alu|Add1~39 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~38 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux12~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux12~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[19]~19_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[19]~19_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux12~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux12~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux12~1_combout  = (\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|c|ad|ALUControl[1]~3_combout  & \rvcpu|dp|alu|Mux12~0_combout )))) # (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Mux12~0_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[19]~12_combout ),
	.datab(\rvcpu|c|ad|Selector0~14_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux12~1 .lut_mask = 16'hEC8C;
defparam \rvcpu|dp|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux12~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux12~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux12~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux12~1_combout  & ((\rvcpu|dp|alu|Add1~38_combout ))) # 
// (!\rvcpu|dp|alu|Mux12~1_combout  & (\rvcpu|dp|alu|Add0~38_combout ))))

	.dataa(\rvcpu|dp|alu|Add0~38_combout ),
	.datab(\rvcpu|dp|alu|Add1~38_combout ),
	.datac(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datad(\rvcpu|dp|alu|Mux12~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux12~2 .lut_mask = 16'hFC0A;
defparam \rvcpu|dp|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[19]~41 (
// Equation(s):
// \rvcpu|dp|resultmux|y[19]~41_combout  = (\rvcpu|dp|resultmux|y[19]~40_combout ) # ((\rvcpu|dp|alu|Mux12~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[19]~40_combout ),
	.datab(\rvcpu|dp|alu|Mux12~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[19]~41 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~179 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~179 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1716 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1716_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~211_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~147_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~211_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~147_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1716_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1716 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1716 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1717 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1717_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1716_combout  & ((\rvcpu|dp|rf|reg_file_arr~243_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1716_combout  & (\rvcpu|dp|rf|reg_file_arr~179_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1716_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~179_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1716_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~243_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1717_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1717 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1717 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1718 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1718_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~51_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~19_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~51_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~19_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1718_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1718 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1718 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1719 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1719_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1718_combout  & ((\rvcpu|dp|rf|reg_file_arr~115_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1718_combout  & (\rvcpu|dp|rf|reg_file_arr~83_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1718_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~83_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1718_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~115_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1719_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1719 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1719 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[19]~12 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[19]~12_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1717_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1719_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1717_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1719_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[19]~12 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~40 (
// Equation(s):
// \rvcpu|dp|alu|Add1~40_combout  = ((\rvcpu|dp|rf|rd_data1[20]~11_combout  $ (\rvcpu|dp|srcbmux|y[20]~11_combout  $ (\rvcpu|dp|alu|Add1~39 )))) # (GND)
// \rvcpu|dp|alu|Add1~41  = CARRY((\rvcpu|dp|rf|rd_data1[20]~11_combout  & ((!\rvcpu|dp|alu|Add1~39 ) # (!\rvcpu|dp|srcbmux|y[20]~11_combout ))) # (!\rvcpu|dp|rf|rd_data1[20]~11_combout  & (!\rvcpu|dp|srcbmux|y[20]~11_combout  & !\rvcpu|dp|alu|Add1~39 )))

	.dataa(\rvcpu|dp|rf|rd_data1[20]~11_combout ),
	.datab(\rvcpu|dp|srcbmux|y[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~39 ),
	.combout(\rvcpu|dp|alu|Add1~40_combout ),
	.cout(\rvcpu|dp|alu|Add1~41 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~40 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~40 (
// Equation(s):
// \rvcpu|dp|alu|Add0~40_combout  = ((\rvcpu|dp|rf|rd_data1[20]~11_combout  $ (\rvcpu|dp|srcbmux|y[20]~11_combout  $ (!\rvcpu|dp|alu|Add0~39 )))) # (GND)
// \rvcpu|dp|alu|Add0~41  = CARRY((\rvcpu|dp|rf|rd_data1[20]~11_combout  & ((\rvcpu|dp|srcbmux|y[20]~11_combout ) # (!\rvcpu|dp|alu|Add0~39 ))) # (!\rvcpu|dp|rf|rd_data1[20]~11_combout  & (\rvcpu|dp|srcbmux|y[20]~11_combout  & !\rvcpu|dp|alu|Add0~39 )))

	.dataa(\rvcpu|dp|rf|rd_data1[20]~11_combout ),
	.datab(\rvcpu|dp|srcbmux|y[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~39 ),
	.combout(\rvcpu|dp|alu|Add0~40_combout ),
	.cout(\rvcpu|dp|alu|Add0~41 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~40 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux11~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux11~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~40_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~40_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~40_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux11~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux11~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux11~1_combout  = (\rvcpu|dp|rf|rd_data1[20]~11_combout  & ((\rvcpu|dp|alu|Mux11~0_combout ) # ((\rvcpu|dp|srcbmux|y[20]~11_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[20]~11_combout  & 
// (\rvcpu|dp|alu|Mux11~0_combout  & ((\rvcpu|dp|srcbmux|y[20]~11_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[20]~11_combout ),
	.datab(\rvcpu|dp|srcbmux|y[20]~11_combout ),
	.datac(\rvcpu|dp|alu|Mux11~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux11~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[20]~43 (
// Equation(s):
// \rvcpu|dp|resultmux|y[20]~43_combout  = (\rvcpu|dp|resultmux|y[20]~42_combout ) # ((\rvcpu|dp|alu|Mux11~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[20]~42_combout ),
	.datab(\rvcpu|dp|alu|Mux11~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[20]~43 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~180 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~180 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1712 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1712_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~212_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~148_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~212_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~148_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1712_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1712 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1712 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1713 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1713_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1712_combout  & ((\rvcpu|dp|rf|reg_file_arr~244_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1712_combout  & (\rvcpu|dp|rf|reg_file_arr~180_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1712_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~180_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1712_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~244_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1713_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1713 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1713 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1714 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1714_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~52_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~20_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~52_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~20_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1714_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1714 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1714 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1715 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1715_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1714_combout  & ((\rvcpu|dp|rf|reg_file_arr~116_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1714_combout  & (\rvcpu|dp|rf|reg_file_arr~84_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1714_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~84_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1714_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~116_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1715_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1715 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1715 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[20]~11 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[20]~11_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1713_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1715_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1713_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1715_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[20]~11 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~42 (
// Equation(s):
// \rvcpu|dp|alu|Add1~42_combout  = (\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((\rvcpu|dp|srcbmux|y[21]~10_combout  & (!\rvcpu|dp|alu|Add1~41 )) # (!\rvcpu|dp|srcbmux|y[21]~10_combout  & (\rvcpu|dp|alu|Add1~41  & VCC)))) # 
// (!\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((\rvcpu|dp|srcbmux|y[21]~10_combout  & ((\rvcpu|dp|alu|Add1~41 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[21]~10_combout  & (!\rvcpu|dp|alu|Add1~41 ))))
// \rvcpu|dp|alu|Add1~43  = CARRY((\rvcpu|dp|rf|rd_data1[21]~10_combout  & (\rvcpu|dp|srcbmux|y[21]~10_combout  & !\rvcpu|dp|alu|Add1~41 )) # (!\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((\rvcpu|dp|srcbmux|y[21]~10_combout ) # (!\rvcpu|dp|alu|Add1~41 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[21]~10_combout ),
	.datab(\rvcpu|dp|srcbmux|y[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~41 ),
	.combout(\rvcpu|dp|alu|Add1~42_combout ),
	.cout(\rvcpu|dp|alu|Add1~43 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~42 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~42 (
// Equation(s):
// \rvcpu|dp|alu|Add0~42_combout  = (\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((\rvcpu|dp|srcbmux|y[21]~10_combout  & (\rvcpu|dp|alu|Add0~41  & VCC)) # (!\rvcpu|dp|srcbmux|y[21]~10_combout  & (!\rvcpu|dp|alu|Add0~41 )))) # 
// (!\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((\rvcpu|dp|srcbmux|y[21]~10_combout  & (!\rvcpu|dp|alu|Add0~41 )) # (!\rvcpu|dp|srcbmux|y[21]~10_combout  & ((\rvcpu|dp|alu|Add0~41 ) # (GND)))))
// \rvcpu|dp|alu|Add0~43  = CARRY((\rvcpu|dp|rf|rd_data1[21]~10_combout  & (!\rvcpu|dp|srcbmux|y[21]~10_combout  & !\rvcpu|dp|alu|Add0~41 )) # (!\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((!\rvcpu|dp|alu|Add0~41 ) # (!\rvcpu|dp|srcbmux|y[21]~10_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[21]~10_combout ),
	.datab(\rvcpu|dp|srcbmux|y[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~41 ),
	.combout(\rvcpu|dp|alu|Add0~42_combout ),
	.cout(\rvcpu|dp|alu|Add0~43 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~42 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux10~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux10~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[21]~21_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[21]~21_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux10~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux10~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux10~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|rf|rd_data1[21]~10_combout ) # (\rvcpu|dp|alu|Mux10~0_combout )))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (((\rvcpu|dp|rf|rd_data1[21]~10_combout  & \rvcpu|dp|alu|Mux10~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[21]~10_combout ),
	.datad(\rvcpu|dp|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux10~1 .lut_mask = 16'hD991;
defparam \rvcpu|dp|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux10~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux10~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux10~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux10~1_combout  & ((\rvcpu|dp|alu|Add0~42_combout ))) # 
// (!\rvcpu|dp|alu|Mux10~1_combout  & (\rvcpu|dp|alu|Add1~42_combout ))))

	.dataa(\rvcpu|dp|alu|Add1~42_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~42_combout ),
	.datad(\rvcpu|dp|alu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux10~2 .lut_mask = 16'hFC22;
defparam \rvcpu|dp|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[21]~45 (
// Equation(s):
// \rvcpu|dp|resultmux|y[21]~45_combout  = (\rvcpu|dp|resultmux|y[21]~44_combout ) # ((\rvcpu|dp|alu|Mux10~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[21]~44_combout ),
	.datab(\rvcpu|dp|alu|Mux10~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[21]~45 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~181 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~181 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1708 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1708_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~213_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~149_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~213_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~149_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1708_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1708 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1708 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1709 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1709_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1708_combout  & ((\rvcpu|dp|rf|reg_file_arr~245_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1708_combout  & (\rvcpu|dp|rf|reg_file_arr~181_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1708_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~181_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1708_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~245_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1709_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1709 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1709 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1710 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1710_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~53_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~21_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~53_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~21_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1710_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1710 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1710 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1711 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1711_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1710_combout  & ((\rvcpu|dp|rf|reg_file_arr~117_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1710_combout  & (\rvcpu|dp|rf|reg_file_arr~85_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1710_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~85_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1710_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~117_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1711_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1711 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1711 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[21]~10 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[21]~10_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1709_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1711_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1709_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1711_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[21]~10 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~44 (
// Equation(s):
// \rvcpu|dp|alu|Add1~44_combout  = ((\rvcpu|dp|rf|rd_data1[22]~9_combout  $ (\rvcpu|dp|srcbmux|y[22]~9_combout  $ (\rvcpu|dp|alu|Add1~43 )))) # (GND)
// \rvcpu|dp|alu|Add1~45  = CARRY((\rvcpu|dp|rf|rd_data1[22]~9_combout  & ((!\rvcpu|dp|alu|Add1~43 ) # (!\rvcpu|dp|srcbmux|y[22]~9_combout ))) # (!\rvcpu|dp|rf|rd_data1[22]~9_combout  & (!\rvcpu|dp|srcbmux|y[22]~9_combout  & !\rvcpu|dp|alu|Add1~43 )))

	.dataa(\rvcpu|dp|rf|rd_data1[22]~9_combout ),
	.datab(\rvcpu|dp|srcbmux|y[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~43 ),
	.combout(\rvcpu|dp|alu|Add1~44_combout ),
	.cout(\rvcpu|dp|alu|Add1~45 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~44 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~44 (
// Equation(s):
// \rvcpu|dp|alu|Add0~44_combout  = ((\rvcpu|dp|rf|rd_data1[22]~9_combout  $ (\rvcpu|dp|srcbmux|y[22]~9_combout  $ (!\rvcpu|dp|alu|Add0~43 )))) # (GND)
// \rvcpu|dp|alu|Add0~45  = CARRY((\rvcpu|dp|rf|rd_data1[22]~9_combout  & ((\rvcpu|dp|srcbmux|y[22]~9_combout ) # (!\rvcpu|dp|alu|Add0~43 ))) # (!\rvcpu|dp|rf|rd_data1[22]~9_combout  & (\rvcpu|dp|srcbmux|y[22]~9_combout  & !\rvcpu|dp|alu|Add0~43 )))

	.dataa(\rvcpu|dp|rf|rd_data1[22]~9_combout ),
	.datab(\rvcpu|dp|srcbmux|y[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~43 ),
	.combout(\rvcpu|dp|alu|Add0~44_combout ),
	.cout(\rvcpu|dp|alu|Add0~45 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~44 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux9~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux9~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~44_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~44_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~44_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux9~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux9~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux9~1_combout  = (\rvcpu|dp|rf|rd_data1[22]~9_combout  & ((\rvcpu|dp|alu|Mux9~0_combout ) # ((\rvcpu|dp|srcbmux|y[22]~9_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[22]~9_combout  & 
// (\rvcpu|dp|alu|Mux9~0_combout  & ((\rvcpu|dp|srcbmux|y[22]~9_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[22]~9_combout ),
	.datab(\rvcpu|dp|srcbmux|y[22]~9_combout ),
	.datac(\rvcpu|dp|alu|Mux9~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux9~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[22]~47 (
// Equation(s):
// \rvcpu|dp|resultmux|y[22]~47_combout  = (\rvcpu|dp|resultmux|y[22]~46_combout ) # ((\rvcpu|dp|alu|Mux9~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[22]~46_combout ),
	.datab(\rvcpu|dp|alu|Mux9~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[22]~47 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~182 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~182 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1704 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1704_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~214_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~150_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~214_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~150_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1704_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1704 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1704 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1705 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1705_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1704_combout  & ((\rvcpu|dp|rf|reg_file_arr~246_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1704_combout  & (\rvcpu|dp|rf|reg_file_arr~182_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1704_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~182_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1704_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~246_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1705_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1705 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1705 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1706 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1706_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~54_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~22_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~54_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~22_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1706_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1706 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1706 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1707 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1707_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1706_combout  & ((\rvcpu|dp|rf|reg_file_arr~118_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1706_combout  & (\rvcpu|dp|rf|reg_file_arr~86_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1706_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~86_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1706_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~118_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1707_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1707 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1707 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[22]~9 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[22]~9_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1705_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1707_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1705_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1707_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[22]~9 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~46 (
// Equation(s):
// \rvcpu|dp|alu|Add1~46_combout  = (\rvcpu|dp|rf|rd_data1[23]~8_combout  & ((\rvcpu|dp|srcbmux|y[23]~8_combout  & (!\rvcpu|dp|alu|Add1~45 )) # (!\rvcpu|dp|srcbmux|y[23]~8_combout  & (\rvcpu|dp|alu|Add1~45  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[23]~8_combout  
// & ((\rvcpu|dp|srcbmux|y[23]~8_combout  & ((\rvcpu|dp|alu|Add1~45 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[23]~8_combout  & (!\rvcpu|dp|alu|Add1~45 ))))
// \rvcpu|dp|alu|Add1~47  = CARRY((\rvcpu|dp|rf|rd_data1[23]~8_combout  & (\rvcpu|dp|srcbmux|y[23]~8_combout  & !\rvcpu|dp|alu|Add1~45 )) # (!\rvcpu|dp|rf|rd_data1[23]~8_combout  & ((\rvcpu|dp|srcbmux|y[23]~8_combout ) # (!\rvcpu|dp|alu|Add1~45 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[23]~8_combout ),
	.datab(\rvcpu|dp|srcbmux|y[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~45 ),
	.combout(\rvcpu|dp|alu|Add1~46_combout ),
	.cout(\rvcpu|dp|alu|Add1~47 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~46 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~46 (
// Equation(s):
// \rvcpu|dp|alu|Add0~46_combout  = (\rvcpu|dp|rf|rd_data1[23]~8_combout  & ((\rvcpu|dp|srcbmux|y[23]~8_combout  & (\rvcpu|dp|alu|Add0~45  & VCC)) # (!\rvcpu|dp|srcbmux|y[23]~8_combout  & (!\rvcpu|dp|alu|Add0~45 )))) # (!\rvcpu|dp|rf|rd_data1[23]~8_combout  
// & ((\rvcpu|dp|srcbmux|y[23]~8_combout  & (!\rvcpu|dp|alu|Add0~45 )) # (!\rvcpu|dp|srcbmux|y[23]~8_combout  & ((\rvcpu|dp|alu|Add0~45 ) # (GND)))))
// \rvcpu|dp|alu|Add0~47  = CARRY((\rvcpu|dp|rf|rd_data1[23]~8_combout  & (!\rvcpu|dp|srcbmux|y[23]~8_combout  & !\rvcpu|dp|alu|Add0~45 )) # (!\rvcpu|dp|rf|rd_data1[23]~8_combout  & ((!\rvcpu|dp|alu|Add0~45 ) # (!\rvcpu|dp|srcbmux|y[23]~8_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[23]~8_combout ),
	.datab(\rvcpu|dp|srcbmux|y[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~45 ),
	.combout(\rvcpu|dp|alu|Add0~46_combout ),
	.cout(\rvcpu|dp|alu|Add0~47 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~46 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux8~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux8~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[23]~23_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[23]~23_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux8~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux8~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux8~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (((\rvcpu|dp|rf|rd_data1[23]~8_combout ) # (\rvcpu|dp|alu|Mux8~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (\rvcpu|c|ad|ALUControl[1]~3_combout  & (\rvcpu|dp|rf|rd_data1[23]~8_combout  & \rvcpu|dp|alu|Mux8~0_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[23]~8_combout ),
	.datad(\rvcpu|dp|alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux8~1 .lut_mask = 16'hEAA2;
defparam \rvcpu|dp|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux8~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux8~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux8~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux8~1_combout  & (\rvcpu|dp|alu|Add1~46_combout )) # (!\rvcpu|dp|alu|Mux8~1_combout  & 
// ((\rvcpu|dp|alu|Add0~46_combout )))))

	.dataa(\rvcpu|dp|alu|Add1~46_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~46_combout ),
	.datad(\rvcpu|dp|alu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux8~2 .lut_mask = 16'hEE30;
defparam \rvcpu|dp|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[23]~49 (
// Equation(s):
// \rvcpu|dp|resultmux|y[23]~49_combout  = (\rvcpu|dp|resultmux|y[23]~48_combout ) # ((\rvcpu|dp|alu|Mux8~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[23]~48_combout ),
	.datab(\rvcpu|dp|alu|Mux8~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[23]~49 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~183 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~183 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1700 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1700_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~215_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~151_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~215_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~151_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1700_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1700 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1700 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1701 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1701_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1700_combout  & ((\rvcpu|dp|rf|reg_file_arr~247_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1700_combout  & (\rvcpu|dp|rf|reg_file_arr~183_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1700_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~183_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1700_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~247_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1701_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1701 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1701 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1702 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1702_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~55_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~23_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~55_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~23_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1702_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1702 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1702 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1703 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1703_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1702_combout  & ((\rvcpu|dp|rf|reg_file_arr~119_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1702_combout  & (\rvcpu|dp|rf|reg_file_arr~87_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1702_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~87_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1702_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~119_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1703_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1703 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1703 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[23]~8 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[23]~8_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1701_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1703_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1701_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1703_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[23]~8 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~48 (
// Equation(s):
// \rvcpu|dp|alu|Add1~48_combout  = ((\rvcpu|dp|rf|rd_data1[24]~7_combout  $ (\rvcpu|dp|srcbmux|y[24]~7_combout  $ (\rvcpu|dp|alu|Add1~47 )))) # (GND)
// \rvcpu|dp|alu|Add1~49  = CARRY((\rvcpu|dp|rf|rd_data1[24]~7_combout  & ((!\rvcpu|dp|alu|Add1~47 ) # (!\rvcpu|dp|srcbmux|y[24]~7_combout ))) # (!\rvcpu|dp|rf|rd_data1[24]~7_combout  & (!\rvcpu|dp|srcbmux|y[24]~7_combout  & !\rvcpu|dp|alu|Add1~47 )))

	.dataa(\rvcpu|dp|rf|rd_data1[24]~7_combout ),
	.datab(\rvcpu|dp|srcbmux|y[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~47 ),
	.combout(\rvcpu|dp|alu|Add1~48_combout ),
	.cout(\rvcpu|dp|alu|Add1~49 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~48 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~48 (
// Equation(s):
// \rvcpu|dp|alu|Add0~48_combout  = ((\rvcpu|dp|rf|rd_data1[24]~7_combout  $ (\rvcpu|dp|srcbmux|y[24]~7_combout  $ (!\rvcpu|dp|alu|Add0~47 )))) # (GND)
// \rvcpu|dp|alu|Add0~49  = CARRY((\rvcpu|dp|rf|rd_data1[24]~7_combout  & ((\rvcpu|dp|srcbmux|y[24]~7_combout ) # (!\rvcpu|dp|alu|Add0~47 ))) # (!\rvcpu|dp|rf|rd_data1[24]~7_combout  & (\rvcpu|dp|srcbmux|y[24]~7_combout  & !\rvcpu|dp|alu|Add0~47 )))

	.dataa(\rvcpu|dp|rf|rd_data1[24]~7_combout ),
	.datab(\rvcpu|dp|srcbmux|y[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~47 ),
	.combout(\rvcpu|dp|alu|Add0~48_combout ),
	.cout(\rvcpu|dp|alu|Add0~49 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~48 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux7~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux7~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~48_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~48_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~48_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux7~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux7~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux7~1_combout  = (\rvcpu|dp|rf|rd_data1[24]~7_combout  & ((\rvcpu|dp|alu|Mux7~0_combout ) # ((\rvcpu|dp|srcbmux|y[24]~7_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[24]~7_combout  & 
// (\rvcpu|dp|alu|Mux7~0_combout  & ((\rvcpu|dp|srcbmux|y[24]~7_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[24]~7_combout ),
	.datab(\rvcpu|dp|srcbmux|y[24]~7_combout ),
	.datac(\rvcpu|dp|alu|Mux7~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux7~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[24]~51 (
// Equation(s):
// \rvcpu|dp|resultmux|y[24]~51_combout  = (\rvcpu|dp|resultmux|y[24]~50_combout ) # ((\rvcpu|dp|alu|Mux7~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[24]~50_combout ),
	.datab(\rvcpu|dp|alu|Mux7~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[24]~51 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~184 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~184 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1696 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1696_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~216_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~152_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~216_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~152_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1696_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1696 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1696 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1697 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1697_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1696_combout  & ((\rvcpu|dp|rf|reg_file_arr~248_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1696_combout  & (\rvcpu|dp|rf|reg_file_arr~184_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1696_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~184_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1696_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~248_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1697_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1697 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1698 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1698_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~56_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~24_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~56_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~24_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1698_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1698 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1698 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1699 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1699_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1698_combout  & ((\rvcpu|dp|rf|reg_file_arr~120_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1698_combout  & (\rvcpu|dp|rf|reg_file_arr~88_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1698_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~88_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1698_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~120_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1699_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1699 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1699 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[24]~7 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[24]~7_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1697_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1699_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1697_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1699_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[24]~7 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~50 (
// Equation(s):
// \rvcpu|dp|alu|Add1~50_combout  = (\rvcpu|dp|rf|rd_data1[25]~6_combout  & ((\rvcpu|dp|srcbmux|y[25]~6_combout  & (!\rvcpu|dp|alu|Add1~49 )) # (!\rvcpu|dp|srcbmux|y[25]~6_combout  & (\rvcpu|dp|alu|Add1~49  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[25]~6_combout  
// & ((\rvcpu|dp|srcbmux|y[25]~6_combout  & ((\rvcpu|dp|alu|Add1~49 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[25]~6_combout  & (!\rvcpu|dp|alu|Add1~49 ))))
// \rvcpu|dp|alu|Add1~51  = CARRY((\rvcpu|dp|rf|rd_data1[25]~6_combout  & (\rvcpu|dp|srcbmux|y[25]~6_combout  & !\rvcpu|dp|alu|Add1~49 )) # (!\rvcpu|dp|rf|rd_data1[25]~6_combout  & ((\rvcpu|dp|srcbmux|y[25]~6_combout ) # (!\rvcpu|dp|alu|Add1~49 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[25]~6_combout ),
	.datab(\rvcpu|dp|srcbmux|y[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~49 ),
	.combout(\rvcpu|dp|alu|Add1~50_combout ),
	.cout(\rvcpu|dp|alu|Add1~51 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~50 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~50 (
// Equation(s):
// \rvcpu|dp|alu|Add0~50_combout  = (\rvcpu|dp|rf|rd_data1[25]~6_combout  & ((\rvcpu|dp|srcbmux|y[25]~6_combout  & (\rvcpu|dp|alu|Add0~49  & VCC)) # (!\rvcpu|dp|srcbmux|y[25]~6_combout  & (!\rvcpu|dp|alu|Add0~49 )))) # (!\rvcpu|dp|rf|rd_data1[25]~6_combout  
// & ((\rvcpu|dp|srcbmux|y[25]~6_combout  & (!\rvcpu|dp|alu|Add0~49 )) # (!\rvcpu|dp|srcbmux|y[25]~6_combout  & ((\rvcpu|dp|alu|Add0~49 ) # (GND)))))
// \rvcpu|dp|alu|Add0~51  = CARRY((\rvcpu|dp|rf|rd_data1[25]~6_combout  & (!\rvcpu|dp|srcbmux|y[25]~6_combout  & !\rvcpu|dp|alu|Add0~49 )) # (!\rvcpu|dp|rf|rd_data1[25]~6_combout  & ((!\rvcpu|dp|alu|Add0~49 ) # (!\rvcpu|dp|srcbmux|y[25]~6_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[25]~6_combout ),
	.datab(\rvcpu|dp|srcbmux|y[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~49 ),
	.combout(\rvcpu|dp|alu|Add0~50_combout ),
	.cout(\rvcpu|dp|alu|Add0~51 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~50 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux6~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux6~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[25]~25_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[25]~25_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux6~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux6~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux6~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (((\rvcpu|dp|rf|rd_data1[25]~6_combout ) # (\rvcpu|dp|alu|Mux6~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (\rvcpu|c|ad|ALUControl[1]~3_combout  & (\rvcpu|dp|rf|rd_data1[25]~6_combout  & \rvcpu|dp|alu|Mux6~0_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[25]~6_combout ),
	.datad(\rvcpu|dp|alu|Mux6~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux6~1 .lut_mask = 16'hEAA2;
defparam \rvcpu|dp|alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux6~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux6~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux6~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux6~1_combout  & (\rvcpu|dp|alu|Add1~50_combout )) # (!\rvcpu|dp|alu|Mux6~1_combout  & 
// ((\rvcpu|dp|alu|Add0~50_combout )))))

	.dataa(\rvcpu|dp|alu|Add1~50_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~50_combout ),
	.datad(\rvcpu|dp|alu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux6~2 .lut_mask = 16'hEE30;
defparam \rvcpu|dp|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[25]~53 (
// Equation(s):
// \rvcpu|dp|resultmux|y[25]~53_combout  = (\rvcpu|dp|resultmux|y[25]~52_combout ) # ((\rvcpu|dp|alu|Mux6~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[25]~52_combout ),
	.datab(\rvcpu|dp|alu|Mux6~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[25]~53 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~185 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~185 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1692 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1692_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~217_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~153_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~217_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~153_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1692_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1692 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1692 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1693 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1693_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1692_combout  & ((\rvcpu|dp|rf|reg_file_arr~249_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1692_combout  & (\rvcpu|dp|rf|reg_file_arr~185_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1692_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~185_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1692_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~249_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1693_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1693 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1693 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1694 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1694_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~57_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~25_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~57_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~25_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1694_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1694 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1694 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1695 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1695_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1694_combout  & ((\rvcpu|dp|rf|reg_file_arr~121_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1694_combout  & (\rvcpu|dp|rf|reg_file_arr~89_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1694_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~89_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1694_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~121_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1695_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1695 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1695 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[25]~6 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[25]~6_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1693_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1695_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1693_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1695_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[25]~6 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~52 (
// Equation(s):
// \rvcpu|dp|alu|Add1~52_combout  = ((\rvcpu|dp|rf|rd_data1[26]~5_combout  $ (\rvcpu|dp|srcbmux|y[26]~5_combout  $ (\rvcpu|dp|alu|Add1~51 )))) # (GND)
// \rvcpu|dp|alu|Add1~53  = CARRY((\rvcpu|dp|rf|rd_data1[26]~5_combout  & ((!\rvcpu|dp|alu|Add1~51 ) # (!\rvcpu|dp|srcbmux|y[26]~5_combout ))) # (!\rvcpu|dp|rf|rd_data1[26]~5_combout  & (!\rvcpu|dp|srcbmux|y[26]~5_combout  & !\rvcpu|dp|alu|Add1~51 )))

	.dataa(\rvcpu|dp|rf|rd_data1[26]~5_combout ),
	.datab(\rvcpu|dp|srcbmux|y[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~51 ),
	.combout(\rvcpu|dp|alu|Add1~52_combout ),
	.cout(\rvcpu|dp|alu|Add1~53 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~52 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~52 (
// Equation(s):
// \rvcpu|dp|alu|Add0~52_combout  = ((\rvcpu|dp|rf|rd_data1[26]~5_combout  $ (\rvcpu|dp|srcbmux|y[26]~5_combout  $ (!\rvcpu|dp|alu|Add0~51 )))) # (GND)
// \rvcpu|dp|alu|Add0~53  = CARRY((\rvcpu|dp|rf|rd_data1[26]~5_combout  & ((\rvcpu|dp|srcbmux|y[26]~5_combout ) # (!\rvcpu|dp|alu|Add0~51 ))) # (!\rvcpu|dp|rf|rd_data1[26]~5_combout  & (\rvcpu|dp|srcbmux|y[26]~5_combout  & !\rvcpu|dp|alu|Add0~51 )))

	.dataa(\rvcpu|dp|rf|rd_data1[26]~5_combout ),
	.datab(\rvcpu|dp|srcbmux|y[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~51 ),
	.combout(\rvcpu|dp|alu|Add0~52_combout ),
	.cout(\rvcpu|dp|alu|Add0~53 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~52 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux5~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux5~0_combout  = (\rvcpu|dp|rf|rd_data1[26]~5_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|dp|srcbmux|y[26]~5_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[26]~5_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|srcbmux|y[26]~5_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[26]~5_combout ),
	.datab(\rvcpu|dp|srcbmux|y[26]~5_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux5~0 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux5~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux5~1_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux5~0_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux5~0_combout  & (\rvcpu|dp|alu|Add1~52_combout )) # (!\rvcpu|dp|alu|Mux5~0_combout  & 
// ((\rvcpu|dp|alu|Add0~52_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~52_combout ),
	.datac(\rvcpu|dp|alu|Add0~52_combout ),
	.datad(\rvcpu|dp|alu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux5~1 .lut_mask = 16'hEE50;
defparam \rvcpu|dp|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[26]~55 (
// Equation(s):
// \rvcpu|dp|resultmux|y[26]~55_combout  = (\rvcpu|dp|resultmux|y[26]~54_combout ) # ((\rvcpu|dp|alu|Mux5~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[26]~54_combout ),
	.datab(\rvcpu|dp|alu|Mux5~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[26]~55 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~186 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[26]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~186 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1688 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1688_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~218_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~154_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~218_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~154_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1688_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1688 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1688 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1689 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1689_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1688_combout  & ((\rvcpu|dp|rf|reg_file_arr~250_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1688_combout  & (\rvcpu|dp|rf|reg_file_arr~186_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1688_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~186_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1688_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~250_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1689_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1689 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1689 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1690 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1690_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~58_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~26_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~58_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~26_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1690_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1690 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1691 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1691_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1690_combout  & ((\rvcpu|dp|rf|reg_file_arr~122_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1690_combout  & (\rvcpu|dp|rf|reg_file_arr~90_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1690_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~90_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1690_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~122_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1691_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1691 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1691 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[26]~5 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[26]~5_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1689_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1691_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1689_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1691_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[26]~5 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~54 (
// Equation(s):
// \rvcpu|dp|alu|Add1~54_combout  = (\rvcpu|dp|rf|rd_data1[27]~4_combout  & ((\rvcpu|dp|srcbmux|y[27]~4_combout  & (!\rvcpu|dp|alu|Add1~53 )) # (!\rvcpu|dp|srcbmux|y[27]~4_combout  & (\rvcpu|dp|alu|Add1~53  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[27]~4_combout  
// & ((\rvcpu|dp|srcbmux|y[27]~4_combout  & ((\rvcpu|dp|alu|Add1~53 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[27]~4_combout  & (!\rvcpu|dp|alu|Add1~53 ))))
// \rvcpu|dp|alu|Add1~55  = CARRY((\rvcpu|dp|rf|rd_data1[27]~4_combout  & (\rvcpu|dp|srcbmux|y[27]~4_combout  & !\rvcpu|dp|alu|Add1~53 )) # (!\rvcpu|dp|rf|rd_data1[27]~4_combout  & ((\rvcpu|dp|srcbmux|y[27]~4_combout ) # (!\rvcpu|dp|alu|Add1~53 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[27]~4_combout ),
	.datab(\rvcpu|dp|srcbmux|y[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~53 ),
	.combout(\rvcpu|dp|alu|Add1~54_combout ),
	.cout(\rvcpu|dp|alu|Add1~55 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~54 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~54 (
// Equation(s):
// \rvcpu|dp|alu|Add0~54_combout  = (\rvcpu|dp|rf|rd_data1[27]~4_combout  & ((\rvcpu|dp|srcbmux|y[27]~4_combout  & (\rvcpu|dp|alu|Add0~53  & VCC)) # (!\rvcpu|dp|srcbmux|y[27]~4_combout  & (!\rvcpu|dp|alu|Add0~53 )))) # (!\rvcpu|dp|rf|rd_data1[27]~4_combout  
// & ((\rvcpu|dp|srcbmux|y[27]~4_combout  & (!\rvcpu|dp|alu|Add0~53 )) # (!\rvcpu|dp|srcbmux|y[27]~4_combout  & ((\rvcpu|dp|alu|Add0~53 ) # (GND)))))
// \rvcpu|dp|alu|Add0~55  = CARRY((\rvcpu|dp|rf|rd_data1[27]~4_combout  & (!\rvcpu|dp|srcbmux|y[27]~4_combout  & !\rvcpu|dp|alu|Add0~53 )) # (!\rvcpu|dp|rf|rd_data1[27]~4_combout  & ((!\rvcpu|dp|alu|Add0~53 ) # (!\rvcpu|dp|srcbmux|y[27]~4_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[27]~4_combout ),
	.datab(\rvcpu|dp|srcbmux|y[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~53 ),
	.combout(\rvcpu|dp|alu|Add0~54_combout ),
	.cout(\rvcpu|dp|alu|Add0~55 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~54 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux4~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux4~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[27]~27_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[27]~27_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux4~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux4~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux4~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (((\rvcpu|dp|rf|rd_data1[27]~4_combout ) # (\rvcpu|dp|alu|Mux4~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (\rvcpu|c|ad|ALUControl[1]~3_combout  & (\rvcpu|dp|rf|rd_data1[27]~4_combout  & \rvcpu|dp|alu|Mux4~0_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[27]~4_combout ),
	.datad(\rvcpu|dp|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux4~1 .lut_mask = 16'hEAA2;
defparam \rvcpu|dp|alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux4~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux4~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux4~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux4~1_combout  & (\rvcpu|dp|alu|Add1~54_combout )) # (!\rvcpu|dp|alu|Mux4~1_combout  & 
// ((\rvcpu|dp|alu|Add0~54_combout )))))

	.dataa(\rvcpu|dp|alu|Add1~54_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~54_combout ),
	.datad(\rvcpu|dp|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux4~2 .lut_mask = 16'hEE30;
defparam \rvcpu|dp|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[27]~57 (
// Equation(s):
// \rvcpu|dp|resultmux|y[27]~57_combout  = (\rvcpu|dp|resultmux|y[27]~56_combout ) # ((\rvcpu|dp|alu|Mux4~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[27]~56_combout ),
	.datab(\rvcpu|dp|alu|Mux4~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[27]~57 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~187 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[27]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~187 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1684 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1684_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~219_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~155_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~219_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~155_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1684_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1684 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1684 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1685 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1685_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1684_combout  & ((\rvcpu|dp|rf|reg_file_arr~251_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1684_combout  & (\rvcpu|dp|rf|reg_file_arr~187_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1684_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~187_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1684_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~251_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1685_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1685 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1685 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1686 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1686_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~59_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~27_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~59_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~27_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1686_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1686 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1686 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1687 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1687_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1686_combout  & ((\rvcpu|dp|rf|reg_file_arr~123_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1686_combout  & (\rvcpu|dp|rf|reg_file_arr~91_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1686_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~91_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1686_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~123_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1687_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1687 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[27]~4 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[27]~4_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1685_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1687_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1685_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1687_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[27]~4 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~56 (
// Equation(s):
// \rvcpu|dp|alu|Add1~56_combout  = ((\rvcpu|dp|rf|rd_data1[28]~3_combout  $ (\rvcpu|dp|srcbmux|y[28]~3_combout  $ (\rvcpu|dp|alu|Add1~55 )))) # (GND)
// \rvcpu|dp|alu|Add1~57  = CARRY((\rvcpu|dp|rf|rd_data1[28]~3_combout  & ((!\rvcpu|dp|alu|Add1~55 ) # (!\rvcpu|dp|srcbmux|y[28]~3_combout ))) # (!\rvcpu|dp|rf|rd_data1[28]~3_combout  & (!\rvcpu|dp|srcbmux|y[28]~3_combout  & !\rvcpu|dp|alu|Add1~55 )))

	.dataa(\rvcpu|dp|rf|rd_data1[28]~3_combout ),
	.datab(\rvcpu|dp|srcbmux|y[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~55 ),
	.combout(\rvcpu|dp|alu|Add1~56_combout ),
	.cout(\rvcpu|dp|alu|Add1~57 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~56 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~56 (
// Equation(s):
// \rvcpu|dp|alu|Add0~56_combout  = ((\rvcpu|dp|rf|rd_data1[28]~3_combout  $ (\rvcpu|dp|srcbmux|y[28]~3_combout  $ (!\rvcpu|dp|alu|Add0~55 )))) # (GND)
// \rvcpu|dp|alu|Add0~57  = CARRY((\rvcpu|dp|rf|rd_data1[28]~3_combout  & ((\rvcpu|dp|srcbmux|y[28]~3_combout ) # (!\rvcpu|dp|alu|Add0~55 ))) # (!\rvcpu|dp|rf|rd_data1[28]~3_combout  & (\rvcpu|dp|srcbmux|y[28]~3_combout  & !\rvcpu|dp|alu|Add0~55 )))

	.dataa(\rvcpu|dp|rf|rd_data1[28]~3_combout ),
	.datab(\rvcpu|dp|srcbmux|y[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~55 ),
	.combout(\rvcpu|dp|alu|Add0~56_combout ),
	.cout(\rvcpu|dp|alu|Add0~57 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~56 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux3~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux3~0_combout  = (\rvcpu|dp|rf|rd_data1[28]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|dp|srcbmux|y[28]~3_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[28]~3_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|srcbmux|y[28]~3_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[28]~3_combout ),
	.datab(\rvcpu|dp|srcbmux|y[28]~3_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux3~0 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux3~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux3~1_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux3~0_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux3~0_combout  & (\rvcpu|dp|alu|Add1~56_combout )) # (!\rvcpu|dp|alu|Mux3~0_combout  & 
// ((\rvcpu|dp|alu|Add0~56_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~56_combout ),
	.datac(\rvcpu|dp|alu|Add0~56_combout ),
	.datad(\rvcpu|dp|alu|Mux3~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux3~1 .lut_mask = 16'hEE50;
defparam \rvcpu|dp|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[28]~59 (
// Equation(s):
// \rvcpu|dp|resultmux|y[28]~59_combout  = (\rvcpu|dp|resultmux|y[28]~58_combout ) # ((\rvcpu|dp|alu|Mux3~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[28]~58_combout ),
	.datab(\rvcpu|dp|alu|Mux3~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[28]~59 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~188 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[28]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~188 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1680 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1680_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~220_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~156_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~220_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~156_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1680_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1680 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1681 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1681_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1680_combout  & ((\rvcpu|dp|rf|reg_file_arr~252_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1680_combout  & (\rvcpu|dp|rf|reg_file_arr~188_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1680_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~188_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1680_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~252_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1681_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1681 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1681 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1682 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1682_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~60_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~28_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~60_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~28_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1682_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1682 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1682 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1683 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1683_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1682_combout  & ((\rvcpu|dp|rf|reg_file_arr~124_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1682_combout  & (\rvcpu|dp|rf|reg_file_arr~92_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1682_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~92_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1682_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~124_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1683_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1683 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1683 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[28]~3 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[28]~3_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1681_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1683_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1681_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1683_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[28]~3 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~58 (
// Equation(s):
// \rvcpu|dp|alu|Add1~58_combout  = (\rvcpu|dp|rf|rd_data1[29]~2_combout  & ((\rvcpu|dp|srcbmux|y[29]~2_combout  & (!\rvcpu|dp|alu|Add1~57 )) # (!\rvcpu|dp|srcbmux|y[29]~2_combout  & (\rvcpu|dp|alu|Add1~57  & VCC)))) # (!\rvcpu|dp|rf|rd_data1[29]~2_combout  
// & ((\rvcpu|dp|srcbmux|y[29]~2_combout  & ((\rvcpu|dp|alu|Add1~57 ) # (GND))) # (!\rvcpu|dp|srcbmux|y[29]~2_combout  & (!\rvcpu|dp|alu|Add1~57 ))))
// \rvcpu|dp|alu|Add1~59  = CARRY((\rvcpu|dp|rf|rd_data1[29]~2_combout  & (\rvcpu|dp|srcbmux|y[29]~2_combout  & !\rvcpu|dp|alu|Add1~57 )) # (!\rvcpu|dp|rf|rd_data1[29]~2_combout  & ((\rvcpu|dp|srcbmux|y[29]~2_combout ) # (!\rvcpu|dp|alu|Add1~57 ))))

	.dataa(\rvcpu|dp|rf|rd_data1[29]~2_combout ),
	.datab(\rvcpu|dp|srcbmux|y[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~57 ),
	.combout(\rvcpu|dp|alu|Add1~58_combout ),
	.cout(\rvcpu|dp|alu|Add1~59 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~58 .lut_mask = 16'h694D;
defparam \rvcpu|dp|alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~58 (
// Equation(s):
// \rvcpu|dp|alu|Add0~58_combout  = (\rvcpu|dp|rf|rd_data1[29]~2_combout  & ((\rvcpu|dp|srcbmux|y[29]~2_combout  & (\rvcpu|dp|alu|Add0~57  & VCC)) # (!\rvcpu|dp|srcbmux|y[29]~2_combout  & (!\rvcpu|dp|alu|Add0~57 )))) # (!\rvcpu|dp|rf|rd_data1[29]~2_combout  
// & ((\rvcpu|dp|srcbmux|y[29]~2_combout  & (!\rvcpu|dp|alu|Add0~57 )) # (!\rvcpu|dp|srcbmux|y[29]~2_combout  & ((\rvcpu|dp|alu|Add0~57 ) # (GND)))))
// \rvcpu|dp|alu|Add0~59  = CARRY((\rvcpu|dp|rf|rd_data1[29]~2_combout  & (!\rvcpu|dp|srcbmux|y[29]~2_combout  & !\rvcpu|dp|alu|Add0~57 )) # (!\rvcpu|dp|rf|rd_data1[29]~2_combout  & ((!\rvcpu|dp|alu|Add0~57 ) # (!\rvcpu|dp|srcbmux|y[29]~2_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[29]~2_combout ),
	.datab(\rvcpu|dp|srcbmux|y[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~57 ),
	.combout(\rvcpu|dp|alu|Add0~58_combout ),
	.cout(\rvcpu|dp|alu|Add0~59 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~58 .lut_mask = 16'h9617;
defparam \rvcpu|dp|alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux2~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux2~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[29]~29_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[29]~29_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux2~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux2~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux2~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (((\rvcpu|dp|rf|rd_data1[29]~2_combout ) # (\rvcpu|dp|alu|Mux2~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (\rvcpu|c|ad|ALUControl[1]~3_combout  & (\rvcpu|dp|rf|rd_data1[29]~2_combout  & \rvcpu|dp|alu|Mux2~0_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[29]~2_combout ),
	.datad(\rvcpu|dp|alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux2~1 .lut_mask = 16'hEAA2;
defparam \rvcpu|dp|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux2~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux2~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux2~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux2~1_combout  & (\rvcpu|dp|alu|Add1~58_combout )) # (!\rvcpu|dp|alu|Mux2~1_combout  & 
// ((\rvcpu|dp|alu|Add0~58_combout )))))

	.dataa(\rvcpu|dp|alu|Add1~58_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~58_combout ),
	.datad(\rvcpu|dp|alu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux2~2 .lut_mask = 16'hEE30;
defparam \rvcpu|dp|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[29]~61 (
// Equation(s):
// \rvcpu|dp|resultmux|y[29]~61_combout  = (\rvcpu|dp|resultmux|y[29]~60_combout ) # ((\rvcpu|dp|alu|Mux2~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[29]~60_combout ),
	.datab(\rvcpu|dp|alu|Mux2~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[29]~61 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~189 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[29]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~189 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1676 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1676_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~221_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~157_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~221_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~157_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1676_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1676 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1676 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1677 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1677_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1676_combout  & ((\rvcpu|dp|rf|reg_file_arr~253_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1676_combout  & (\rvcpu|dp|rf|reg_file_arr~189_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1676_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~189_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1676_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~253_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1677_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1677 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1678 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1678_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~61_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~29_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~61_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~29_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1678_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1678 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1678 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1679 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1679_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1678_combout  & ((\rvcpu|dp|rf|reg_file_arr~125_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1678_combout  & (\rvcpu|dp|rf|reg_file_arr~93_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1678_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~93_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1678_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~125_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1679_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1679 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1679 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[29]~2 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[29]~2_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1677_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1679_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1677_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1679_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[29]~2 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~60 (
// Equation(s):
// \rvcpu|dp|alu|Add1~60_combout  = ((\rvcpu|dp|rf|rd_data1[30]~1_combout  $ (\rvcpu|dp|srcbmux|y[30]~1_combout  $ (\rvcpu|dp|alu|Add1~59 )))) # (GND)
// \rvcpu|dp|alu|Add1~61  = CARRY((\rvcpu|dp|rf|rd_data1[30]~1_combout  & ((!\rvcpu|dp|alu|Add1~59 ) # (!\rvcpu|dp|srcbmux|y[30]~1_combout ))) # (!\rvcpu|dp|rf|rd_data1[30]~1_combout  & (!\rvcpu|dp|srcbmux|y[30]~1_combout  & !\rvcpu|dp|alu|Add1~59 )))

	.dataa(\rvcpu|dp|rf|rd_data1[30]~1_combout ),
	.datab(\rvcpu|dp|srcbmux|y[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add1~59 ),
	.combout(\rvcpu|dp|alu|Add1~60_combout ),
	.cout(\rvcpu|dp|alu|Add1~61 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~60 .lut_mask = 16'h962B;
defparam \rvcpu|dp|alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~60 (
// Equation(s):
// \rvcpu|dp|alu|Add0~60_combout  = ((\rvcpu|dp|rf|rd_data1[30]~1_combout  $ (\rvcpu|dp|srcbmux|y[30]~1_combout  $ (!\rvcpu|dp|alu|Add0~59 )))) # (GND)
// \rvcpu|dp|alu|Add0~61  = CARRY((\rvcpu|dp|rf|rd_data1[30]~1_combout  & ((\rvcpu|dp|srcbmux|y[30]~1_combout ) # (!\rvcpu|dp|alu|Add0~59 ))) # (!\rvcpu|dp|rf|rd_data1[30]~1_combout  & (\rvcpu|dp|srcbmux|y[30]~1_combout  & !\rvcpu|dp|alu|Add0~59 )))

	.dataa(\rvcpu|dp|rf|rd_data1[30]~1_combout ),
	.datab(\rvcpu|dp|srcbmux|y[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|Add0~59 ),
	.combout(\rvcpu|dp|alu|Add0~60_combout ),
	.cout(\rvcpu|dp|alu|Add0~61 ));
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~60 .lut_mask = 16'h698E;
defparam \rvcpu|dp|alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux1~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux1~0_combout  = (\rvcpu|dp|rf|rd_data1[30]~1_combout  & ((\rvcpu|c|ad|Selector0~14_combout ) # ((\rvcpu|dp|srcbmux|y[30]~1_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[30]~1_combout  & 
// (\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|srcbmux|y[30]~1_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[30]~1_combout ),
	.datab(\rvcpu|dp|srcbmux|y[30]~1_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux1~0 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux1~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux1~1_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux1~0_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux1~0_combout  & (\rvcpu|dp|alu|Add1~60_combout )) # (!\rvcpu|dp|alu|Mux1~0_combout  & 
// ((\rvcpu|dp|alu|Add0~60_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~60_combout ),
	.datac(\rvcpu|dp|alu|Add0~60_combout ),
	.datad(\rvcpu|dp|alu|Mux1~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux1~1 .lut_mask = 16'hEE50;
defparam \rvcpu|dp|alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[30]~63 (
// Equation(s):
// \rvcpu|dp|resultmux|y[30]~63_combout  = (\rvcpu|dp|resultmux|y[30]~62_combout ) # ((\rvcpu|dp|alu|Mux1~1_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[30]~62_combout ),
	.datab(\rvcpu|dp|alu|Mux1~1_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[30]~63 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~190 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~190 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1672 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1672_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~222_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~158_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~222_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~158_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1672_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1672 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1672 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1673 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1673_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1672_combout  & ((\rvcpu|dp|rf|reg_file_arr~254_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1672_combout  & (\rvcpu|dp|rf|reg_file_arr~190_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1672_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~190_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1672_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~254_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1673_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1673 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1673 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1674 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1674_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~62_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~30_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~62_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~30_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1674_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1674 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1674 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1675 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1675_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1674_combout  & ((\rvcpu|dp|rf|reg_file_arr~126_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1674_combout  & (\rvcpu|dp|rf|reg_file_arr~94_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1674_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~94_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1674_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~126_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1675_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1675 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[30]~1 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[30]~1_combout  = (!\rvcpu|dp|rf|Equal0~0_combout  & ((\instrmem|instr_ram~36_combout  & (\rvcpu|dp|rf|reg_file_arr~1673_combout )) # (!\instrmem|instr_ram~36_combout  & ((\rvcpu|dp|rf|reg_file_arr~1675_combout )))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~1673_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~1675_combout ),
	.datac(\instrmem|instr_ram~36_combout ),
	.datad(\rvcpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[30]~1 .lut_mask = 16'h00AC;
defparam \rvcpu|dp|rf|rd_data1[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add1~62 (
// Equation(s):
// \rvcpu|dp|alu|Add1~62_combout  = \rvcpu|dp|rf|rd_data1[31]~0_combout  $ (\rvcpu|dp|srcbmux|y[31]~0_combout  $ (\rvcpu|dp|alu|Add1~61 ))

	.dataa(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.datab(\rvcpu|dp|srcbmux|y[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\rvcpu|dp|alu|Add1~61 ),
	.combout(\rvcpu|dp|alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Add1~62 .lut_mask = 16'h9696;
defparam \rvcpu|dp|alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Add0~62 (
// Equation(s):
// \rvcpu|dp|alu|Add0~62_combout  = \rvcpu|dp|rf|rd_data1[31]~0_combout  $ (\rvcpu|dp|srcbmux|y[31]~0_combout  $ (!\rvcpu|dp|alu|Add0~61 ))

	.dataa(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.datab(\rvcpu|dp|srcbmux|y[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\rvcpu|dp|alu|Add0~61 ),
	.combout(\rvcpu|dp|alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Add0~62 .lut_mask = 16'h6969;
defparam \rvcpu|dp|alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux0~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux0~0_combout  = (\rvcpu|c|md|WideOr3~3_combout  & (\instrmem|instr_ram~23_combout )) # (!\rvcpu|c|md|WideOr3~3_combout  & ((\rvcpu|dp|rf|rd_data2[31]~31_combout )))

	.dataa(\instrmem|instr_ram~23_combout ),
	.datab(\rvcpu|dp|rf|rd_data2[31]~31_combout ),
	.datac(\rvcpu|c|md|WideOr3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux0~0 .lut_mask = 16'hACAC;
defparam \rvcpu|dp|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux0~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux0~1_combout  = (\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux0~0_combout ) # (!\rvcpu|dp|rf|rd_data1[31]~0_combout )))) # (!\rvcpu|c|ad|Selector0~14_combout  & 
// (((!\rvcpu|dp|rf|rd_data1[31]~0_combout  & \rvcpu|dp|alu|Mux0~0_combout )) # (!\rvcpu|c|ad|ALUControl[1]~3_combout )))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.datad(\rvcpu|dp|alu|Mux0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux0~1 .lut_mask = 16'h9D19;
defparam \rvcpu|dp|alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux0~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux0~2_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|dp|alu|Mux0~1_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|Mux0~1_combout  & ((\rvcpu|dp|alu|Add0~62_combout ))) # (!\rvcpu|dp|alu|Mux0~1_combout  
// & (\rvcpu|dp|alu|Add1~62_combout ))))

	.dataa(\rvcpu|dp|alu|Add1~62_combout ),
	.datab(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datac(\rvcpu|dp|alu|Add0~62_combout ),
	.datad(\rvcpu|dp|alu|Mux0~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux0~2 .lut_mask = 16'hFC22;
defparam \rvcpu|dp|alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|resultmux|y[31]~65 (
// Equation(s):
// \rvcpu|dp|resultmux|y[31]~65_combout  = (\rvcpu|dp|resultmux|y[31]~64_combout ) # ((\rvcpu|dp|alu|Mux0~2_combout  & (\rvcpu|dp|resultmux|y[0]~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout )))

	.dataa(\rvcpu|dp|resultmux|y[31]~64_combout ),
	.datab(\rvcpu|dp|alu|Mux0~2_combout ),
	.datac(\rvcpu|dp|resultmux|y[0]~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|resultmux|y[31]~65 .lut_mask = 16'hAAEA;
defparam \rvcpu|dp|resultmux|y[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|rf|reg_file_arr~95 (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|resultmux|y[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|dp|rf|reg_file_arr~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|rf|reg_file_arr~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~95 .is_wysiwyg = "true";
defparam \rvcpu|dp|rf|reg_file_arr~95 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1668 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1668_combout  = (\instrmem|instr_ram~35_combout  & (((\instrmem|instr_ram~32_combout )))) # (!\instrmem|instr_ram~35_combout  & ((\instrmem|instr_ram~32_combout  & (\rvcpu|dp|rf|reg_file_arr~63_q )) # 
// (!\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~31_q )))))

	.dataa(\instrmem|instr_ram~35_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~63_q ),
	.datac(\instrmem|instr_ram~32_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~31_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1668_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1668 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1668 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1669 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1669_combout  = (\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~1668_combout  & ((\rvcpu|dp|rf|reg_file_arr~127_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1668_combout  & (\rvcpu|dp|rf|reg_file_arr~95_q )))) # 
// (!\instrmem|instr_ram~35_combout  & (((\rvcpu|dp|rf|reg_file_arr~1668_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~95_q ),
	.datab(\instrmem|instr_ram~35_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1668_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~127_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1669_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1669 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1669 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1670 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1670_combout  = (\instrmem|instr_ram~32_combout  & (((\instrmem|instr_ram~35_combout )))) # (!\instrmem|instr_ram~32_combout  & ((\instrmem|instr_ram~35_combout  & (\rvcpu|dp|rf|reg_file_arr~223_q )) # 
// (!\instrmem|instr_ram~35_combout  & ((\rvcpu|dp|rf|reg_file_arr~159_q )))))

	.dataa(\instrmem|instr_ram~32_combout ),
	.datab(\rvcpu|dp|rf|reg_file_arr~223_q ),
	.datac(\instrmem|instr_ram~35_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~159_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1670_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1670 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|rf|reg_file_arr~1670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|reg_file_arr~1671 (
// Equation(s):
// \rvcpu|dp|rf|reg_file_arr~1671_combout  = (\instrmem|instr_ram~32_combout  & ((\rvcpu|dp|rf|reg_file_arr~1670_combout  & ((\rvcpu|dp|rf|reg_file_arr~255_q ))) # (!\rvcpu|dp|rf|reg_file_arr~1670_combout  & (\rvcpu|dp|rf|reg_file_arr~191_q )))) # 
// (!\instrmem|instr_ram~32_combout  & (((\rvcpu|dp|rf|reg_file_arr~1670_combout ))))

	.dataa(\rvcpu|dp|rf|reg_file_arr~191_q ),
	.datab(\instrmem|instr_ram~32_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1670_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~255_q ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|reg_file_arr~1671_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|reg_file_arr~1671 .lut_mask = 16'hF838;
defparam \rvcpu|dp|rf|reg_file_arr~1671 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|rf|rd_data1[31]~0 (
// Equation(s):
// \rvcpu|dp|rf|rd_data1[31]~0_combout  = (\rvcpu|dp|rf|Equal0~0_combout ) # ((\instrmem|instr_ram~36_combout  & ((!\rvcpu|dp|rf|reg_file_arr~1671_combout ))) # (!\instrmem|instr_ram~36_combout  & (!\rvcpu|dp|rf|reg_file_arr~1669_combout )))

	.dataa(\rvcpu|dp|rf|Equal0~0_combout ),
	.datab(\instrmem|instr_ram~36_combout ),
	.datac(\rvcpu|dp|rf|reg_file_arr~1669_combout ),
	.datad(\rvcpu|dp|rf|reg_file_arr~1671_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|rf|rd_data1[31]~0 .lut_mask = 16'hABEF;
defparam \rvcpu|dp|rf|rd_data1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~1 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~1_cout  = CARRY((!\rvcpu|dp|rf|rd_data1[0]~31_combout  & \rvcpu|dp|srcbmux|y[0]~35_combout ))

	.dataa(\rvcpu|dp|rf|rd_data1[0]~31_combout ),
	.datab(\rvcpu|dp|srcbmux|y[0]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~1 .lut_mask = 16'h0044;
defparam \rvcpu|dp|alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~3 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~3_cout  = CARRY((\rvcpu|dp|rf|rd_data1[1]~30_combout  & ((!\rvcpu|dp|alu|LessThan0~1_cout ) # (!\rvcpu|dp|srcbmux|y[1]~33_combout ))) # (!\rvcpu|dp|rf|rd_data1[1]~30_combout  & (!\rvcpu|dp|srcbmux|y[1]~33_combout  & 
// !\rvcpu|dp|alu|LessThan0~1_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[1]~30_combout ),
	.datab(\rvcpu|dp|srcbmux|y[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~1_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~3 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~5 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~5_cout  = CARRY((\rvcpu|dp|rf|rd_data1[2]~29_combout  & (\rvcpu|dp|srcbmux|y[2]~32_combout  & !\rvcpu|dp|alu|LessThan0~3_cout )) # (!\rvcpu|dp|rf|rd_data1[2]~29_combout  & ((\rvcpu|dp|srcbmux|y[2]~32_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~3_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[2]~29_combout ),
	.datab(\rvcpu|dp|srcbmux|y[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~3_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~5 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~7 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~7_cout  = CARRY((\rvcpu|dp|rf|rd_data1[3]~28_combout  & ((!\rvcpu|dp|alu|LessThan0~5_cout ) # (!\rvcpu|dp|srcbmux|y[3]~30_combout ))) # (!\rvcpu|dp|rf|rd_data1[3]~28_combout  & (!\rvcpu|dp|srcbmux|y[3]~30_combout  & 
// !\rvcpu|dp|alu|LessThan0~5_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[3]~28_combout ),
	.datab(\rvcpu|dp|srcbmux|y[3]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~5_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~9 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~9_cout  = CARRY((\rvcpu|dp|rf|rd_data1[4]~27_combout  & (\rvcpu|dp|srcbmux|y[4]~29_combout  & !\rvcpu|dp|alu|LessThan0~7_cout )) # (!\rvcpu|dp|rf|rd_data1[4]~27_combout  & ((\rvcpu|dp|srcbmux|y[4]~29_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~7_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[4]~27_combout ),
	.datab(\rvcpu|dp|srcbmux|y[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~7_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~9 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~11 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~11_cout  = CARRY((\rvcpu|dp|rf|rd_data1[5]~26_combout  & ((!\rvcpu|dp|alu|LessThan0~9_cout ) # (!\rvcpu|dp|srcbmux|y[5]~27_combout ))) # (!\rvcpu|dp|rf|rd_data1[5]~26_combout  & (!\rvcpu|dp|srcbmux|y[5]~27_combout  & 
// !\rvcpu|dp|alu|LessThan0~9_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[5]~26_combout ),
	.datab(\rvcpu|dp|srcbmux|y[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~9_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~11 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~13 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~13_cout  = CARRY((\rvcpu|dp|rf|rd_data1[6]~25_combout  & (\rvcpu|dp|srcbmux|y[6]~25_combout  & !\rvcpu|dp|alu|LessThan0~11_cout )) # (!\rvcpu|dp|rf|rd_data1[6]~25_combout  & ((\rvcpu|dp|srcbmux|y[6]~25_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~11_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[6]~25_combout ),
	.datab(\rvcpu|dp|srcbmux|y[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~11_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~13 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~15 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~15_cout  = CARRY((\rvcpu|dp|rf|rd_data1[7]~24_combout  & ((!\rvcpu|dp|alu|LessThan0~13_cout ) # (!\rvcpu|dp|srcbmux|y[7]~24_combout ))) # (!\rvcpu|dp|rf|rd_data1[7]~24_combout  & (!\rvcpu|dp|srcbmux|y[7]~24_combout  & 
// !\rvcpu|dp|alu|LessThan0~13_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[7]~24_combout ),
	.datab(\rvcpu|dp|srcbmux|y[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~13_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~17 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~17_cout  = CARRY((\rvcpu|dp|rf|rd_data1[8]~23_combout  & (\rvcpu|dp|srcbmux|y[8]~23_combout  & !\rvcpu|dp|alu|LessThan0~15_cout )) # (!\rvcpu|dp|rf|rd_data1[8]~23_combout  & ((\rvcpu|dp|srcbmux|y[8]~23_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~15_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[8]~23_combout ),
	.datab(\rvcpu|dp|srcbmux|y[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~15_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~19 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~19_cout  = CARRY((\rvcpu|dp|rf|rd_data1[9]~22_combout  & ((!\rvcpu|dp|alu|LessThan0~17_cout ) # (!\rvcpu|dp|srcbmux|y[9]~22_combout ))) # (!\rvcpu|dp|rf|rd_data1[9]~22_combout  & (!\rvcpu|dp|srcbmux|y[9]~22_combout  & 
// !\rvcpu|dp|alu|LessThan0~17_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[9]~22_combout ),
	.datab(\rvcpu|dp|srcbmux|y[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~17_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~19 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~21 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~21_cout  = CARRY((\rvcpu|dp|rf|rd_data1[10]~21_combout  & (\rvcpu|dp|srcbmux|y[10]~21_combout  & !\rvcpu|dp|alu|LessThan0~19_cout )) # (!\rvcpu|dp|rf|rd_data1[10]~21_combout  & ((\rvcpu|dp|srcbmux|y[10]~21_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~19_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[10]~21_combout ),
	.datab(\rvcpu|dp|srcbmux|y[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~19_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~23 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~23_cout  = CARRY((\rvcpu|dp|rf|rd_data1[11]~20_combout  & ((!\rvcpu|dp|alu|LessThan0~21_cout ) # (!\rvcpu|dp|srcbmux|y[11]~20_combout ))) # (!\rvcpu|dp|rf|rd_data1[11]~20_combout  & (!\rvcpu|dp|srcbmux|y[11]~20_combout  & 
// !\rvcpu|dp|alu|LessThan0~21_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[11]~20_combout ),
	.datab(\rvcpu|dp|srcbmux|y[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~21_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~23 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~25 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~25_cout  = CARRY((\rvcpu|dp|rf|rd_data1[12]~19_combout  & (\rvcpu|dp|srcbmux|y[12]~19_combout  & !\rvcpu|dp|alu|LessThan0~23_cout )) # (!\rvcpu|dp|rf|rd_data1[12]~19_combout  & ((\rvcpu|dp|srcbmux|y[12]~19_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~23_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[12]~19_combout ),
	.datab(\rvcpu|dp|srcbmux|y[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~23_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~25 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~27 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~27_cout  = CARRY((\rvcpu|dp|rf|rd_data1[13]~18_combout  & ((!\rvcpu|dp|alu|LessThan0~25_cout ) # (!\rvcpu|dp|srcbmux|y[13]~18_combout ))) # (!\rvcpu|dp|rf|rd_data1[13]~18_combout  & (!\rvcpu|dp|srcbmux|y[13]~18_combout  & 
// !\rvcpu|dp|alu|LessThan0~25_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[13]~18_combout ),
	.datab(\rvcpu|dp|srcbmux|y[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~25_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~27 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~29 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~29_cout  = CARRY((\rvcpu|dp|rf|rd_data1[14]~17_combout  & (\rvcpu|dp|srcbmux|y[14]~17_combout  & !\rvcpu|dp|alu|LessThan0~27_cout )) # (!\rvcpu|dp|rf|rd_data1[14]~17_combout  & ((\rvcpu|dp|srcbmux|y[14]~17_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~27_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[14]~17_combout ),
	.datab(\rvcpu|dp|srcbmux|y[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~27_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~31 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~31_cout  = CARRY((\rvcpu|dp|rf|rd_data1[15]~16_combout  & ((!\rvcpu|dp|alu|LessThan0~29_cout ) # (!\rvcpu|dp|srcbmux|y[15]~16_combout ))) # (!\rvcpu|dp|rf|rd_data1[15]~16_combout  & (!\rvcpu|dp|srcbmux|y[15]~16_combout  & 
// !\rvcpu|dp|alu|LessThan0~29_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[15]~16_combout ),
	.datab(\rvcpu|dp|srcbmux|y[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~29_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~31_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~31 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~33 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~33_cout  = CARRY((\rvcpu|dp|rf|rd_data1[16]~15_combout  & (\rvcpu|dp|srcbmux|y[16]~15_combout  & !\rvcpu|dp|alu|LessThan0~31_cout )) # (!\rvcpu|dp|rf|rd_data1[16]~15_combout  & ((\rvcpu|dp|srcbmux|y[16]~15_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~31_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[16]~15_combout ),
	.datab(\rvcpu|dp|srcbmux|y[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~31_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~33_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~33 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~35 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~35_cout  = CARRY((\rvcpu|dp|rf|rd_data1[17]~14_combout  & ((!\rvcpu|dp|alu|LessThan0~33_cout ) # (!\rvcpu|dp|srcbmux|y[17]~14_combout ))) # (!\rvcpu|dp|rf|rd_data1[17]~14_combout  & (!\rvcpu|dp|srcbmux|y[17]~14_combout  & 
// !\rvcpu|dp|alu|LessThan0~33_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[17]~14_combout ),
	.datab(\rvcpu|dp|srcbmux|y[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~33_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~35_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~35 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~37 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~37_cout  = CARRY((\rvcpu|dp|rf|rd_data1[18]~13_combout  & (\rvcpu|dp|srcbmux|y[18]~13_combout  & !\rvcpu|dp|alu|LessThan0~35_cout )) # (!\rvcpu|dp|rf|rd_data1[18]~13_combout  & ((\rvcpu|dp|srcbmux|y[18]~13_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~35_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[18]~13_combout ),
	.datab(\rvcpu|dp|srcbmux|y[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~35_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~37_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~37 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~39 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~39_cout  = CARRY((\rvcpu|dp|rf|rd_data1[19]~12_combout  & ((!\rvcpu|dp|alu|LessThan0~37_cout ) # (!\rvcpu|dp|srcbmux|y[19]~12_combout ))) # (!\rvcpu|dp|rf|rd_data1[19]~12_combout  & (!\rvcpu|dp|srcbmux|y[19]~12_combout  & 
// !\rvcpu|dp|alu|LessThan0~37_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[19]~12_combout ),
	.datab(\rvcpu|dp|srcbmux|y[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~37_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~39_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~39 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~41 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~41_cout  = CARRY((\rvcpu|dp|rf|rd_data1[20]~11_combout  & (\rvcpu|dp|srcbmux|y[20]~11_combout  & !\rvcpu|dp|alu|LessThan0~39_cout )) # (!\rvcpu|dp|rf|rd_data1[20]~11_combout  & ((\rvcpu|dp|srcbmux|y[20]~11_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~39_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[20]~11_combout ),
	.datab(\rvcpu|dp|srcbmux|y[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~39_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~41_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~41 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~43 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~43_cout  = CARRY((\rvcpu|dp|rf|rd_data1[21]~10_combout  & ((!\rvcpu|dp|alu|LessThan0~41_cout ) # (!\rvcpu|dp|srcbmux|y[21]~10_combout ))) # (!\rvcpu|dp|rf|rd_data1[21]~10_combout  & (!\rvcpu|dp|srcbmux|y[21]~10_combout  & 
// !\rvcpu|dp|alu|LessThan0~41_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[21]~10_combout ),
	.datab(\rvcpu|dp|srcbmux|y[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~41_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~43_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~43 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~45 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~45_cout  = CARRY((\rvcpu|dp|rf|rd_data1[22]~9_combout  & (\rvcpu|dp|srcbmux|y[22]~9_combout  & !\rvcpu|dp|alu|LessThan0~43_cout )) # (!\rvcpu|dp|rf|rd_data1[22]~9_combout  & ((\rvcpu|dp|srcbmux|y[22]~9_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~43_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[22]~9_combout ),
	.datab(\rvcpu|dp|srcbmux|y[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~43_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~45_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~45 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~47 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~47_cout  = CARRY((\rvcpu|dp|rf|rd_data1[23]~8_combout  & ((!\rvcpu|dp|alu|LessThan0~45_cout ) # (!\rvcpu|dp|srcbmux|y[23]~8_combout ))) # (!\rvcpu|dp|rf|rd_data1[23]~8_combout  & (!\rvcpu|dp|srcbmux|y[23]~8_combout  & 
// !\rvcpu|dp|alu|LessThan0~45_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[23]~8_combout ),
	.datab(\rvcpu|dp|srcbmux|y[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~45_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~47_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~47 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~49 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~49_cout  = CARRY((\rvcpu|dp|rf|rd_data1[24]~7_combout  & (\rvcpu|dp|srcbmux|y[24]~7_combout  & !\rvcpu|dp|alu|LessThan0~47_cout )) # (!\rvcpu|dp|rf|rd_data1[24]~7_combout  & ((\rvcpu|dp|srcbmux|y[24]~7_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~47_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[24]~7_combout ),
	.datab(\rvcpu|dp|srcbmux|y[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~47_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~49_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~49 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~51 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~51_cout  = CARRY((\rvcpu|dp|rf|rd_data1[25]~6_combout  & ((!\rvcpu|dp|alu|LessThan0~49_cout ) # (!\rvcpu|dp|srcbmux|y[25]~6_combout ))) # (!\rvcpu|dp|rf|rd_data1[25]~6_combout  & (!\rvcpu|dp|srcbmux|y[25]~6_combout  & 
// !\rvcpu|dp|alu|LessThan0~49_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[25]~6_combout ),
	.datab(\rvcpu|dp|srcbmux|y[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~49_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~51_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~51 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~53 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~53_cout  = CARRY((\rvcpu|dp|rf|rd_data1[26]~5_combout  & (\rvcpu|dp|srcbmux|y[26]~5_combout  & !\rvcpu|dp|alu|LessThan0~51_cout )) # (!\rvcpu|dp|rf|rd_data1[26]~5_combout  & ((\rvcpu|dp|srcbmux|y[26]~5_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~51_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[26]~5_combout ),
	.datab(\rvcpu|dp|srcbmux|y[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~51_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~53_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~53 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~55 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~55_cout  = CARRY((\rvcpu|dp|rf|rd_data1[27]~4_combout  & ((!\rvcpu|dp|alu|LessThan0~53_cout ) # (!\rvcpu|dp|srcbmux|y[27]~4_combout ))) # (!\rvcpu|dp|rf|rd_data1[27]~4_combout  & (!\rvcpu|dp|srcbmux|y[27]~4_combout  & 
// !\rvcpu|dp|alu|LessThan0~53_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[27]~4_combout ),
	.datab(\rvcpu|dp|srcbmux|y[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~53_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~55_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~55 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~57 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~57_cout  = CARRY((\rvcpu|dp|rf|rd_data1[28]~3_combout  & (\rvcpu|dp|srcbmux|y[28]~3_combout  & !\rvcpu|dp|alu|LessThan0~55_cout )) # (!\rvcpu|dp|rf|rd_data1[28]~3_combout  & ((\rvcpu|dp|srcbmux|y[28]~3_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~55_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[28]~3_combout ),
	.datab(\rvcpu|dp|srcbmux|y[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~55_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~57_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~57 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~59 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~59_cout  = CARRY((\rvcpu|dp|rf|rd_data1[29]~2_combout  & ((!\rvcpu|dp|alu|LessThan0~57_cout ) # (!\rvcpu|dp|srcbmux|y[29]~2_combout ))) # (!\rvcpu|dp|rf|rd_data1[29]~2_combout  & (!\rvcpu|dp|srcbmux|y[29]~2_combout  & 
// !\rvcpu|dp|alu|LessThan0~57_cout )))

	.dataa(\rvcpu|dp|rf|rd_data1[29]~2_combout ),
	.datab(\rvcpu|dp|srcbmux|y[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~57_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~59_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~59 .lut_mask = 16'h002B;
defparam \rvcpu|dp|alu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~61 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~61_cout  = CARRY((\rvcpu|dp|rf|rd_data1[30]~1_combout  & (\rvcpu|dp|srcbmux|y[30]~1_combout  & !\rvcpu|dp|alu|LessThan0~59_cout )) # (!\rvcpu|dp|rf|rd_data1[30]~1_combout  & ((\rvcpu|dp|srcbmux|y[30]~1_combout ) # 
// (!\rvcpu|dp|alu|LessThan0~59_cout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[30]~1_combout ),
	.datab(\rvcpu|dp|srcbmux|y[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|alu|LessThan0~59_cout ),
	.combout(),
	.cout(\rvcpu|dp|alu|LessThan0~61_cout ));
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~61 .lut_mask = 16'h004D;
defparam \rvcpu|dp|alu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|LessThan0~62 (
// Equation(s):
// \rvcpu|dp|alu|LessThan0~62_combout  = (\rvcpu|dp|rf|rd_data1[31]~0_combout  & ((\rvcpu|dp|srcbmux|y[31]~0_combout ) # (\rvcpu|dp|alu|LessThan0~61_cout ))) # (!\rvcpu|dp|rf|rd_data1[31]~0_combout  & (\rvcpu|dp|srcbmux|y[31]~0_combout  & 
// \rvcpu|dp|alu|LessThan0~61_cout ))

	.dataa(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.datab(\rvcpu|dp|srcbmux|y[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\rvcpu|dp|alu|LessThan0~61_cout ),
	.combout(\rvcpu|dp|alu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|LessThan0~62 .lut_mask = 16'hE8E8;
defparam \rvcpu|dp|alu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux31~2 (
// Equation(s):
// \rvcpu|dp|alu|Mux31~2_combout  = (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|dp|alu|LessThan0~62_combout  & ((\rvcpu|dp|rf|rd_data1[31]~0_combout ) # (\rvcpu|dp|srcbmux|y[31]~0_combout ))) # (!\rvcpu|dp|alu|LessThan0~62_combout  & 
// (\rvcpu|dp|rf|rd_data1[31]~0_combout  & \rvcpu|dp|srcbmux|y[31]~0_combout ))))

	.dataa(\rvcpu|dp|alu|LessThan0~62_combout ),
	.datab(\rvcpu|dp|rf|rd_data1[31]~0_combout ),
	.datac(\rvcpu|dp|srcbmux|y[31]~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux31~2 .lut_mask = 16'h00E8;
defparam \rvcpu|dp|alu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux31~0 (
// Equation(s):
// \rvcpu|dp|alu|Mux31~0_combout  = (\rvcpu|c|ad|ALUControl[1]~3_combout  & (((\rvcpu|c|ad|Selector0~14_combout )))) # (!\rvcpu|c|ad|ALUControl[1]~3_combout  & ((\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Add1~0_combout )) # 
// (!\rvcpu|c|ad|Selector0~14_combout  & ((\rvcpu|dp|alu|Add0~0_combout )))))

	.dataa(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.datab(\rvcpu|dp|alu|Add1~0_combout ),
	.datac(\rvcpu|c|ad|Selector0~14_combout ),
	.datad(\rvcpu|dp|alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux31~0 .lut_mask = 16'hE5E0;
defparam \rvcpu|dp|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux31~1 (
// Equation(s):
// \rvcpu|dp|alu|Mux31~1_combout  = (\rvcpu|dp|rf|rd_data1[0]~31_combout  & ((\rvcpu|dp|alu|Mux31~0_combout ) # ((\rvcpu|dp|srcbmux|y[0]~35_combout  & \rvcpu|c|ad|ALUControl[1]~3_combout )))) # (!\rvcpu|dp|rf|rd_data1[0]~31_combout  & 
// (\rvcpu|dp|alu|Mux31~0_combout  & ((\rvcpu|dp|srcbmux|y[0]~35_combout ) # (!\rvcpu|c|ad|ALUControl[1]~3_combout ))))

	.dataa(\rvcpu|dp|rf|rd_data1[0]~31_combout ),
	.datab(\rvcpu|dp|srcbmux|y[0]~35_combout ),
	.datac(\rvcpu|dp|alu|Mux31~0_combout ),
	.datad(\rvcpu|c|ad|ALUControl[1]~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux31~1 .lut_mask = 16'hE8F0;
defparam \rvcpu|dp|alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|alu|Mux31~3 (
// Equation(s):
// \rvcpu|dp|alu|Mux31~3_combout  = (\rvcpu|c|ad|ALUControl[2]~2_combout  & (\rvcpu|c|ad|Selector0~14_combout  & (\rvcpu|dp|alu|Mux31~2_combout ))) # (!\rvcpu|c|ad|ALUControl[2]~2_combout  & (((\rvcpu|dp|alu|Mux31~1_combout ))))

	.dataa(\rvcpu|c|ad|Selector0~14_combout ),
	.datab(\rvcpu|dp|alu|Mux31~2_combout ),
	.datac(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datad(\rvcpu|dp|alu|Mux31~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|alu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|alu|Mux31~3 .lut_mask = 16'h8F80;
defparam \rvcpu|dp|alu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~2 (
// Equation(s):
// \rvcpu|c|PCSrc~2_combout  = (\rvcpu|c|ad|ALUControl[2]~2_combout ) # ((!\rvcpu|dp|alu|Mux0~2_combout  & (!\rvcpu|dp|alu|Mux2~2_combout  & !\rvcpu|dp|alu|Mux1~1_combout )))

	.dataa(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datab(\rvcpu|dp|alu|Mux0~2_combout ),
	.datac(\rvcpu|dp|alu|Mux2~2_combout ),
	.datad(\rvcpu|dp|alu|Mux1~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~2_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~2 .lut_mask = 16'hAAAB;
defparam \rvcpu|c|PCSrc~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~14 (
// Equation(s):
// \rvcpu|c|PCSrc~14_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~11_combout  & (!\rvcpu|dp|pcreg|q [2] & \rvcpu|c|md|controls~0_combout )))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~11_combout ),
	.datac(\rvcpu|dp|pcreg|q [2]),
	.datad(\rvcpu|c|md|controls~0_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~14_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~14 .lut_mask = 16'h0800;
defparam \rvcpu|c|PCSrc~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~3 (
// Equation(s):
// \rvcpu|c|PCSrc~3_combout  = (\rvcpu|dp|alu|Mux20~2_combout ) # ((\rvcpu|dp|alu|Mux18~2_combout ) # (\rvcpu|dp|alu|Mux16~2_combout ))

	.dataa(\rvcpu|dp|alu|Mux20~2_combout ),
	.datab(\rvcpu|dp|alu|Mux18~2_combout ),
	.datac(\rvcpu|dp|alu|Mux16~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~3_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~3 .lut_mask = 16'hFEFE;
defparam \rvcpu|c|PCSrc~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~4 (
// Equation(s):
// \rvcpu|c|PCSrc~4_combout  = (\rvcpu|dp|alu|Mux22~2_combout ) # ((\rvcpu|dp|alu|Mux21~1_combout ) # ((\rvcpu|dp|alu|Mux19~1_combout ) # (\rvcpu|c|PCSrc~3_combout )))

	.dataa(\rvcpu|dp|alu|Mux22~2_combout ),
	.datab(\rvcpu|dp|alu|Mux21~1_combout ),
	.datac(\rvcpu|dp|alu|Mux19~1_combout ),
	.datad(\rvcpu|c|PCSrc~3_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~4 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~5 (
// Equation(s):
// \rvcpu|c|PCSrc~5_combout  = (\rvcpu|c|ad|ALUControl[2]~2_combout ) # ((!\rvcpu|dp|alu|Mux17~1_combout  & (!\rvcpu|dp|alu|Mux15~1_combout  & !\rvcpu|c|PCSrc~4_combout )))

	.dataa(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datab(\rvcpu|dp|alu|Mux17~1_combout ),
	.datac(\rvcpu|dp|alu|Mux15~1_combout ),
	.datad(\rvcpu|c|PCSrc~4_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~5 .lut_mask = 16'hAAAB;
defparam \rvcpu|c|PCSrc~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~6 (
// Equation(s):
// \rvcpu|c|PCSrc~6_combout  = (\rvcpu|dp|alu|Mux30~2_combout ) # ((\rvcpu|dp|alu|Mux28~2_combout ) # ((\rvcpu|dp|alu|Mux26~2_combout ) # (\rvcpu|dp|alu|Mux24~2_combout )))

	.dataa(\rvcpu|dp|alu|Mux30~2_combout ),
	.datab(\rvcpu|dp|alu|Mux28~2_combout ),
	.datac(\rvcpu|dp|alu|Mux26~2_combout ),
	.datad(\rvcpu|dp|alu|Mux24~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~6 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~7 (
// Equation(s):
// \rvcpu|c|PCSrc~7_combout  = (\rvcpu|dp|alu|Mux29~1_combout ) # ((\rvcpu|dp|alu|Mux27~1_combout ) # ((\rvcpu|dp|alu|Mux25~1_combout ) # (\rvcpu|dp|alu|Mux23~1_combout )))

	.dataa(\rvcpu|dp|alu|Mux29~1_combout ),
	.datab(\rvcpu|dp|alu|Mux27~1_combout ),
	.datac(\rvcpu|dp|alu|Mux25~1_combout ),
	.datad(\rvcpu|dp|alu|Mux23~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~7 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~8 (
// Equation(s):
// \rvcpu|c|PCSrc~8_combout  = (\rvcpu|c|PCSrc~5_combout  & ((\rvcpu|c|ad|ALUControl[2]~2_combout ) # ((!\rvcpu|c|PCSrc~6_combout  & !\rvcpu|c|PCSrc~7_combout ))))

	.dataa(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datab(\rvcpu|c|PCSrc~5_combout ),
	.datac(\rvcpu|c|PCSrc~6_combout ),
	.datad(\rvcpu|c|PCSrc~7_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~8 .lut_mask = 16'h888C;
defparam \rvcpu|c|PCSrc~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~9 (
// Equation(s):
// \rvcpu|c|PCSrc~9_combout  = (\rvcpu|dp|alu|Mux14~2_combout ) # ((\rvcpu|dp|alu|Mux13~1_combout ) # ((\rvcpu|dp|alu|Mux12~2_combout ) # (\rvcpu|dp|alu|Mux11~1_combout )))

	.dataa(\rvcpu|dp|alu|Mux14~2_combout ),
	.datab(\rvcpu|dp|alu|Mux13~1_combout ),
	.datac(\rvcpu|dp|alu|Mux12~2_combout ),
	.datad(\rvcpu|dp|alu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~9 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~10 (
// Equation(s):
// \rvcpu|c|PCSrc~10_combout  = (\rvcpu|c|PCSrc~14_combout  & (\rvcpu|c|PCSrc~8_combout  & ((\rvcpu|c|ad|ALUControl[2]~2_combout ) # (!\rvcpu|c|PCSrc~9_combout ))))

	.dataa(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datab(\rvcpu|c|PCSrc~14_combout ),
	.datac(\rvcpu|c|PCSrc~8_combout ),
	.datad(\rvcpu|c|PCSrc~9_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~10 .lut_mask = 16'h80C0;
defparam \rvcpu|c|PCSrc~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~11 (
// Equation(s):
// \rvcpu|c|PCSrc~11_combout  = (\rvcpu|dp|alu|Mux10~2_combout ) # ((\rvcpu|dp|alu|Mux8~2_combout ) # ((\rvcpu|dp|alu|Mux6~2_combout ) # (\rvcpu|dp|alu|Mux4~2_combout )))

	.dataa(\rvcpu|dp|alu|Mux10~2_combout ),
	.datab(\rvcpu|dp|alu|Mux8~2_combout ),
	.datac(\rvcpu|dp|alu|Mux6~2_combout ),
	.datad(\rvcpu|dp|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~11_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~11 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~12 (
// Equation(s):
// \rvcpu|c|PCSrc~12_combout  = (\rvcpu|dp|alu|Mux9~1_combout ) # ((\rvcpu|dp|alu|Mux7~1_combout ) # ((\rvcpu|dp|alu|Mux5~1_combout ) # (\rvcpu|dp|alu|Mux3~1_combout )))

	.dataa(\rvcpu|dp|alu|Mux9~1_combout ),
	.datab(\rvcpu|dp|alu|Mux7~1_combout ),
	.datac(\rvcpu|dp|alu|Mux5~1_combout ),
	.datad(\rvcpu|dp|alu|Mux3~1_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~12_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~12 .lut_mask = 16'hFFFE;
defparam \rvcpu|c|PCSrc~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc~13 (
// Equation(s):
// \rvcpu|c|PCSrc~13_combout  = (\rvcpu|c|PCSrc~10_combout  & ((\rvcpu|c|ad|ALUControl[2]~2_combout ) # ((!\rvcpu|c|PCSrc~11_combout  & !\rvcpu|c|PCSrc~12_combout ))))

	.dataa(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.datab(\rvcpu|c|PCSrc~10_combout ),
	.datac(\rvcpu|c|PCSrc~11_combout ),
	.datad(\rvcpu|c|PCSrc~12_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~13_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc~13 .lut_mask = 16'h888C;
defparam \rvcpu|c|PCSrc~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|PCSrc (
// Equation(s):
// \rvcpu|c|PCSrc~combout  = ((!\rvcpu|dp|alu|Mux31~3_combout  & (\rvcpu|c|PCSrc~2_combout  & \rvcpu|c|PCSrc~13_combout ))) # (!\rvcpu|c|md|WideOr5~21_combout )

	.dataa(\rvcpu|c|md|WideOr5~21_combout ),
	.datab(\rvcpu|dp|alu|Mux31~3_combout ),
	.datac(\rvcpu|c|PCSrc~2_combout ),
	.datad(\rvcpu|c|PCSrc~13_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|PCSrc~combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|PCSrc .lut_mask = 16'h7555;
defparam \rvcpu|c|PCSrc .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[0] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcaddbranch|sum[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|c|PCSrc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[0] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[1]~2 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[1]~2_combout  = (\rvcpu|dp|ext|immext[1]~11_combout  & ((\rvcpu|dp|pcreg|q [1] & (\rvcpu|dp|pcaddbranch|sum[0]~1  & VCC)) # (!\rvcpu|dp|pcreg|q [1] & (!\rvcpu|dp|pcaddbranch|sum[0]~1 )))) # (!\rvcpu|dp|ext|immext[1]~11_combout  & 
// ((\rvcpu|dp|pcreg|q [1] & (!\rvcpu|dp|pcaddbranch|sum[0]~1 )) # (!\rvcpu|dp|pcreg|q [1] & ((\rvcpu|dp|pcaddbranch|sum[0]~1 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[1]~3  = CARRY((\rvcpu|dp|ext|immext[1]~11_combout  & (!\rvcpu|dp|pcreg|q [1] & !\rvcpu|dp|pcaddbranch|sum[0]~1 )) # (!\rvcpu|dp|ext|immext[1]~11_combout  & ((!\rvcpu|dp|pcaddbranch|sum[0]~1 ) # (!\rvcpu|dp|pcreg|q [1]))))

	.dataa(\rvcpu|dp|ext|immext[1]~11_combout ),
	.datab(\rvcpu|dp|pcreg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[0]~1 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[1]~2_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[1]~3 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[1]~2 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[1] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcaddbranch|sum[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rvcpu|c|PCSrc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[1] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[2]~4 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[2]~4_combout  = ((\rvcpu|dp|ext|immext[2]~10_combout  $ (\rvcpu|dp|pcreg|q [2] $ (!\rvcpu|dp|pcaddbranch|sum[1]~3 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[2]~5  = CARRY((\rvcpu|dp|ext|immext[2]~10_combout  & ((\rvcpu|dp|pcreg|q [2]) # (!\rvcpu|dp|pcaddbranch|sum[1]~3 ))) # (!\rvcpu|dp|ext|immext[2]~10_combout  & (\rvcpu|dp|pcreg|q [2] & !\rvcpu|dp|pcaddbranch|sum[1]~3 )))

	.dataa(\rvcpu|dp|ext|immext[2]~10_combout ),
	.datab(\rvcpu|dp|pcreg|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[1]~3 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[2]~4_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[2]~5 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[2]~4 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[3]~6 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[3]~6_combout  = (\rvcpu|dp|ext|immext[3]~9_combout  & ((\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcaddbranch|sum[2]~5  & VCC)) # (!\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcaddbranch|sum[2]~5 )))) # (!\rvcpu|dp|ext|immext[3]~9_combout  & 
// ((\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcaddbranch|sum[2]~5 )) # (!\rvcpu|dp|pcreg|q [3] & ((\rvcpu|dp|pcaddbranch|sum[2]~5 ) # (GND)))))
// \rvcpu|dp|pcaddbranch|sum[3]~7  = CARRY((\rvcpu|dp|ext|immext[3]~9_combout  & (!\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcaddbranch|sum[2]~5 )) # (!\rvcpu|dp|ext|immext[3]~9_combout  & ((!\rvcpu|dp|pcaddbranch|sum[2]~5 ) # (!\rvcpu|dp|pcreg|q [3]))))

	.dataa(\rvcpu|dp|ext|immext[3]~9_combout ),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[2]~5 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[3]~6_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[3]~7 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[3]~6 .lut_mask = 16'h9617;
defparam \rvcpu|dp|pcaddbranch|sum[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcaddbranch|sum[4]~8 (
// Equation(s):
// \rvcpu|dp|pcaddbranch|sum[4]~8_combout  = ((\rvcpu|dp|ext|immext[4]~7_combout  $ (\rvcpu|dp|pcreg|q [4] $ (!\rvcpu|dp|pcaddbranch|sum[3]~7 )))) # (GND)
// \rvcpu|dp|pcaddbranch|sum[4]~9  = CARRY((\rvcpu|dp|ext|immext[4]~7_combout  & ((\rvcpu|dp|pcreg|q [4]) # (!\rvcpu|dp|pcaddbranch|sum[3]~7 ))) # (!\rvcpu|dp|ext|immext[4]~7_combout  & (\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcaddbranch|sum[3]~7 )))

	.dataa(\rvcpu|dp|ext|immext[4]~7_combout ),
	.datab(\rvcpu|dp|pcreg|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rvcpu|dp|pcaddbranch|sum[3]~7 ),
	.combout(\rvcpu|dp|pcaddbranch|sum[4]~8_combout ),
	.cout(\rvcpu|dp|pcaddbranch|sum[4]~9 ));
// synopsys translate_off
defparam \rvcpu|dp|pcaddbranch|sum[4]~8 .lut_mask = 16'h698E;
defparam \rvcpu|dp|pcaddbranch|sum[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[5]~8 (
// Equation(s):
// \rvcpu|dp|pcmux|y[5]~8_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[5]~10_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[5]~6_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[5]~10_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[5]~6_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[5]~8 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[5] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[5] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~40 (
// Equation(s):
// \instrmem|instr_ram~40_combout  = (\rvcpu|dp|pcreg|q [4] & ((\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [3] & \rvcpu|dp|pcreg|q [5])) # (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~40 .lut_mask = 16'h2040;
defparam \instrmem|instr_ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[4]~7 (
// Equation(s):
// \rvcpu|dp|ext|immext[4]~7_combout  = (\rvcpu|dp|ext|immext~6_combout  & (\instrmem|instr_ram~29_combout  & (\instrmem|instr_ram~40_combout ))) # (!\rvcpu|dp|ext|immext~6_combout  & (((\instrmem|instr_ram~23_combout ))))

	.dataa(\instrmem|instr_ram~29_combout ),
	.datab(\instrmem|instr_ram~40_combout ),
	.datac(\instrmem|instr_ram~23_combout ),
	.datad(\rvcpu|dp|ext|immext~6_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[4]~7 .lut_mask = 16'h88F0;
defparam \rvcpu|dp|ext|immext[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[4]~7 (
// Equation(s):
// \rvcpu|dp|pcmux|y[4]~7_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[4]~8_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[4]~4_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[4]~8_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[4]~4_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[4]~7 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[4] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[4] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~13 (
// Equation(s):
// \instrmem|instr_ram~13_combout  = (!\rvcpu|dp|pcreg|q [4] & ((\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [3] & !\rvcpu|dp|pcreg|q [6])) # (!\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [6])))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~13 .lut_mask = 16'h0502;
defparam \instrmem|instr_ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[3]~8 (
// Equation(s):
// \rvcpu|dp|ext|immext[3]~8_combout  = (\instrmem|instr_ram~0_combout  & ((\rvcpu|dp|ext|immext~6_combout  & (\instrmem|instr_ram~41_combout )) # (!\rvcpu|dp|ext|immext~6_combout  & ((!\rvcpu|dp|pcreg|q [5])))))

	.dataa(\instrmem|instr_ram~41_combout ),
	.datab(\rvcpu|dp|pcreg|q [5]),
	.datac(\instrmem|instr_ram~0_combout ),
	.datad(\rvcpu|dp|ext|immext~6_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[3]~8 .lut_mask = 16'hA030;
defparam \rvcpu|dp|ext|immext[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[3]~9 (
// Equation(s):
// \rvcpu|dp|ext|immext[3]~9_combout  = (\rvcpu|dp|ext|immext[3]~8_combout  & ((\rvcpu|dp|ext|immext~6_combout  & (!\rvcpu|dp|pcreg|q [6])) # (!\rvcpu|dp|ext|immext~6_combout  & ((\instrmem|instr_ram~13_combout )))))

	.dataa(\rvcpu|dp|pcreg|q [6]),
	.datab(\instrmem|instr_ram~13_combout ),
	.datac(\rvcpu|dp|ext|immext~6_combout ),
	.datad(\rvcpu|dp|ext|immext[3]~8_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[3]~9 .lut_mask = 16'h5C00;
defparam \rvcpu|dp|ext|immext[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[3]~6 (
// Equation(s):
// \rvcpu|dp|pcmux|y[3]~6_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[3]~6_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[3]~2_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[3]~6_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[3]~2_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[3]~6 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[3] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[3] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~37 (
// Equation(s):
// \instrmem|instr_ram~37_combout  = (\rvcpu|dp|pcreg|q [2] & (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] & \rvcpu|dp|pcreg|q [5]))) # (!\rvcpu|dp|pcreg|q [2] & (\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] $ (!\rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~37 .lut_mask = 16'h6004;
defparam \instrmem|instr_ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~50 (
// Equation(s):
// \instrmem|instr_ram~50_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~37_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~37_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~50 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[6]~4 (
// Equation(s):
// \rvcpu|dp|pcmux|y[6]~4_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[6]~12_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[6]~8_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[6]~12_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[6]~8_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[6]~4 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[6] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[6] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~29 (
// Equation(s):
// \instrmem|instr_ram~29_combout  = (\instrmem|instr_ram~0_combout  & !\rvcpu|dp|pcreg|q [6])

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~29_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~29 .lut_mask = 16'h00AA;
defparam \instrmem|instr_ram~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|ext|immext[2]~10 (
// Equation(s):
// \rvcpu|dp|ext|immext[2]~10_combout  = (\instrmem|instr_ram~29_combout  & ((\rvcpu|dp|ext|immext~6_combout  & (\instrmem|instr_ram~42_combout )) # (!\rvcpu|dp|ext|immext~6_combout  & ((!\instrmem|instr_ram~15_combout )))))

	.dataa(\instrmem|instr_ram~29_combout ),
	.datab(\instrmem|instr_ram~42_combout ),
	.datac(\rvcpu|dp|ext|immext~6_combout ),
	.datad(\instrmem|instr_ram~15_combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|ext|immext[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|ext|immext[2]~10 .lut_mask = 16'h808A;
defparam \rvcpu|dp|ext|immext[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[2]~5 (
// Equation(s):
// \rvcpu|dp|pcmux|y[2]~5_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[2]~4_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[2]~0_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[2]~4_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[2]~0_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[2]~5 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[2] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[2] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~26 (
// Equation(s):
// \instrmem|instr_ram~26_combout  = (!\rvcpu|dp|pcreg|q [2] & ((\rvcpu|dp|pcreg|q [3] & (!\rvcpu|dp|pcreg|q [4] & !\rvcpu|dp|pcreg|q [5])) # (!\rvcpu|dp|pcreg|q [3] & (\rvcpu|dp|pcreg|q [4] & \rvcpu|dp|pcreg|q [5]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~26 .lut_mask = 16'h1004;
defparam \instrmem|instr_ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~49 (
// Equation(s):
// \instrmem|instr_ram~49_combout  = (\instrmem|instr_ram~0_combout  & (\instrmem|instr_ram~26_combout  & !\rvcpu|dp|pcreg|q [6]))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(\instrmem|instr_ram~26_combout ),
	.datac(gnd),
	.datad(\rvcpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~49 .lut_mask = 16'h0088;
defparam \instrmem|instr_ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|dp|pcmux|y[10]~0 (
// Equation(s):
// \rvcpu|dp|pcmux|y[10]~0_combout  = (\rvcpu|c|PCSrc~combout  & (\rvcpu|dp|pcaddbranch|sum[10]~20_combout )) # (!\rvcpu|c|PCSrc~combout  & ((\rvcpu|dp|pcadd4|sum[10]~16_combout )))

	.dataa(\rvcpu|dp|pcaddbranch|sum[10]~20_combout ),
	.datab(\rvcpu|dp|pcadd4|sum[10]~16_combout ),
	.datac(gnd),
	.datad(\rvcpu|c|PCSrc~combout ),
	.cin(gnd),
	.combout(\rvcpu|dp|pcmux|y[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|dp|pcmux|y[10]~0 .lut_mask = 16'hAACC;
defparam \rvcpu|dp|pcmux|y[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \rvcpu|dp|pcreg|q[10] (
	.clk(\clk~input_o ),
	.d(\rvcpu|dp|pcmux|y[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rvcpu|dp|pcreg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rvcpu|dp|pcreg|q[10] .is_wysiwyg = "true";
defparam \rvcpu|dp|pcreg|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~0 (
// Equation(s):
// \instrmem|instr_ram~0_combout  = (!\rvcpu|dp|pcreg|q [10] & (!\rvcpu|dp|pcreg|q [9] & (!\rvcpu|dp|pcreg|q [8] & !\rvcpu|dp|pcreg|q [7])))

	.dataa(\rvcpu|dp|pcreg|q [10]),
	.datab(\rvcpu|dp|pcreg|q [9]),
	.datac(\rvcpu|dp|pcreg|q [8]),
	.datad(\rvcpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~0 .lut_mask = 16'h0001;
defparam \instrmem|instr_ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~1 (
// Equation(s):
// \instrmem|instr_ram~1_combout  = (\rvcpu|dp|pcreg|q [5]) # ((\rvcpu|dp|pcreg|q [4] & ((\rvcpu|dp|pcreg|q [2]) # (\rvcpu|dp|pcreg|q [3]))))

	.dataa(\rvcpu|dp|pcreg|q [2]),
	.datab(\rvcpu|dp|pcreg|q [3]),
	.datac(\rvcpu|dp|pcreg|q [4]),
	.datad(\rvcpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\instrmem|instr_ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~1 .lut_mask = 16'hFFE0;
defparam \instrmem|instr_ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \instrmem|instr_ram~2 (
// Equation(s):
// \instrmem|instr_ram~2_combout  = (\instrmem|instr_ram~0_combout  & ((!\instrmem|instr_ram~1_combout ) # (!\rvcpu|dp|pcreg|q [6])))

	.dataa(\instrmem|instr_ram~0_combout ),
	.datab(gnd),
	.datac(\rvcpu|dp|pcreg|q [6]),
	.datad(\instrmem|instr_ram~1_combout ),
	.cin(gnd),
	.combout(\instrmem|instr_ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \instrmem|instr_ram~2 .lut_mask = 16'h0AAA;
defparam \instrmem|instr_ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \rvcpu|c|md|controls~0 (
// Equation(s):
// \rvcpu|c|md|controls~0_combout  = (\instrmem|instr_ram~2_combout  & (\instrmem|instr_ram~5_combout  & (!\instrmem|instr_ram~7_combout  & !\instrmem|instr_ram~10_combout )))

	.dataa(\instrmem|instr_ram~2_combout ),
	.datab(\instrmem|instr_ram~5_combout ),
	.datac(\instrmem|instr_ram~7_combout ),
	.datad(\instrmem|instr_ram~10_combout ),
	.cin(gnd),
	.combout(\rvcpu|c|md|controls~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvcpu|c|md|controls~0 .lut_mask = 16'h0008;
defparam \rvcpu|c|md|controls~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \MemWrite~0 (
// Equation(s):
// \MemWrite~0_combout  = (\reset~input_o  & ((\Ext_MemWrite~input_o ) # ((\rvcpu|c|md|controls~0_combout  & !\instrmem|instr_ram~12_combout )))) # (!\reset~input_o  & (((\rvcpu|c|md|controls~0_combout  & !\instrmem|instr_ram~12_combout ))))

	.dataa(\reset~input_o ),
	.datab(\Ext_MemWrite~input_o ),
	.datac(\rvcpu|c|md|controls~0_combout ),
	.datad(\instrmem|instr_ram~12_combout ),
	.cin(gnd),
	.combout(\MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemWrite~0 .lut_mask = 16'h88F8;
defparam \MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[0]~input (
	.i(Ext_DataAdr[0]),
	.ibar(gnd),
	.o(\Ext_DataAdr[0]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[0]~input .bus_hold = "false";
defparam \Ext_DataAdr[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~0 (
// Equation(s):
// \DataAdr~0_combout  = (\reset~input_o  & (\Ext_DataAdr[0]~input_o )) # (!\reset~input_o  & ((\rvcpu|dp|alu|Mux31~3_combout )))

	.dataa(\Ext_DataAdr[0]~input_o ),
	.datab(\rvcpu|dp|alu|Mux31~3_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataAdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~0 .lut_mask = 16'hAACC;
defparam \DataAdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[1]~input (
	.i(Ext_DataAdr[1]),
	.ibar(gnd),
	.o(\Ext_DataAdr[1]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[1]~input .bus_hold = "false";
defparam \Ext_DataAdr[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~1 (
// Equation(s):
// \DataAdr~1_combout  = (\reset~input_o  & (\Ext_DataAdr[1]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux30~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[1]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux30~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~1 .lut_mask = 16'h88B8;
defparam \DataAdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[8]~input (
	.i(Ext_DataAdr[8]),
	.ibar(gnd),
	.o(\Ext_DataAdr[8]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[8]~input .bus_hold = "false";
defparam \Ext_DataAdr[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~8 (
// Equation(s):
// \DataAdr~8_combout  = (\reset~input_o  & (\Ext_DataAdr[8]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux23~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[8]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux23~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~8 .lut_mask = 16'h88B8;
defparam \DataAdr~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[9]~input (
	.i(Ext_DataAdr[9]),
	.ibar(gnd),
	.o(\Ext_DataAdr[9]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[9]~input .bus_hold = "false";
defparam \Ext_DataAdr[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~9 (
// Equation(s):
// \DataAdr~9_combout  = (\reset~input_o  & (\Ext_DataAdr[9]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux22~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[9]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux22~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~9 .lut_mask = 16'h88B8;
defparam \DataAdr~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[10]~input (
	.i(Ext_DataAdr[10]),
	.ibar(gnd),
	.o(\Ext_DataAdr[10]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[10]~input .bus_hold = "false";
defparam \Ext_DataAdr[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~10 (
// Equation(s):
// \DataAdr~10_combout  = (\reset~input_o  & (\Ext_DataAdr[10]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux21~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[10]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux21~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~10 .lut_mask = 16'h88B8;
defparam \DataAdr~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[11]~input (
	.i(Ext_DataAdr[11]),
	.ibar(gnd),
	.o(\Ext_DataAdr[11]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[11]~input .bus_hold = "false";
defparam \Ext_DataAdr[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~11 (
// Equation(s):
// \DataAdr~11_combout  = (\reset~input_o  & (\Ext_DataAdr[11]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux20~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[11]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux20~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~11_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~11 .lut_mask = 16'h88B8;
defparam \DataAdr~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[12]~input (
	.i(Ext_DataAdr[12]),
	.ibar(gnd),
	.o(\Ext_DataAdr[12]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[12]~input .bus_hold = "false";
defparam \Ext_DataAdr[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~12 (
// Equation(s):
// \DataAdr~12_combout  = (\reset~input_o  & (\Ext_DataAdr[12]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux19~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[12]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux19~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~12_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~12 .lut_mask = 16'h88B8;
defparam \DataAdr~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[13]~input (
	.i(Ext_DataAdr[13]),
	.ibar(gnd),
	.o(\Ext_DataAdr[13]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[13]~input .bus_hold = "false";
defparam \Ext_DataAdr[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~13 (
// Equation(s):
// \DataAdr~13_combout  = (\reset~input_o  & (\Ext_DataAdr[13]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux18~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[13]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux18~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~13_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~13 .lut_mask = 16'h88B8;
defparam \DataAdr~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[14]~input (
	.i(Ext_DataAdr[14]),
	.ibar(gnd),
	.o(\Ext_DataAdr[14]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[14]~input .bus_hold = "false";
defparam \Ext_DataAdr[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~14 (
// Equation(s):
// \DataAdr~14_combout  = (\reset~input_o  & (\Ext_DataAdr[14]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux17~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[14]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux17~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~14_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~14 .lut_mask = 16'h88B8;
defparam \DataAdr~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[15]~input (
	.i(Ext_DataAdr[15]),
	.ibar(gnd),
	.o(\Ext_DataAdr[15]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[15]~input .bus_hold = "false";
defparam \Ext_DataAdr[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~15 (
// Equation(s):
// \DataAdr~15_combout  = (\reset~input_o  & (\Ext_DataAdr[15]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux16~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[15]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux16~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~15_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~15 .lut_mask = 16'h88B8;
defparam \DataAdr~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[16]~input (
	.i(Ext_DataAdr[16]),
	.ibar(gnd),
	.o(\Ext_DataAdr[16]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[16]~input .bus_hold = "false";
defparam \Ext_DataAdr[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~16 (
// Equation(s):
// \DataAdr~16_combout  = (\reset~input_o  & (\Ext_DataAdr[16]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux15~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[16]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux15~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~16_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~16 .lut_mask = 16'h88B8;
defparam \DataAdr~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[17]~input (
	.i(Ext_DataAdr[17]),
	.ibar(gnd),
	.o(\Ext_DataAdr[17]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[17]~input .bus_hold = "false";
defparam \Ext_DataAdr[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~17 (
// Equation(s):
// \DataAdr~17_combout  = (\reset~input_o  & (\Ext_DataAdr[17]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux14~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[17]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux14~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~17_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~17 .lut_mask = 16'h88B8;
defparam \DataAdr~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[18]~input (
	.i(Ext_DataAdr[18]),
	.ibar(gnd),
	.o(\Ext_DataAdr[18]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[18]~input .bus_hold = "false";
defparam \Ext_DataAdr[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~18 (
// Equation(s):
// \DataAdr~18_combout  = (\reset~input_o  & (\Ext_DataAdr[18]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux13~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[18]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux13~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~18_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~18 .lut_mask = 16'h88B8;
defparam \DataAdr~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[19]~input (
	.i(Ext_DataAdr[19]),
	.ibar(gnd),
	.o(\Ext_DataAdr[19]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[19]~input .bus_hold = "false";
defparam \Ext_DataAdr[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~19 (
// Equation(s):
// \DataAdr~19_combout  = (\reset~input_o  & (\Ext_DataAdr[19]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux12~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[19]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux12~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~19_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~19 .lut_mask = 16'h88B8;
defparam \DataAdr~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[20]~input (
	.i(Ext_DataAdr[20]),
	.ibar(gnd),
	.o(\Ext_DataAdr[20]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[20]~input .bus_hold = "false";
defparam \Ext_DataAdr[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~20 (
// Equation(s):
// \DataAdr~20_combout  = (\reset~input_o  & (\Ext_DataAdr[20]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux11~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[20]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux11~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~20_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~20 .lut_mask = 16'h88B8;
defparam \DataAdr~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[21]~input (
	.i(Ext_DataAdr[21]),
	.ibar(gnd),
	.o(\Ext_DataAdr[21]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[21]~input .bus_hold = "false";
defparam \Ext_DataAdr[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~21 (
// Equation(s):
// \DataAdr~21_combout  = (\reset~input_o  & (\Ext_DataAdr[21]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux10~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[21]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux10~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~21_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~21 .lut_mask = 16'h88B8;
defparam \DataAdr~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[22]~input (
	.i(Ext_DataAdr[22]),
	.ibar(gnd),
	.o(\Ext_DataAdr[22]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[22]~input .bus_hold = "false";
defparam \Ext_DataAdr[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~22 (
// Equation(s):
// \DataAdr~22_combout  = (\reset~input_o  & (\Ext_DataAdr[22]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux9~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[22]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux9~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~22_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~22 .lut_mask = 16'h88B8;
defparam \DataAdr~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[23]~input (
	.i(Ext_DataAdr[23]),
	.ibar(gnd),
	.o(\Ext_DataAdr[23]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[23]~input .bus_hold = "false";
defparam \Ext_DataAdr[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~23 (
// Equation(s):
// \DataAdr~23_combout  = (\reset~input_o  & (\Ext_DataAdr[23]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux8~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[23]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux8~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~23_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~23 .lut_mask = 16'h88B8;
defparam \DataAdr~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[24]~input (
	.i(Ext_DataAdr[24]),
	.ibar(gnd),
	.o(\Ext_DataAdr[24]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[24]~input .bus_hold = "false";
defparam \Ext_DataAdr[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~24 (
// Equation(s):
// \DataAdr~24_combout  = (\reset~input_o  & (\Ext_DataAdr[24]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux7~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[24]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux7~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~24_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~24 .lut_mask = 16'h88B8;
defparam \DataAdr~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[25]~input (
	.i(Ext_DataAdr[25]),
	.ibar(gnd),
	.o(\Ext_DataAdr[25]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[25]~input .bus_hold = "false";
defparam \Ext_DataAdr[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~25 (
// Equation(s):
// \DataAdr~25_combout  = (\reset~input_o  & (\Ext_DataAdr[25]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux6~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[25]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux6~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~25_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~25 .lut_mask = 16'h88B8;
defparam \DataAdr~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[26]~input (
	.i(Ext_DataAdr[26]),
	.ibar(gnd),
	.o(\Ext_DataAdr[26]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[26]~input .bus_hold = "false";
defparam \Ext_DataAdr[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~26 (
// Equation(s):
// \DataAdr~26_combout  = (\reset~input_o  & (\Ext_DataAdr[26]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux5~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[26]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux5~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~26_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~26 .lut_mask = 16'h88B8;
defparam \DataAdr~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[27]~input (
	.i(Ext_DataAdr[27]),
	.ibar(gnd),
	.o(\Ext_DataAdr[27]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[27]~input .bus_hold = "false";
defparam \Ext_DataAdr[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~27 (
// Equation(s):
// \DataAdr~27_combout  = (\reset~input_o  & (\Ext_DataAdr[27]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux4~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[27]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux4~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~27_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~27 .lut_mask = 16'h88B8;
defparam \DataAdr~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[28]~input (
	.i(Ext_DataAdr[28]),
	.ibar(gnd),
	.o(\Ext_DataAdr[28]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[28]~input .bus_hold = "false";
defparam \Ext_DataAdr[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~28 (
// Equation(s):
// \DataAdr~28_combout  = (\reset~input_o  & (\Ext_DataAdr[28]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux3~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[28]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux3~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~28_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~28 .lut_mask = 16'h88B8;
defparam \DataAdr~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[29]~input (
	.i(Ext_DataAdr[29]),
	.ibar(gnd),
	.o(\Ext_DataAdr[29]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[29]~input .bus_hold = "false";
defparam \Ext_DataAdr[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~29 (
// Equation(s):
// \DataAdr~29_combout  = (\reset~input_o  & (\Ext_DataAdr[29]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux2~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[29]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux2~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~29_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~29 .lut_mask = 16'h88B8;
defparam \DataAdr~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[30]~input (
	.i(Ext_DataAdr[30]),
	.ibar(gnd),
	.o(\Ext_DataAdr[30]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[30]~input .bus_hold = "false";
defparam \Ext_DataAdr[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~30 (
// Equation(s):
// \DataAdr~30_combout  = (\reset~input_o  & (\Ext_DataAdr[30]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux1~1_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[30]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux1~1_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~30_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~30 .lut_mask = 16'h88B8;
defparam \DataAdr~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Ext_DataAdr[31]~input (
	.i(Ext_DataAdr[31]),
	.ibar(gnd),
	.o(\Ext_DataAdr[31]~input_o ));
// synopsys translate_off
defparam \Ext_DataAdr[31]~input .bus_hold = "false";
defparam \Ext_DataAdr[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \DataAdr~31 (
// Equation(s):
// \DataAdr~31_combout  = (\reset~input_o  & (\Ext_DataAdr[31]~input_o )) # (!\reset~input_o  & (((\rvcpu|dp|alu|Mux0~2_combout  & !\rvcpu|c|ad|ALUControl[2]~2_combout ))))

	.dataa(\Ext_DataAdr[31]~input_o ),
	.datab(\reset~input_o ),
	.datac(\rvcpu|dp|alu|Mux0~2_combout ),
	.datad(\rvcpu|c|ad|ALUControl[2]~2_combout ),
	.cin(gnd),
	.combout(\DataAdr~31_combout ),
	.cout());
// synopsys translate_off
defparam \DataAdr~31 .lut_mask = 16'h88B8;
defparam \DataAdr~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
