---
title: "PLL Design for Frequency Generation in Cadence"
description: "Designed a PLL for frequency generation (200 MHz to 1.6 GHz) with optimized settling times and low power consumption."
github: "https://github.com/salekinchowdhury/PLL-Design-for-Frequency-Generation-Cadence"
layout: single
order: 1
---

## Project Overview

- **Frequency Range**: 200 MHz to 1.6 GHz
- **Supply Voltage**: 1.2 V
- **Settling Times**:
  - Slow-Slow (SS): 873 ns
  - Typical-Typical (TT): 715 ns
  - Fast-Fast (FF): 507 ns
- **Power Consumption**:
  - SS: 110.5 µW
  - TT: 163.4 µW
  - FF: 215.3 µW
- **Optimization**: Low power and fast settling across PVT variations
