// Seed: 2971461390
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5
);
  always @(negedge 1) begin
    id_5 = id_0;
    disable id_7;
    id_7 = 1;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wor id_12,
    input wor id_13
);
  assign id_5 = id_9;
  module_0(
      id_8, id_10, id_6, id_9, id_9, id_0
  );
endmodule
