// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_q1,
        a_offset,
        a_address0,
        a_ce0,
        a_we0,
        a_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] buf_r_address0;
output   buf_r_ce0;
input  [7:0] buf_r_q0;
output  [9:0] buf_r_address1;
output   buf_r_ce1;
input  [7:0] buf_r_q1;
input  [1:0] a_offset;
output  [9:0] a_address0;
output   a_ce0;
output   a_we0;
output  [18:0] a_d0;

reg ap_idle;
reg[9:0] buf_r_address0;
reg buf_r_ce0;
reg[9:0] buf_r_address1;
reg buf_r_ce1;
reg[9:0] a_address0;
reg a_ce0;
reg a_we0;
reg[18:0] a_d0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln854_fu_260_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
reg   [7:0] reg_244;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln854_reg_720;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
reg   [7:0] reg_248;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln855_fu_276_p1;
reg   [5:0] trunc_ln855_reg_724;
wire   [9:0] add_ln855_fu_292_p2;
reg   [9:0] add_ln855_reg_730;
wire   [7:0] shl_ln_fu_397_p3;
reg   [7:0] shl_ln_reg_771;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln855_1_fu_298_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln856_fu_309_p1;
wire   [63:0] zext_ln857_fu_324_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln861_fu_334_p1;
wire   [63:0] zext_ln855_2_fu_347_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln862_fu_375_p1;
wire   [63:0] zext_ln866_fu_385_p1;
wire   [63:0] zext_ln860_2_fu_431_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln867_fu_495_p1;
wire   [63:0] zext_ln871_fu_505_p1;
wire   [63:0] zext_ln865_2_fu_543_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln872_fu_607_p1;
wire   [63:0] zext_ln870_2_fu_645_p1;
reg   [6:0] i_fu_116;
wire   [6:0] add_ln854_fu_266_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_30;
wire   [18:0] sub_ln875_fu_390_p2;
wire   [18:0] sub_ln876_fu_510_p2;
wire   [18:0] sub_ln877_fu_612_p2;
wire   [18:0] sub_ln878_fu_698_p2;
wire   [8:0] shl_ln855_1_fu_280_p3;
wire   [9:0] zext_ln855_fu_288_p1;
wire   [9:0] i_62_cast1_fu_272_p1;
wire   [9:0] add_ln856_fu_303_p2;
wire   [9:0] add_ln857_fu_319_p2;
wire   [9:0] add_ln861_fu_329_p2;
wire   [9:0] tmp_387_fu_339_p4;
wire   [1:0] trunc_ln858_fu_352_p1;
wire   [17:0] tmp_s_fu_356_p4;
wire   [9:0] add_ln862_fu_370_p2;
wire   [9:0] add_ln866_fu_380_p2;
wire   [18:0] zext_ln860_fu_366_p1;
wire   [5:0] lshr_ln_fu_404_p4;
wire   [7:0] or_ln860_fu_418_p2;
wire   [9:0] tmp_388_fu_424_p3;
wire   [7:0] zext_ln860_1_fu_414_p1;
wire   [2:0] trunc_ln861_fu_436_p1;
wire   [8:0] tmp_fu_452_p3;
wire   [8:0] tmp_389_fu_444_p3;
wire   [3:0] trunc_ln863_fu_440_p1;
wire   [4:0] tmp_421_fu_466_p4;
wire   [8:0] or_ln863_fu_460_p2;
wire   [17:0] or_ln_fu_476_p4;
wire   [9:0] add_ln867_fu_490_p2;
wire   [9:0] add_ln871_fu_500_p2;
wire   [18:0] zext_ln865_fu_486_p1;
wire   [3:0] lshr_ln7_fu_517_p4;
wire   [7:0] or_ln865_fu_531_p2;
wire   [9:0] tmp_390_fu_536_p3;
wire   [7:0] zext_ln865_1_fu_527_p1;
wire   [4:0] trunc_ln866_fu_548_p1;
wire   [8:0] tmp_422_fu_564_p3;
wire   [8:0] tmp_391_fu_556_p3;
wire   [5:0] trunc_ln868_fu_552_p1;
wire   [2:0] tmp_423_fu_578_p4;
wire   [8:0] or_ln868_fu_572_p2;
wire   [17:0] or_ln8_fu_588_p4;
wire   [9:0] add_ln872_fu_602_p2;
wire   [18:0] zext_ln870_fu_598_p1;
wire   [1:0] lshr_ln8_fu_619_p4;
wire   [7:0] or_ln870_fu_633_p2;
wire   [9:0] tmp_392_fu_638_p3;
wire   [7:0] zext_ln870_1_fu_629_p1;
wire   [6:0] trunc_ln871_fu_650_p1;
wire   [8:0] tmp_424_fu_662_p3;
wire   [8:0] tmp_393_fu_654_p3;
wire   [0:0] tmp_425_fu_676_p3;
wire   [8:0] or_ln872_fu_670_p2;
wire   [17:0] or_ln9_fu_684_p4;
wire   [18:0] zext_ln875_fu_694_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln854_fu_260_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_116 <= add_ln854_fu_266_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_116 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln854_fu_260_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln855_reg_730 <= add_ln855_fu_292_p2;
        trunc_ln855_reg_724 <= trunc_ln855_fu_276_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln854_reg_720 <= icmp_ln854_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_244 <= buf_r_q1;
        reg_248 <= buf_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shl_ln_reg_771[7 : 2] <= shl_ln_fu_397_p3[7 : 2];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_address0 = zext_ln870_2_fu_645_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_address0 = zext_ln865_2_fu_543_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_address0 = zext_ln860_2_fu_431_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_address0 = zext_ln855_2_fu_347_p1;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_d0 = sub_ln878_fu_698_p2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_d0 = sub_ln877_fu_612_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_d0 = sub_ln876_fu_510_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_d0 = sub_ln875_fu_390_p2;
    end else begin
        a_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln854_reg_720 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_we0 = 1'b1;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln854_fu_260_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_30 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_30 = i_fu_116;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            buf_r_address0 = zext_ln872_fu_607_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            buf_r_address0 = zext_ln871_fu_505_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            buf_r_address0 = zext_ln866_fu_385_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            buf_r_address0 = zext_ln861_fu_334_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            buf_r_address0 = zext_ln856_fu_309_p1;
        end else begin
            buf_r_address0 = 'bx;
        end
    end else begin
        buf_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            buf_r_address1 = zext_ln867_fu_495_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            buf_r_address1 = zext_ln862_fu_375_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            buf_r_address1 = zext_ln857_fu_324_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            buf_r_address1 = zext_ln855_1_fu_298_p1;
        end else begin
            buf_r_address1 = 'bx;
        end
    end else begin
        buf_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln854_fu_266_p2 = (ap_sig_allocacmp_i_30 + 7'd1);

assign add_ln855_fu_292_p2 = (zext_ln855_fu_288_p1 + i_62_cast1_fu_272_p1);

assign add_ln856_fu_303_p2 = (add_ln855_fu_292_p2 + 10'd1);

assign add_ln857_fu_319_p2 = (add_ln855_reg_730 + 10'd2);

assign add_ln861_fu_329_p2 = (add_ln855_reg_730 + 10'd3);

assign add_ln862_fu_370_p2 = (add_ln855_reg_730 + 10'd4);

assign add_ln866_fu_380_p2 = (add_ln855_reg_730 + 10'd5);

assign add_ln867_fu_490_p2 = (add_ln855_reg_730 + 10'd6);

assign add_ln871_fu_500_p2 = (add_ln855_reg_730 + 10'd7);

assign add_ln872_fu_602_p2 = (add_ln855_reg_730 + 10'd8);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_62_cast1_fu_272_p1 = ap_sig_allocacmp_i_30;

assign icmp_ln854_fu_260_p2 = ((ap_sig_allocacmp_i_30 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln7_fu_517_p4 = {{reg_244[7:4]}};

assign lshr_ln8_fu_619_p4 = {{reg_244[7:6]}};

assign lshr_ln_fu_404_p4 = {{reg_244[7:2]}};

assign or_ln860_fu_418_p2 = (shl_ln_fu_397_p3 | 8'd1);

assign or_ln863_fu_460_p2 = (tmp_fu_452_p3 | tmp_389_fu_444_p3);

assign or_ln865_fu_531_p2 = (shl_ln_reg_771 | 8'd2);

assign or_ln868_fu_572_p2 = (tmp_422_fu_564_p3 | tmp_391_fu_556_p3);

assign or_ln870_fu_633_p2 = (shl_ln_reg_771 | 8'd3);

assign or_ln872_fu_670_p2 = (tmp_424_fu_662_p3 | tmp_393_fu_654_p3);

assign or_ln8_fu_588_p4 = {{{trunc_ln868_fu_552_p1}, {tmp_423_fu_578_p4}}, {or_ln868_fu_572_p2}};

assign or_ln9_fu_684_p4 = {{{buf_r_q0}, {tmp_425_fu_676_p3}}, {or_ln872_fu_670_p2}};

assign or_ln_fu_476_p4 = {{{trunc_ln863_fu_440_p1}, {tmp_421_fu_466_p4}}, {or_ln863_fu_460_p2}};

assign shl_ln855_1_fu_280_p3 = {{trunc_ln855_fu_276_p1}, {3'd0}};

assign shl_ln_fu_397_p3 = {{trunc_ln855_reg_724}, {2'd0}};

assign sub_ln875_fu_390_p2 = (19'd131072 - zext_ln860_fu_366_p1);

assign sub_ln876_fu_510_p2 = (19'd131072 - zext_ln865_fu_486_p1);

assign sub_ln877_fu_612_p2 = (19'd131072 - zext_ln870_fu_598_p1);

assign sub_ln878_fu_698_p2 = (19'd131072 - zext_ln875_fu_694_p1);

assign tmp_387_fu_339_p4 = {{{a_offset}, {trunc_ln855_reg_724}}, {2'd0}};

assign tmp_388_fu_424_p3 = {{a_offset}, {or_ln860_fu_418_p2}};

assign tmp_389_fu_444_p3 = {{1'd0}, {zext_ln860_1_fu_414_p1}};

assign tmp_390_fu_536_p3 = {{a_offset}, {or_ln865_fu_531_p2}};

assign tmp_391_fu_556_p3 = {{1'd0}, {zext_ln865_1_fu_527_p1}};

assign tmp_392_fu_638_p3 = {{a_offset}, {or_ln870_fu_633_p2}};

assign tmp_393_fu_654_p3 = {{1'd0}, {zext_ln870_1_fu_629_p1}};

assign tmp_421_fu_466_p4 = {{reg_248[7:3]}};

assign tmp_422_fu_564_p3 = {{trunc_ln866_fu_548_p1}, {4'd0}};

assign tmp_423_fu_578_p4 = {{reg_248[7:5]}};

assign tmp_424_fu_662_p3 = {{trunc_ln871_fu_650_p1}, {2'd0}};

assign tmp_425_fu_676_p3 = reg_248[32'd7];

assign tmp_fu_452_p3 = {{trunc_ln861_fu_436_p1}, {6'd0}};

assign tmp_s_fu_356_p4 = {{{trunc_ln858_fu_352_p1}, {reg_248}}, {reg_244}};

assign trunc_ln855_fu_276_p1 = ap_sig_allocacmp_i_30[5:0];

assign trunc_ln858_fu_352_p1 = buf_r_q1[1:0];

assign trunc_ln861_fu_436_p1 = reg_248[2:0];

assign trunc_ln863_fu_440_p1 = buf_r_q1[3:0];

assign trunc_ln866_fu_548_p1 = reg_248[4:0];

assign trunc_ln868_fu_552_p1 = buf_r_q1[5:0];

assign trunc_ln871_fu_650_p1 = reg_248[6:0];

assign zext_ln855_1_fu_298_p1 = add_ln855_fu_292_p2;

assign zext_ln855_2_fu_347_p1 = tmp_387_fu_339_p4;

assign zext_ln855_fu_288_p1 = shl_ln855_1_fu_280_p3;

assign zext_ln856_fu_309_p1 = add_ln856_fu_303_p2;

assign zext_ln857_fu_324_p1 = add_ln857_fu_319_p2;

assign zext_ln860_1_fu_414_p1 = lshr_ln_fu_404_p4;

assign zext_ln860_2_fu_431_p1 = tmp_388_fu_424_p3;

assign zext_ln860_fu_366_p1 = tmp_s_fu_356_p4;

assign zext_ln861_fu_334_p1 = add_ln861_fu_329_p2;

assign zext_ln862_fu_375_p1 = add_ln862_fu_370_p2;

assign zext_ln865_1_fu_527_p1 = lshr_ln7_fu_517_p4;

assign zext_ln865_2_fu_543_p1 = tmp_390_fu_536_p3;

assign zext_ln865_fu_486_p1 = or_ln_fu_476_p4;

assign zext_ln866_fu_385_p1 = add_ln866_fu_380_p2;

assign zext_ln867_fu_495_p1 = add_ln867_fu_490_p2;

assign zext_ln870_1_fu_629_p1 = lshr_ln8_fu_619_p4;

assign zext_ln870_2_fu_645_p1 = tmp_392_fu_638_p3;

assign zext_ln870_fu_598_p1 = or_ln8_fu_588_p4;

assign zext_ln871_fu_505_p1 = add_ln871_fu_500_p2;

assign zext_ln872_fu_607_p1 = add_ln872_fu_602_p2;

assign zext_ln875_fu_694_p1 = or_ln9_fu_684_p4;

always @ (posedge ap_clk) begin
    shl_ln_reg_771[1:0] <= 2'b00;
end

endmodule //pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1
