
---------- Begin Simulation Statistics ----------
final_tick                                10805905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                7831068                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28362.92                       # Real time elapsed on the host
host_tick_rate                                 255714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7285714                       # Number of instructions simulated
sim_ops                                       7463570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007253                       # Number of seconds simulated
sim_ticks                                  7252805000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.704624                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273031                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282335                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                369                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2988                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            278566                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  295393                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5799                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          517                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1744561                       # Number of instructions committed
system.cpu.committedOps                       1773499                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.384427                       # CPI: cycles per instruction
system.cpu.discardedOps                          8145                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             889714                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             61886                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           540856                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1826934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295471                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      369                       # number of quiesce instructions executed
system.cpu.numCycles                          5904339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       369                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1156041     65.18%     65.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                    846      0.05%     65.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                  64109      3.61%     68.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                552503     31.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1773499                       # Class of committed instruction
system.cpu.quiesceCycles                      5700149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4077405                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        507841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              169617                       # Transaction distribution
system.membus.trans_dist::ReadResp             170065                       # Transaction distribution
system.membus.trans_dist::WriteReq              87709                       # Transaction distribution
system.membus.trans_dist::WriteResp             87709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          190                       # Transaction distribution
system.membus.trans_dist::WriteClean               35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq               117                       # Transaction distribution
system.membus.trans_dist::ReadExResp              117                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           178                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       253453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        253453                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       507770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       515570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       506906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       506906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1023086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16283042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            764952                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005601                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  764928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              764952                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1272427461                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7864125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              569437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1507750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5930990                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1024932905                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1355250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       349234                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       349234                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3388                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       991232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       991232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1050724                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8530                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16720898                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1778953125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1437089655                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    878386000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9035952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6776964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15812917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9035952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6776964                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15812917                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9035952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15812917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6776964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31625833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6776964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15812917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       22589881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6776964                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2330133                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9107097                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6776964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     22589881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2330133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      31696978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       169229                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       169229                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        84224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        84224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       506906                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       314451                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       314451    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       314451                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    704407995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    930363000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    765280743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     27107857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    792388600                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     27107857                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18095620                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45203476                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    792388600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45203476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    837592076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19857408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10682368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3817472                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       333824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2381824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      9035952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2015017362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    713840231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2737893546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1129494037                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1472860224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2602354262                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      9035952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3144511399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2186700456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5340247808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     26827689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2258988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     29086677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11294940                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9035952                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     20330893                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     38122630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11294940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     49417570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     35023139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9035952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     44059092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9035952                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     18071905                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     27107857                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     44059092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     18071905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9035952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     71166949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2382526                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       211780                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2594307                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2382526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2382526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2382526                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       211780                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2594307                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10682368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10847856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5404736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       166912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              169500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      9035952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9059667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1472860224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2330133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2391351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1495677328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1985439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     27107857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2258988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    713840231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            745192515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1985439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      9035952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36167524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2258988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2186700456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2330133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2391351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2240869843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    247673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000557766250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      169500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84449                       # Number of write requests accepted
system.mem_ctrls.readBursts                    169500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5262                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5505440670                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  846805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9951166920                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32507.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58757.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   157944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                169499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  149025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    317                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.164909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.853554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.880471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          483      2.80%      2.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          343      1.99%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.29%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      1.76%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          342      1.98%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          231      1.34%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          229      1.33%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          323      1.87%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14781     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17258                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1344.222222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1707.013701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.79%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.59%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     24.60%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.79%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.79%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           37     29.37%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.79%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      4.76%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     670.277778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    335.529182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    459.249259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             19     15.08%     15.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.59%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      7.94%     24.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      6.35%     30.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.79%     31.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.79%     32.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      2.38%     34.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.79%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.59%     37.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.79%     38.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.35%     44.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           70     55.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10839104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5405120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10847856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5404736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1494.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       745.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1495.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    745.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7252535000                       # Total gap between requests
system.mem_ctrls.avgGap                      28559.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10673728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 9035952.297076785937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9059667.259770529345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1471668961.181225776672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2330132.962350428570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2356053.968085451052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2170746.352618055884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 27107856.891230355948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2258988.074269196484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 713707868.886589407921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     61216130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60191380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9789563690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27675120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12520600                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12608081750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1857943875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1929586185                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121178163475                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     59781.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58551.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58651.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104434.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46201.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56035918.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    604799.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   7537446.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1497950.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3777178535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    392280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3084188465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 738                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           369                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9655117.547425                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2562469.991562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          369    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1378250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             369                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7243166625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3562738375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       927059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           927059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       927059                       # number of overall hits
system.cpu.icache.overall_hits::total          927059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11735000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       927329                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       927329                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       927329                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       927329                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000291                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000291                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000291                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000291                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43462.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11305000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11305000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       927059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          927059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       927329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       927329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           376.180406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1295893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                70                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18512.757143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   376.180406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.734727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1854928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1854928                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107573                       # number of overall hits
system.cpu.dcache.overall_hits::total          107573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          379                       # number of overall misses
system.cpu.dcache.overall_misses::total           379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29364750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29364750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29364750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29364750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107952                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77479.551451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77479.551451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77479.551451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77479.551451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.dcache.writebacks::total               190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22330500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22330500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22330500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22330500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8393250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8393250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002733                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002733                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002733                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75696.610169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75696.610169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75696.610169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75696.610169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2167.118513                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2167.118513                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        65960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77247.191011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77247.191011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13473250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13473250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8393250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8393250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75692.415730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75692.415730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21632.087629                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21632.087629                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15614750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15614750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77685.323383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77685.323383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8857250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8857250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75702.991453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75702.991453                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       253453                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       253453                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2638361375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2638361375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.667177                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.667177                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        62750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        62750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       190703                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       190703                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2560426966                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2560426966                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13426.254259                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13426.254259                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.105873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.317073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.105873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2459727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2459727                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10805905000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10806055625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                7831068                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28363.08                       # Real time elapsed on the host
host_tick_rate                                 255718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7285723                       # Number of instructions simulated
sim_ops                                       7463585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007253                       # Number of seconds simulated
sim_ticks                                  7252955625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.703608                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273032                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282339                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                370                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2990                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            278567                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              900                       # Number of indirect misses.
system.cpu.branchPred.lookups                  295399                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5801                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          517                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1744570                       # Number of instructions committed
system.cpu.committedOps                       1773514                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.384547                       # CPI: cycles per instruction
system.cpu.discardedOps                          8150                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             889728                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             61887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           540858                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1827129                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295460                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      369                       # number of quiesce instructions executed
system.cpu.numCycles                          5904580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       369                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1156049     65.18%     65.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                    846      0.05%     65.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                  64115      3.62%     68.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                552503     31.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1773514                       # Class of committed instruction
system.cpu.quiesceCycles                      5700149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4077451                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        507845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              169617                       # Transaction distribution
system.membus.trans_dist::ReadResp             170067                       # Transaction distribution
system.membus.trans_dist::WriteReq              87709                       # Transaction distribution
system.membus.trans_dist::WriteResp             87709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.membus.trans_dist::WriteClean               35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq               117                       # Transaction distribution
system.membus.trans_dist::ReadExResp              117                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           180                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       253453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        253453                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       507776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       515576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       506906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       506906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1023092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        45170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16283298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            764954                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005601                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  764930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              764954                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1272442086                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7864125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              569437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1507750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5942490                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1024932905                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1355250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       349234                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       349234                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3388                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       991232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       991232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1050724                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8530                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16720898                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1778953125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1437089655                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    878386000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9035765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6776823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15812588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9035765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6776823                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15812588                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9035765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15812588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6776823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31625176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6776823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15812588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       22589412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6776823                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2330085                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9106908                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6776823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     22589412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2330085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      31696320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       169229                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       169229                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        84224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        84224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       506906                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16220848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       314451                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       314451    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       314451                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    704407995                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    930363000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    765264850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     27107294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    792372144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     27107294                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18095244                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45202538                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    792372144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45202538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    837574682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19857408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10682368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3817472                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       333824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2381824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      9035765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2014975516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    713825407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2737836687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1129470580                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1472829637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2602300217                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      9035765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3144446096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2186655044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5340136905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     26827132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2258941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     29086073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11294706                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9035765                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     20330470                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     38121838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11294706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     49416544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     35022412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9035765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     44058177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9035765                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     18071529                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     27107294                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     44058177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     18071529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9035765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     71165471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2382477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       211776                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2594253                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2382477                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2382477                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2382477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       211776                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2594253                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10682368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10847984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5404864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       166912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              169502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      9035765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9059479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1472829637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2330085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2408949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1495663914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2003045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     27107294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2258941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    713825407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            745194687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2003045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      9035765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36166773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2258941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2186655044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2330085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2408949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2240858602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    247673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000557766250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      169502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    169502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5262                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5505440670                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  846815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9951219420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32506.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58756.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   157946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                169501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  149025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    317                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.164909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.853554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.880471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          483      2.80%      2.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          343      1.99%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.29%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      1.76%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          342      1.98%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          231      1.34%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          229      1.33%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          323      1.87%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14781     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17258                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1344.222222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1707.013701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.79%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.59%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     24.60%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.79%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.79%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           37     29.37%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.79%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      4.76%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     670.277778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    335.529182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    459.249259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             19     15.08%     15.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.59%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      7.94%     24.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      6.35%     30.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.79%     31.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.79%     32.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      2.38%     34.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.79%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.59%     37.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.79%     38.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.35%     44.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           70     55.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10839232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5405120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10847984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5404864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1494.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       745.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1495.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    745.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7252995625                       # Total gap between requests
system.mem_ctrls.avgGap                      28560.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10673728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 9035764.643879232928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9059479.114074960351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1471638398.449459791183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2330084.571556991898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2373653.016800306272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2170701.271869425196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 27107293.931637696922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2258941.160969808232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 713693047.032808780670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     61216130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60191380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9789563690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27675120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12573100                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12608081750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1857943875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1929586185                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121178163475                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     59781.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58551.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58651.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104434.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46055.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55542210.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    604799.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   7537446.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1497950.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3777178535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    392280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3084339090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 738                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           369                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9655117.547425                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2562469.991562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          369    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1378250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             369                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7243317250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3562738375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       927070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           927070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       927070                       # number of overall hits
system.cpu.icache.overall_hits::total          927070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11735000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       927340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       927340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       927340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       927340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000291                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000291                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000291                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000291                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43462.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11305000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11305000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       927070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          927070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       927340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       927340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           376.180652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2506186                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5472.021834                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   376.180652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.734728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1854950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1854950                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107578                       # number of overall hits
system.cpu.dcache.overall_hits::total          107578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          381                       # number of overall misses
system.cpu.dcache.overall_misses::total           381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29485375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29485375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29485375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29485375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77389.435696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77389.435696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77389.435696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77389.435696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.dcache.writebacks::total               192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22448375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22448375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22448375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22448375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8393250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8393250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75583.754209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75583.754209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75583.754209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75583.754209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2167.118513                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2167.118513                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13870625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13870625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        65967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77059.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77059.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13591125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13591125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8393250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8393250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75506.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75506.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21632.087629                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21632.087629                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15614750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15614750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77685.323383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77685.323383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8857250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8857250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75702.991453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75702.991453                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       253453                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       253453                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2638361375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2638361375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.667177                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.667177                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        62750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        62750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       190703                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       190703                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2560426966                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2560426966                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13426.254259                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13426.254259                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.105269                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.545117                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.105269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2459757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2459757                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10806055625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
