{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "VGA_CLOCK_GEN.vhd VGA_CLOCK_GEN.BAK.vhd " "Backing up file \"VGA_CLOCK_GEN.vhd\" to \"VGA_CLOCK_GEN.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548018141980 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll VGA_CLOCK_GEN.vhd " "Started upgrading IP component altera_pll with file \"VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1548018141996 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "CPEN391_Computer.qsys CPEN391_Computer.BAK.qsys " "Backing up file \"CPEN391_Computer.qsys\" to \"CPEN391_Computer.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548018179368 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "CPEN391_Computer/synthesis/CPEN391_Computer.v CPEN391_Computer.BAK.v " "Backing up file \"CPEN391_Computer/synthesis/CPEN391_Computer.v\" to \"CPEN391_Computer.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548018179383 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys CPEN391_Computer.qsys " "Started upgrading IP component Qsys with file \"CPEN391_Computer.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1548018179384 ""}
{ "Info" "" "" "2019.01.20.13:03:20 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.01.20.13:03:20 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1548018200709 ""}
{ "Info" "" "" "2019.01.20.13:03:20 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.01.20.13:03:20 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1548018200732 ""}
{ "Info" "CPEN391_Computer_generation.rpt" "" "2019.01.20.13:03:42 Info: Saving generation log to C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Saving generation log to C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer" 0 0 "Shell" 0 -1 1548018222526 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1548018222526 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.20.13:03:42 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1548018222531 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2019.01.20.13:03:42 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1548018222563 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Reading input file" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Reading input file" 0 0 "Shell" 0 -1 1548018222760 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1548018222763 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1548018222767 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222772 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1548018222772 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222773 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1548018222774 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222774 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1548018222775 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1548018222775 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1548018222775 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548018222776 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1548018222776 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018222777 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1548018222777 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018222778 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1548018222779 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018222780 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1548018222781 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018222782 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1548018222782 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222783 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1548018222783 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222784 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module LEDS" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1548018222785 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548018222785 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1548018222786 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222786 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1548018222786 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548018222787 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548018222787 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018222788 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1548018222788 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1548018222789 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module SysID" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1548018222790 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1548018222791 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1548018222791 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1548018222792 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1548018222792 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Building connections" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Building connections" 0 0 "Shell" 0 -1 1548018222792 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548018222795 ""}
{ "Info" "" "" "2019.01.20.13:03:42 Info: Validating" {  } {  } 0 0 "2019.01.20.13:03:42 Info: Validating" 0 0 "Shell" 0 -1 1548018222796 ""}
{ "Info" "" "" "2019.01.20.13:03:50 Info: Done reading input file" {  } {  } 0 0 "2019.01.20.13:03:50 Info: Done reading input file" 0 0 "Shell" 0 -1 1548018230120 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1548018233452 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1548018233452 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1548018233452 ""}
{ "Warning" "" "" "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1548018233452 ""}
{ "Warning" "" "" "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1548018233452 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018233455 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018233456 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018233456 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548018233457 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018233457 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1548018233457 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1548018233457 ""}
{ "Info" "" "" "2019.01.20.13:03:53 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.01.20.13:03:53 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1548018233458 ""}
{ "Warning" "" "" "2019.01.20.13:03:53 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.01.20.13:03:53 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1548018233459 ""}
{ "Info" "" "" "2019.01.20.13:03:55 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for SIM_VERILOG" {  } {  } 0 0 "2019.01.20.13:03:55 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1548018235432 ""}
{ "Info" "" "" "2019.01.20.13:04:05 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.01.20.13:04:05 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1548018245273 ""}
{ "Warning" "" "" "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1548018245843 ""}
{ "Warning" "" "" "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1548018245843 ""}
{ "Warning" "" "" "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1548018245846 ""}
{ "Warning" "" "" "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1548018245846 ""}
{ "Info" "" "" "2019.01.20.13:04:12 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.01.20.13:04:12 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1548018252738 ""}
{ "Info" "" "" "2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1548018253367 ""}
{ "Info" "" "" "2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1548018253819 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.20.13:04:13 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.01.20.13:04:13 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1548018253822 ""}
{ "Warning" "" "" "2019.01.20.13:04:13 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.20.13:04:13 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1548018253823 ""}
{ "Warning" "" "" "2019.01.20.13:04:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.20.13:04:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1548018253823 ""}
{ "Info" "" "" "2019.01.20.13:04:15 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.01.20.13:04:15 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1548018255346 ""}
{ "Info" "" "" "2019.01.20.13:04:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2019.01.20.13:04:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1548018255365 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:15 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen" {  } {  } 0 0 "2019.01.20.13:04:15 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen" 0 0 "Shell" 0 -1 1548018255365 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2019.01.20.13:04:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1548018256251 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2019.01.20.13:04:16 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1548018256255 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2019.01.20.13:04:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1548018256260 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" {  } {  } 0 0 "2019.01.20.13:04:16 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" 0 0 "Shell" 0 -1 1548018256311 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2019.01.20.13:04:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1548018256324 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:16 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen" {  } {  } 0 0 "2019.01.20.13:04:16 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen" 0 0 "Shell" 0 -1 1548018256325 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2019.01.20.13:04:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1548018256672 ""}
{ "Info" "" "" "2019.01.20.13:04:16 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 0 "2019.01.20.13:04:16 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" 0 0 "Shell" 0 -1 1548018256675 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 0 "2019.01.20.13:04:17 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1548018257138 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1548018257154 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen" {  } {  } 0 0 "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen" 0 0 "Shell" 0 -1 1548018257154 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1548018257527 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" {  } {  } 0 0 "2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" 0 0 "Shell" 0 -1 1548018257531 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1548018257553 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:17 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen" 0 0 "Shell" 0 -1 1548018257553 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1548018257798 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" 0 0 "Shell" 0 -1 1548018257798 ""}
{ "Info" "" "" "2019.01.20.13:04:17 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1548018257813 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:17 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen" {  } {  } 0 0 "2019.01.20.13:04:17 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen" 0 0 "Shell" 0 -1 1548018257813 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1548018258057 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 0 "2019.01.20.13:04:18 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" 0 0 "Shell" 0 -1 1548018258060 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1548018258075 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:18 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen" {  } {  } 0 0 "2019.01.20.13:04:18 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1548018258075 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1548018258382 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.01.20.13:04:18 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1548018258382 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1548018258413 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:18 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen" {  } {  } 0 0 "2019.01.20.13:04:18 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen" 0 0 "Shell" 0 -1 1548018258413 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1548018258663 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2019.01.20.13:04:18 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1548018258663 ""}
{ "Info" "" "" "2019.01.20.13:04:18 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2019.01.20.13:04:18 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1548018258679 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:18 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen" {  } {  } 0 0 "2019.01.20.13:04:18 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen" 0 0 "Shell" 0 -1 1548018258679 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2019.01.20.13:04:19 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1548018259164 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.01.20.13:04:19 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1548018259164 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2019.01.20.13:04:19 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1548018259196 ""}
{ "Info" "  ]" "" "2019.01.20.13:04:19 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen" {  } {  } 0 0 "2019.01.20.13:04:19 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen" 0 0 "Shell" 0 -1 1548018259196 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2019.01.20.13:04:19 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1548018259439 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2019.01.20.13:04:19 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1548018259443 ""}
{ "Info" "" "" "2019.01.20.13:04:19 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2019.01.20.13:04:19 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1548018259458 ""}
{ "Info" "" "" "2019.01.20.13:04:20 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.01.20.13:04:20 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1548018260175 ""}
{ "Error" "" "" "2019.01.20.13:04:20 Error: bit_flipper_0: bit_flipper does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2019.01.20.13:04:20 Error: bit_flipper_0: bit_flipper does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1548018260183 ""}
{ "Error" "" "" "2019.01.20.13:04:20 Error: Generation stopped, 21 or more modules remaining" {  } {  } 0 0 "2019.01.20.13:04:20 Error: Generation stopped, 21 or more modules remaining" 0 0 "Shell" 0 -1 1548018260184 ""}
{ "Info" "" "" "2019.01.20.13:04:20 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 33 modules, 17 files" {  } {  } 0 0 "2019.01.20.13:04:20 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 33 modules, 17 files" 0 0 "Shell" 0 -1 1548018260184 ""}
{ "Error" "" "" "2019.01.20.13:04:20 Error: qsys-generate failed with exit code 1: 2 Errors, 11 Warnings" {  } {  } 0 0 "2019.01.20.13:04:20 Error: qsys-generate failed with exit code 1: 2 Errors, 11 Warnings" 0 0 "Shell" 0 -1 1548018260218 ""}
{ "Info" "" "" "2019.01.20.13:04:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.01.20.13:04:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1548018260218 ""}
{ "Info" "" "" "2019.01.20.13:04:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.01.20.13:04:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1548018260218 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.01.20.13:04:20 Info: sim-script-gen --spd=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd\" --output-directory=\"C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:20 Info: sim-script-gen --spd=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd\" --output-directory=\"C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018260219 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.20.13:04:20 Info: Doing: ip-make-simscript --spd=C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd --output-directory=C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:20 Info: Doing: ip-make-simscript --spd=C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd --output-directory=C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018260222 ""}
{ "Info" " directory:" "" "2019.01.20.13:04:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261238 ""}
{ "Info" "msim_setup.tcl" "" "2019.01.20.13:04:21 Info:     mentor" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     mentor" 0 0 "Shell" 0 -1 1548018261248 ""}
{ "Info" " directory:" "" "2019.01.20.13:04:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261253 ""}
{ "Info" "vcs_setup.sh" "" "2019.01.20.13:04:21 Info:     synopsys/vcs" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1548018261263 ""}
{ "Info" " directory:" "" "2019.01.20.13:04:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261267 ""}
{ "Info" "synopsys_sim.setup" "" "2019.01.20.13:04:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1548018261277 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.01.20.13:04:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1548018261284 ""}
{ "Info" " directory:" "" "2019.01.20.13:04:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261292 ""}
{ "Info" "cds.lib" "" "2019.01.20.13:04:21 Info:     cadence" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1548018261300 ""}
{ "Info" "hdl.var" "" "2019.01.20.13:04:21 Info:     cadence" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1548018261374 ""}
{ "Info" "ncsim_setup.sh" "" "2019.01.20.13:04:21 Info:     cadence" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1548018261381 ""}
{ "Info" " directory" "" "2019.01.20.13:04:21 Info:     14 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     14 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1548018261381 ""}
{ "Info" " directory:" "" "2019.01.20.13:04:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261383 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.01.20.13:04:21 Info:     aldec" {  } {  } 0 0 "2019.01.20.13:04:21 Info:     aldec" 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "." "" "2019.01.20.13:04:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2019.01.20.13:04:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.01.20.13:04:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.01.20.13:04:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.20.13:04:21 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1548018261392 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2019.01.20.13:04:21 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1548018261396 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Reading input file" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Reading input file" 0 0 "Shell" 0 -1 1548018261600 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1548018261602 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1548018261604 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261607 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1548018261607 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261607 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1548018261608 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261608 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1548018261608 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1548018261608 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1548018261608 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548018261609 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1548018261609 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018261609 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1548018261609 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018261609 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261610 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1548018261611 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261611 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module LEDS" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1548018261611 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548018261611 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1548018261611 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261612 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1548018261612 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548018261612 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548018261612 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018261613 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1548018261613 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1548018261613 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module SysID" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1548018261613 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1548018261614 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1548018261614 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1548018261614 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1548018261614 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Building connections" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Building connections" 0 0 "Shell" 0 -1 1548018261614 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548018261616 ""}
{ "Info" "" "" "2019.01.20.13:04:21 Info: Validating" {  } {  } 0 0 "2019.01.20.13:04:21 Info: Validating" 0 0 "Shell" 0 -1 1548018261618 ""}
{ "Info" "" "" "2019.01.20.13:04:29 Info: Done reading input file" {  } {  } 0 0 "2019.01.20.13:04:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1548018269898 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1548018273794 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1548018273794 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1548018273794 ""}
{ "Warning" "" "" "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1548018273795 ""}
{ "Warning" "" "" "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1548018273795 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1548018273797 ""}
{ "Info" "" "" "2019.01.20.13:04:33 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.01.20.13:04:33 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1548018273798 ""}
{ "Warning" "" "" "2019.01.20.13:04:33 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.01.20.13:04:33 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1548018273799 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.20.13:04:34 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1548018274244 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1548018274244 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info:" {  } {  } 0 0 "2019.01.20.13:04:34 Info:" 0 0 "Shell" 0 -1 1548018274245 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1548018274245 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.20.13:04:34 Info: qsys-generate \"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\ameli\\Documents\\SCHOOL\\THIRD_YEAR\\CPEN391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1548018274245 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2019.01.20.13:04:34 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1548018274249 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Reading input file" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Reading input file" 0 0 "Shell" 0 -1 1548018274475 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1548018274477 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1548018274479 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274484 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1548018274484 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274485 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1548018274485 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274485 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1548018274486 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1548018274486 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1548018274487 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548018274487 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1548018274487 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018274488 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1548018274488 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1548018274488 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1548018274489 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018274489 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1548018274489 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548018274490 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1548018274490 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274491 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1548018274491 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274491 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module LEDS" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1548018274491 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548018274492 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1548018274492 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274492 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1548018274493 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548018274493 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548018274493 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1548018274494 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1548018274494 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1548018274494 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module SysID" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1548018274494 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1548018274495 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1548018274495 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1548018274495 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1548018274495 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Building connections" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Building connections" 0 0 "Shell" 0 -1 1548018274496 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548018274498 ""}
{ "Info" "" "" "2019.01.20.13:04:34 Info: Validating" {  } {  } 0 0 "2019.01.20.13:04:34 Info: Validating" 0 0 "Shell" 0 -1 1548018274499 ""}
{ "Info" "" "" "2019.01.20.13:04:45 Info: Done reading input file" {  } {  } 0 0 "2019.01.20.13:04:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1548018285672 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1548018290964 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1548018290964 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1548018290964 ""}
{ "Warning" "" "" "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1548018290964 ""}
{ "Warning" "" "" "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1548018290965 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018290968 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548018290968 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018290968 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548018290969 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1548018290969 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1548018290969 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1548018290969 ""}
{ "Info" "" "" "2019.01.20.13:04:50 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.01.20.13:04:50 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1548018290969 ""}
{ "Warning" "" "" "2019.01.20.13:04:50 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.01.20.13:04:50 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1548018290970 ""}
{ "Info" "" "" "2019.01.20.13:04:54 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.01.20.13:04:54 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1548018294723 ""}
{ "Info" "" "" "2019.01.20.13:05:03 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.01.20.13:05:03 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1548018303078 ""}
{ "Warning" "" "" "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1548018303715 ""}
{ "Warning" "" "" "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1548018303715 ""}
{ "Warning" "" "" "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1548018303717 ""}
{ "Warning" "" "" "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1548018303717 ""}
{ "Info" "" "" "2019.01.20.13:05:12 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.01.20.13:05:12 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1548018312078 ""}
{ "Info" "" "" "2019.01.20.13:05:12 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.20.13:05:12 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1548018312917 ""}
{ "Info" "" "" "2019.01.20.13:05:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.20.13:05:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1548018313554 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.20.13:05:13 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.01.20.13:05:13 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1548018313558 ""}
{ "Warning" "" "" "2019.01.20.13:05:13 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.20.13:05:13 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1548018313560 ""}
{ "Warning" "" "" "2019.01.20.13:05:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.20.13:05:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1548018313561 ""}
{ "Info" "" "" "2019.01.20.13:05:15 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.01.20.13:05:15 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1548018315704 ""}
{ "Info" "" "" "2019.01.20.13:05:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2019.01.20.13:05:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1548018315729 ""}
{ "Info" "CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:15 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/" {  } {  } 0 0 "2019.01.20.13:05:15 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/" 0 0 "Shell" 0 -1 1548018315729 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2019.01.20.13:05:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1548018316058 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2019.01.20.13:05:16 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1548018316062 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2019.01.20.13:05:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1548018316069 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" {  } {  } 0 0 "2019.01.20.13:05:16 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" 0 0 "Shell" 0 -1 1548018316197 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2019.01.20.13:05:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1548018316207 ""}
{ "Info" "CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:16 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/" {  } {  } 0 0 "2019.01.20.13:05:16 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/" 0 0 "Shell" 0 -1 1548018316207 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2019.01.20.13:05:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1548018316598 ""}
{ "Info" "" "" "2019.01.20.13:05:16 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 0 "2019.01.20.13:05:16 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" 0 0 "Shell" 0 -1 1548018316601 ""}
{ "Info" "" "" "2019.01.20.13:05:17 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 0 "2019.01.20.13:05:17 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1548018317304 ""}
{ "Info" "" "" "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1548018317323 ""}
{ "Info" "CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/" {  } {  } 0 0 "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/" 0 0 "Shell" 0 -1 1548018317323 ""}
{ "Info" "" "" "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1548018317872 ""}
{ "Info" "" "" "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" {  } {  } 0 0 "2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" 0 0 "Shell" 0 -1 1548018317878 ""}
{ "Info" "" "" "2019.01.20.13:05:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2019.01.20.13:05:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1548018317905 ""}
{ "Info" "CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:17 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/" {  } {  } 0 0 "2019.01.20.13:05:17 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/" 0 0 "Shell" 0 -1 1548018317905 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1548018318265 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" 0 0 "Shell" 0 -1 1548018318268 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1548018318292 ""}
{ "Info" "CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:18 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/" 0 0 "Shell" 0 -1 1548018318292 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1548018318633 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 0 "2019.01.20.13:05:18 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" 0 0 "Shell" 0 -1 1548018318636 ""}
{ "Info" "" "" "2019.01.20.13:05:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2019.01.20.13:05:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1548018318651 ""}
{ "Info" "CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:18 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/" {  } {  } 0 0 "2019.01.20.13:05:18 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1548018318651 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2019.01.20.13:05:19 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1548018319009 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.01.20.13:05:19 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1548018319011 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2019.01.20.13:05:19 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1548018319027 ""}
{ "Info" "CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:19 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/" {  } {  } 0 0 "2019.01.20.13:05:19 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/" 0 0 "Shell" 0 -1 1548018319027 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2019.01.20.13:05:19 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1548018319384 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2019.01.20.13:05:19 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1548018319388 ""}
{ "Info" "" "" "2019.01.20.13:05:19 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2019.01.20.13:05:19 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1548018319398 ""}
{ "Info" "CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:19 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/" {  } {  } 0 0 "2019.01.20.13:05:19 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/" 0 0 "Shell" 0 -1 1548018319398 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2019.01.20.13:05:20 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1548018320079 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.01.20.13:05:20 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1548018320082 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2019.01.20.13:05:20 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1548018320110 ""}
{ "Info" "CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.20.13:05:20 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/" {  } {  } 0 0 "2019.01.20.13:05:20 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1548018320110 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2019.01.20.13:05:20 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1548018320422 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2019.01.20.13:05:20 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1548018320425 ""}
{ "Info" "" "" "2019.01.20.13:05:20 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2019.01.20.13:05:20 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1548018320434 ""}
{ "Info" "" "" "2019.01.20.13:05:21 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.01.20.13:05:21 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1548018321350 ""}
{ "Info" "" "" "2019.01.20.13:05:21 Info: bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\"" {  } {  } 0 0 "2019.01.20.13:05:21 Info: bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\"" 0 0 "Shell" 0 -1 1548018321362 ""}
{ "Info" "" "" "2019.01.20.13:05:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018327990 ""}
{ "Info" "" "" "2019.01.20.13:05:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018328283 ""}
{ "Info" "" "" "2019.01.20.13:05:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018328634 ""}
{ "Info" "" "" "2019.01.20.13:05:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018328949 ""}
{ "Info" "" "" "2019.01.20.13:05:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018329300 ""}
{ "Info" "" "" "2019.01.20.13:05:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018329610 ""}
{ "Info" "" "" "2019.01.20.13:05:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018329923 ""}
{ "Info" "" "" "2019.01.20.13:05:30 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:30 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018330228 ""}
{ "Info" "" "" "2019.01.20.13:05:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018330589 ""}
{ "Info" "" "" "2019.01.20.13:05:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018330915 ""}
{ "Info" "" "" "2019.01.20.13:05:31 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:31 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018331240 ""}
{ "Info" "" "" "2019.01.20.13:05:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018331571 ""}
{ "Info" "" "" "2019.01.20.13:05:31 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:31 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018331916 ""}
{ "Info" "" "" "2019.01.20.13:05:32 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:32 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018332230 ""}
{ "Info" "" "" "2019.01.20.13:05:32 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.20.13:05:32 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548018332549 ""}
{ "Info" "" "" "2019.01.20.13:05:37 Info: mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.20.13:05:37 Info: mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1548018337843 ""}
{ "Info" "" "" "2019.01.20.13:05:38 Info: mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.01.20.13:05:38 Info: mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1548018338809 ""}
{ "Info" "" "" "2019.01.20.13:05:38 Info: irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.20.13:05:38 Info: irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1548018338832 ""}
{ "Info" "" "" "2019.01.20.13:05:38 Info: irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.01.20.13:05:38 Info: irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1548018338847 ""}
{ "Info" "" "" "2019.01.20.13:05:38 Info: rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.20.13:05:38 Info: rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1548018338890 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1548018339028 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1548018339586 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1548018339712 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1548018339761 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1548018339779 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: b2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: b2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1548018339798 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: p2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: p2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1548018339814 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1548018339834 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: b2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: b2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1548018339857 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: p2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: p2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1548018339871 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1548018339947 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1548018339968 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" 0 0 "Shell" 0 -1 1548018339980 ""}
{ "Info" "" "" "2019.01.20.13:05:39 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 0 "2019.01.20.13:05:39 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" 0 0 "Shell" 0 -1 1548018339999 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1548018340029 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" 0 0 "Shell" 0 -1 1548018340060 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" 0 0 "Shell" 0 -1 1548018340096 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1548018340144 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1548018340175 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1548018340204 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1548018340230 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1548018340250 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1548018340281 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1548018340310 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" 0 0 "Shell" 0 -1 1548018340343 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1548018340380 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340407 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340408 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1548018340577 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340653 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340654 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340656 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1548018340681 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1548018340696 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1548018340780 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1548018340861 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340880 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" 0 0 "Shell" 0 -1 1548018340907 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018340925 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1548018340934 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1548018340954 ""}
{ "Info" "" "" "2019.01.20.13:05:40 Info: rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" {  } {  } 0 0 "2019.01.20.13:05:40 Info: rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" 0 0 "Shell" 0 -1 1548018340981 ""}
{ "Info" "" "" "2019.01.20.13:05:41 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.20.13:05:41 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1548018341036 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018341054 ""}
{ "Info" "" "" "2019.01.20.13:05:41 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.01.20.13:05:41 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1548018341078 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018341094 ""}
{ "Info" "" "" "2019.01.20.13:05:41 Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.01.20.13:05:41 Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1548018341119 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018341138 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018341139 ""}
{ "Info" "" "" "2019.01.20.13:05:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.20.13:05:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1548018341824 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1548018342347 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1548018342371 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018342381 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018342382 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018342383 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1548018342401 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1548018342428 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1548018342436 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1548018342457 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018342466 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1548018342480 ""}
{ "Info" "" "" "2019.01.20.13:05:42 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.20.13:05:42 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1548018342501 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1548018342510 ""}
{ "Info" "" "" "2019.01.20.13:06:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.01.20.13:06:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1548018373382 ""}
{ "Info" "" "" "2019.01.20.13:06:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.20.13:06:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1548018373614 ""}
{ "Info" "" "" "2019.01.20.13:06:13 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.20.13:06:13 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1548018373627 ""}
{ "Info" "" "" "2019.01.20.13:06:13 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 139 files" {  } {  } 0 0 "2019.01.20.13:06:13 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 139 files" 0 0 "Shell" 0 -1 1548018373634 ""}
{ "Info" "" "" "2019.01.20.13:06:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.20.13:06:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1548018374779 ""}
{ "Info" "" "" "2019.01.20.13:06:14 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.20.13:06:14 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1548018374779 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "CPEN391_Computer.BAK.qsys CPEN391_Computer.qsys " "Restoring file \"CPEN391_Computer.BAK.qsys\" to \"CPEN391_Computer.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548018390999 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "CPEN391_Computer.qsys " "Error upgrading Platform Designer file \"CPEN391_Computer.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1548018390999 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll VGA_CLOCK_GEN.vhd " "Completed upgrading IP component altera_pll with file \"VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1548018391000 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "CPEN391_Computer.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"CPEN391_Computer.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1548018391000 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1548018405613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 26 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548018405613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 20 13:06:45 2019 " "Processing ended: Sun Jan 20 13:06:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548018405613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:39 " "Elapsed time: 00:04:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548018405613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:30 " "Total CPU time (on all processors): 00:06:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548018405613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1548018405613 ""}
