library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
            entity adder8 is
        port(a,b: in std_logic_vector(7 downto 0);
            clk : in std_logic;
        sum: out std_logic_vector(7 downto 0 ));
    end adder8;
    architecture  beh of adder8 is
    begin
    process(clk)
        begin
        if clk'event and clk='1' then
                sum <= (a + b);
        end if;
    end process;
    end beh;
