{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701141080093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701141080093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:11:19 2023 " "Processing started: Mon Nov 27 22:11:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701141080093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141080093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141080093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701141081879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701141081879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/ECE241/Lab7/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141090891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141090891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/ECE241/Lab7/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141091213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141091213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/ECE241/Lab7/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141091492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141091492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/ECE241/Lab7/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141091784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141091784 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 part2.v(62) " "Verilog HDL Expression warning at part2.v(62): truncated literal to match 2 bits" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701141092037 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 part2.v(64) " "Verilog HDL Expression warning at part2.v(64): truncated literal to match 5 bits" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701141092053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(70) " "Verilog HDL information at part2.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701141092053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 8 8 " "Found 8 design units, including 8 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter4bit " "Found entity 4: counter4bit" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter8bit " "Found entity 5: counter8bit" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter7bit " "Found entity 6: counter7bit" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "7 sumX " "Found entity 7: sumX" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""} { "Info" "ISGN_ENTITY_NAME" "8 sumY " "Found entity 8: sumY" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701141092206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701141092285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:first " "Elaborating entity \"control\" for hierarchy \"control:first\"" {  } { { "part2.v" "first" { Text "W:/ECE241/Lab7/part2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141092480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 part2.v(84) " "Verilog HDL assignment warning at part2.v(84): truncated value with size 32 to match size of target (15)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701141092480 "|part2|control:first"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(98) " "Verilog HDL assignment warning at part2.v(98): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part2.v(77) " "Verilog HDL Case Statement warning at part2.v(77): incomplete case statement has no default case item" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part2.v(77) " "Verilog HDL Case Statement information at part2.v(77): all case item expressions in this case statement are onehot" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "doneBlack_counter part2.v(70) " "Verilog HDL Always Construct warning at part2.v(70): inferring latch(es) for variable \"doneBlack_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "doneIn_counter part2.v(70) " "Verilog HDL Always Construct warning at part2.v(70): inferring latch(es) for variable \"doneIn_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneIn_counter\[0\] part2.v(70) " "Inferred latch for \"doneIn_counter\[0\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneIn_counter\[1\] part2.v(70) " "Inferred latch for \"doneIn_counter\[1\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneIn_counter\[2\] part2.v(70) " "Inferred latch for \"doneIn_counter\[2\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneIn_counter\[3\] part2.v(70) " "Inferred latch for \"doneIn_counter\[3\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[0\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[0\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[1\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[1\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[2\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[2\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[3\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[3\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[4\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[4\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[5\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[5\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[6\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[6\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[7\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[7\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[8\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[8\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[9\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[9\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[10\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[10\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[11\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[11\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[12\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[12\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[13\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[13\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doneBlack_counter\[14\] part2.v(70) " "Inferred latch for \"doneBlack_counter\[14\]\" at part2.v(70)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141092486 "|part2|control:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:second " "Elaborating entity \"datapath\" for hierarchy \"datapath:second\"" {  } { { "part2.v" "second" { Text "W:/ECE241/Lab7/part2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141092718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4bit datapath:second\|counter4bit:count4 " "Elaborating entity \"counter4bit\" for hierarchy \"datapath:second\|counter4bit:count4\"" {  } { { "part2.v" "count4" { Text "W:/ECE241/Lab7/part2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141092929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(199) " "Verilog HDL assignment warning at part2.v(199): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701141092939 "|part2|datapath:second|counter4bit:count4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8bit datapath:second\|counter8bit:count8 " "Elaborating entity \"counter8bit\" for hierarchy \"datapath:second\|counter8bit:count8\"" {  } { { "part2.v" "count8" { Text "W:/ECE241/Lab7/part2.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141093150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(217) " "Verilog HDL assignment warning at part2.v(217): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701141093150 "|part2|datapath:second|counter8bit:count8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter7bit datapath:second\|counter7bit:count7 " "Elaborating entity \"counter7bit\" for hierarchy \"datapath:second\|counter7bit:count7\"" {  } { { "part2.v" "count7" { Text "W:/ECE241/Lab7/part2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141093371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(236) " "Verilog HDL assignment warning at part2.v(236): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701141093371 "|part2|datapath:second|counter7bit:count7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumX datapath:second\|sumX:xsum " "Elaborating entity \"sumX\" for hierarchy \"datapath:second\|sumX:xsum\"" {  } { { "part2.v" "xsum" { Text "W:/ECE241/Lab7/part2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141093560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumY datapath:second\|sumY:ysum " "Elaborating entity \"sumY\" for hierarchy \"datapath:second\|sumY:ysum\"" {  } { { "part2.v" "ysum" { Text "W:/ECE241/Lab7/part2.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141093743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneIn_counter\[0\] " "Latch control:first\|doneIn_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_PLOT " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_PLOT" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneIn_counter\[1\] " "Latch control:first\|doneIn_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_PLOT " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_PLOT" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneIn_counter\[2\] " "Latch control:first\|doneIn_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_PLOT " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_PLOT" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneIn_counter\[3\] " "Latch control:first\|doneIn_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_PLOT " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_PLOT" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[0\] " "Latch control:first\|doneBlack_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[1\] " "Latch control:first\|doneBlack_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[2\] " "Latch control:first\|doneBlack_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[3\] " "Latch control:first\|doneBlack_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[4\] " "Latch control:first\|doneBlack_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[5\] " "Latch control:first\|doneBlack_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[6\] " "Latch control:first\|doneBlack_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[7\] " "Latch control:first\|doneBlack_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[8\] " "Latch control:first\|doneBlack_counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[9\] " "Latch control:first\|doneBlack_counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[10\] " "Latch control:first\|doneBlack_counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[11\] " "Latch control:first\|doneBlack_counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[12\] " "Latch control:first\|doneBlack_counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[13\] " "Latch control:first\|doneBlack_counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:first\|doneBlack_counter\[14\] " "Latch control:first\|doneBlack_counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:first\|current_state.S_BLACK " "Ports D and ENA on the latch are fed by the same signal control:first\|current_state.S_BLACK" {  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701141102190 ""}  } { { "part2.v" "" { Text "W:/ECE241/Lab7/part2.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701141102190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701141103819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701141106715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Lab7/lab7.map.smsg " "Generated suppressed messages file W:/ECE241/Lab7/lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141107107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701141112925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701141112925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701141113781 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701141113781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701141113781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701141113781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701141114060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 22:11:54 2023 " "Processing ended: Mon Nov 27 22:11:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701141114060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701141114060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701141114060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701141114060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701141117423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701141117425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:11:56 2023 " "Processing started: Mon Nov 27 22:11:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701141117425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701141117425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701141117425 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701141117525 ""}
{ "Info" "0" "" "Project  = lab7" {  } {  } 0 0 "Project  = lab7" 0 0 "Fitter" 0 0 1701141117525 ""}
{ "Info" "0" "" "Revision = lab7" {  } {  } 0 0 "Revision = lab7" 0 0 "Fitter" 0 0 1701141117525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701141118941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701141118941 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701141119119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701141119159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701141119159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701141119924 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701141120234 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701141120403 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701141126989 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iClock~inputCLKENA0 82 global CLKCTRL_G10 " "iClock~inputCLKENA0 with 82 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701141127259 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701141127259 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141127259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701141127259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701141127259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701141127259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701141127259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701141127267 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701141127267 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701141127859 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7.sdc " "Synopsys Design Constraints File file not found: 'lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701141127861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701141127861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701141127861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701141127861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701141127861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701141127879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701141127879 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701141127879 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141127920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701141132503 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701141132683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141138490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701141141344 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701141143274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141143274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701141144320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "W:/ECE241/Lab7/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701141148250 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701141148250 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1701141150965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701141154135 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701141154135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141154143 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701141155526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701141155557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701141155910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701141155910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701141156781 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701141159428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Lab7/lab7.fit.smsg " "Generated suppressed messages file W:/ECE241/Lab7/lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701141159931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7053 " "Peak virtual memory: 7053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701141166456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 22:12:46 2023 " "Processing ended: Mon Nov 27 22:12:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701141166456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701141166456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701141166456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701141166456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701141169617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701141169627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:12:49 2023 " "Processing started: Mon Nov 27 22:12:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701141169627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701141169627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701141169627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701141171474 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701141177465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701141183546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 22:13:03 2023 " "Processing ended: Mon Nov 27 22:13:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701141183546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701141183546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701141183546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701141183546 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701141184488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701141185985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701141186001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:13:04 2023 " "Processing started: Mon Nov 27 22:13:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701141186001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701141186001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7 -c lab7 " "Command: quartus_sta lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701141186001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701141186105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701141190355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701141190355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141190395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141190395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701141190927 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7.sdc " "Synopsys Design Constraints File file not found: 'lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701141192152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141192152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iClock iClock " "create_clock -period 1.000 -name iClock iClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701141192152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:first\|current_state.S_BLACK control:first\|current_state.S_BLACK " "create_clock -period 1.000 -name control:first\|current_state.S_BLACK control:first\|current_state.S_BLACK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701141192152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:first\|current_state.S_LOAD_WAIT control:first\|current_state.S_LOAD_WAIT " "create_clock -period 1.000 -name control:first\|current_state.S_LOAD_WAIT control:first\|current_state.S_LOAD_WAIT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701141192152 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701141192152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701141192162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701141192162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701141192162 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701141192313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701141192522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701141192522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.762 " "Worst-case setup slack is -6.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.762             -83.747 control:first\|current_state.S_BLACK  " "   -6.762             -83.747 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.457             -93.785 control:first\|current_state.S_LOAD_WAIT  " "   -6.457             -93.785 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.860            -239.465 iClock  " "   -3.860            -239.465 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141192594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.684 " "Worst-case hold slack is -3.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684             -19.615 iClock  " "   -3.684             -19.615 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.015               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 control:first\|current_state.S_BLACK  " "    0.122               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141192675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141192675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141192755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141192813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141193207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141193207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -91.094 iClock  " "   -0.724             -91.094 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141193207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.206               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141193207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 control:first\|current_state.S_BLACK  " "    0.317               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141193207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141193207 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701141193278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701141193316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701141194639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701141198231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701141198291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701141198291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.076 " "Worst-case setup slack is -7.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.076             -86.421 control:first\|current_state.S_BLACK  " "   -7.076             -86.421 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.581             -94.547 control:first\|current_state.S_LOAD_WAIT  " "   -6.581             -94.547 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.692            -230.686 iClock  " "   -3.692            -230.686 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141198349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.778 " "Worst-case hold slack is -3.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778             -22.220 iClock  " "   -3.778             -22.220 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.333 control:first\|current_state.S_LOAD_WAIT  " "   -0.195              -0.333 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 control:first\|current_state.S_BLACK  " "    0.048               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141198412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141198472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141198522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -91.147 iClock  " "   -0.724             -91.147 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.201               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 control:first\|current_state.S_BLACK  " "    0.355               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141198592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141198592 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701141198662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701141199204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701141199835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701141202005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701141202005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701141202005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.400 " "Worst-case setup slack is -2.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400             -29.081 control:first\|current_state.S_BLACK  " "   -2.400             -29.081 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287             -30.810 control:first\|current_state.S_LOAD_WAIT  " "   -2.287             -30.810 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593             -73.825 iClock  " "   -1.593             -73.825 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141202095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.566 " "Worst-case hold slack is -1.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566              -8.457 iClock  " "   -1.566              -8.457 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.054               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 control:first\|current_state.S_BLACK  " "    0.260               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141202163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141202224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141202286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -6.928 iClock  " "   -0.089              -6.928 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.219               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 control:first\|current_state.S_BLACK  " "    0.422               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141202356 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701141202426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701141202761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701141202761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701141202761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.216 " "Worst-case setup slack is -2.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.216             -26.739 control:first\|current_state.S_BLACK  " "   -2.216             -26.739 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -27.754 control:first\|current_state.S_LOAD_WAIT  " "   -2.064             -27.754 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186             -57.410 iClock  " "   -1.186             -57.410 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141202839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.533 " "Worst-case hold slack is -1.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -9.406 iClock  " "   -1.533              -9.406 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.016               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 control:first\|current_state.S_BLACK  " "    0.217               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141202893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141202893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141202962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701141203024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141203093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141203093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -6.886 iClock  " "   -0.088              -6.886 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141203093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 control:first\|current_state.S_LOAD_WAIT  " "    0.258               0.000 control:first\|current_state.S_LOAD_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141203093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 control:first\|current_state.S_BLACK  " "    0.417               0.000 control:first\|current_state.S_BLACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701141203093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701141203093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701141205375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701141205375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5216 " "Peak virtual memory: 5216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701141205998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 22:13:25 2023 " "Processing ended: Mon Nov 27 22:13:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701141205998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701141205998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701141205998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701141205998 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701141208646 ""}
