{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742925739942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742925739943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 15:02:19 2025 " "Processing started: Tue Mar 25 15:02:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742925739943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925739943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica9 -c pratica9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica9 -c pratica9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925739944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742925740490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742925740490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica9.sv 1 1 " "Found 1 design units, including 1 entities, in source file pratica9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pratica9 " "Found entity 1: pratica9" {  } { { "pratica9.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/pratica9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742925754914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925754914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mod6.sv " "Can't analyze file -- file mod6.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1742925754919 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mod10.sv " "Can't analyze file -- file mod10.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1742925754922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ffjk.sv " "Can't analyze file -- file ffjk.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1742925754925 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divclk.sv " "Can't analyze file -- file divclk.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1742925754929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/decodificador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742925754933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925754933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica9 " "Elaborating entity \"pratica9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742925754983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.sv 1 1 " "Using design file clock_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742925755035 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742925755035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divisor " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divisor\"" {  } { { "pratica9.sv" "divisor" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/pratica9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742925755036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_divider.sv(31) " "Verilog HDL assignment warning at clock_divider.sv(31): truncated value with size 32 to match size of target (26)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/clock_divider.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742925755038 "|pratica9|clock_divider:divisor"}
{ "Warning" "WSGN_SEARCH_FILE" "contador_mod10.sv 1 1 " "Using design file contador_mod10.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod10 " "Found entity 1: contador_mod10" {  } { { "contador_mod10.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/contador_mod10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742925755057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742925755057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod10 contador_mod10:modd10 " "Elaborating entity \"contador_mod10\" for hierarchy \"contador_mod10:modd10\"" {  } { { "pratica9.sv" "modd10" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/pratica9.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742925755058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_mod10.sv(15) " "Verilog HDL assignment warning at contador_mod10.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "contador_mod10.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/contador_mod10.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742925755060 "|pratica9|contador_mod10:modd10"}
{ "Warning" "WSGN_SEARCH_FILE" "contador_mod6.sv 1 1 " "Using design file contador_mod6.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod6 " "Found entity 1: contador_mod6" {  } { { "contador_mod6.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/contador_mod6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742925755079 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742925755079 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count contador_mod6.sv(11) " "Verilog HDL error at contador_mod6.sv(11): object \"count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "contador_mod6.sv" "" { Text "C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-9/contador_mod6.sv" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742925755080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742925755247 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 25 15:02:35 2025 " "Processing ended: Tue Mar 25 15:02:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742925755247 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742925755247 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742925755247 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925755247 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742925755931 ""}
