[["MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets.", ["Jinho Suh", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2012.6168940", 12], ["Efficient scrub mechanisms for error-prone emerging memories.", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", 12], ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips.", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", 12], ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads.", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", 12], ["Balancing DRAM locality and parallelism in shared memory CMP systems.", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", 12], ["MORSE: Multi-objective reconfigurable self-optimizing memory scheduler.", ["Janani Mukundan", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2012.6168945", 12], ["The case for GPGPU spatial multitasking.", ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2012.6168946", 12], ["TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture.", ["Jaekyu Lee", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2012.6168947", 12], ["CPU-assisted GPGPU on fused CPU-GPU architectures.", ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2012.6168948", 12], ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC.", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", 12], ["SCD: A scalable coherence directory with flexible sharer set encoding.", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2012.6168950", 12], ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory.", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", 12], ["BulkSMT: Designing SMT processors for atomic-block execution.", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6168952", 12], ["Supporting efficient collective communication in NoCs.", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6168953", 12], ["Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications.", ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2012.6168954", 10], ["System-level implications of disaggregated memory.", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", 12], ["Improving write operations in MLC phase change memory.", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", 10], ["Adaptive Set-Granular Cooperative Caching.", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1109/HPCA.2012.6169028", 12], ["Cache restoration for highly partitioned virtualized systems.", ["David Daly", "Harold W. Cain"], "https://doi.org/10.1109/HPCA.2012.6169029", 10], ["Decoupled dynamic cache segmentation.", ["Samira Manabi Khan", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2012.6169030", 12], ["Computational sprinting.", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", 12], ["Power balanced pipelines.", ["John Sartori", "Ben Ahrens", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2012.6169032", 12], ["Flexible register management using reference counting.", ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "https://doi.org/10.1109/HPCA.2012.6169033", 12], ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture.", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", 12], ["JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers.", ["Raid Zuhair Ayoub", "Rajib Nath", "Tajana Rosing"], "https://doi.org/10.1109/HPCA.2012.6169035", 12], ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs.", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", 12], ["Dynamically heterogeneous cores through 3D resource pooling.", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", 12], ["Architectural support for synchronization-free deterministic parallel programming.", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/HPCA.2012.6169038", 12], ["Pacman: Tolerating asymmetric data races with unintrusive hardware.", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", 12], ["BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks.", ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169040", 12], ["Parabix: Boosting the efficiency of text processing on commodity processors.", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", 12], ["WEST: Cloning data cache behavior using Stochastic Traces.", ["Ganesh Balakrishnan", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2012.6169042", 12], ["Statistical performance comparisons of computers.", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", 12], ["Accelerating business analytics applications.", ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jose E. Moreira"], "https://doi.org/10.1109/HPCA.2012.6169044", 10], ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor.", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", 10], ["QuickIA: Exploring heterogeneous architectures on real prototypes.", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi R. Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", 8], ["Network congestion avoidance through Speculative Reservation.", ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "https://doi.org/10.1109/HPCA.2012.6169047", 12], ["Network within a network approach to create a scalable high-radix router microarchitecture.", ["Jung Ho Ahn", "Sungwoo Choo", "John Kim"], "https://doi.org/10.1109/HPCA.2012.6169048", 12], ["Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip.", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6169049", 12]]