Analysis & Synthesis report for monociclo
Thu Jul 13 19:02:29 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |monociclocompleto_fpga|LCDASCII:lcd_screen|mLCD_ST
 10. State Machine - |monociclocompleto_fpga|LCDASCII:lcd_screen|LCD_ControllerASCII:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug
 17. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1
 18. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|RegFile:RegFile_U3
 19. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4
 20. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_U6
 21. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_memory
 22. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_and
 23. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|shiftL:Sleft_1_U7
 24. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5
 25. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1
 26. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26
 27. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20
 28. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27
 29. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10
 30. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15
 31. Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0
 32. Parameter Settings for User Entity Instance: LCDASCII:lcd_screen
 33. Parameter Settings for User Entity Instance: LCDASCII:lcd_screen|LCD_ControllerASCII:u0
 34. Parameter Settings for Inferred Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0
 36. lpm_mult Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "LCDASCII:lcd_screen"
 38. Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27"
 39. Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20"
 40. Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26"
 41. Port Connectivity Checks: "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 13 19:02:29 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; monociclo                                   ;
; Top-level Entity Name              ; monociclocompleto_fpga                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 62,395                                      ;
;     Total combinational functions  ; 28,666                                      ;
;     Dedicated logic registers      ; 34,890                                      ;
; Total registers                    ; 34890                                       ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+------------------------+--------------------+
; Option                                                           ; Setting                ; Default Value      ;
+------------------------------------------------------------------+------------------------+--------------------+
; Device                                                           ; EP4CE115F29C7          ;                    ;
; Top-level entity name                                            ; monociclocompleto_fpga ; monociclo          ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V          ;
; Use smart compilation                                            ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                 ;
; Enable compact report table                                      ; Off                    ; Off                ;
; Restructure Multiplexers                                         ; Auto                   ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                ;
; Preserve fewer node names                                        ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable             ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                   ; Auto               ;
; Safe State Machine                                               ; Off                    ; Off                ;
; Extract Verilog State Machines                                   ; On                     ; On                 ;
; Extract VHDL State Machines                                      ; On                     ; On                 ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                 ;
; Parallel Synthesis                                               ; On                     ; On                 ;
; DSP Block Balancing                                              ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                               ; On                     ; On                 ;
; Power-Up Don't Care                                              ; On                     ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                ;
; Remove Duplicate Registers                                       ; On                     ; On                 ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                ;
; Ignore SOFT Buffers                                              ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                ;
; Optimization Technique                                           ; Balanced               ; Balanced           ;
; Carry Chain Length                                               ; 70                     ; 70                 ;
; Auto Carry Chains                                                ; On                     ; On                 ;
; Auto Open-Drain Pins                                             ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                ;
; Auto ROM Replacement                                             ; On                     ; On                 ;
; Auto RAM Replacement                                             ; On                     ; On                 ;
; Auto DSP Block Replacement                                       ; On                     ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                     ; On                 ;
; Strict RAM Replacement                                           ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                ;
; Auto RAM Block Balancing                                         ; On                     ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                ;
; Auto Resource Sharing                                            ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                ;
; Timing-Driven Synthesis                                          ; On                     ; On                 ;
; Report Parameter Settings                                        ; On                     ; On                 ;
; Report Source Assignments                                        ; On                     ; On                 ;
; Report Connectivity Checks                                       ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                ;
; Synchronization Register Chain Length                            ; 2                      ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation ;
; HDL message level                                                ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                ;
; Clock MUX Protection                                             ; On                     ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                ;
; Block Design Naming                                              ; Auto                   ; Auto               ;
; SDC constraint protection                                        ; Off                    ; Off                ;
; Synthesis Effort                                                 ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                 ;
+------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processor 3            ;   0.6%      ;
;     Processor 4            ;   0.5%      ;
;     Processor 5            ;   0.5%      ;
;     Processor 6            ;   0.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------+---------+
; lcd/lcdascii.v                   ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v                    ;         ;
; lcd/divfreq.v                    ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v                     ;         ;
; lcd/deco7seg.v                   ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/deco7seg.v                    ;         ;
; MonocicloArqui/Sumador.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v          ;         ;
; MonocicloArqui/SignExt.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/SignExt.v          ;         ;
; MonocicloArqui/shiftL.v          ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shiftL.v           ;         ;
; MonocicloArqui/RegFile.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v          ;         ;
; MonocicloArqui/PC_Calc.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v          ;         ;
; MonocicloArqui/Mux_ALUSrc.v      ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Mux_ALUSrc.v       ;         ;
; MonocicloArqui/Monociclo.v       ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v        ;         ;
; MonocicloArqui/Datamemory.v      ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v       ;         ;
; MonocicloArqui/Control.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v          ;         ;
; MonocicloArqui/ALU_control.v     ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU_control.v      ;         ;
; MonocicloArqui/ALU.v             ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v              ;         ;
; MonocicloArqui/adder_shift.v     ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_shift.v      ;         ;
; MonocicloArqui/adder_calc.v      ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_calc.v       ;         ;
; branch_control.v                 ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/branch_control.v                  ;         ;
; meminstruction.v                 ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v                  ;         ;
; monociclocompleto_fpga.v         ; yes             ; User Verilog HDL File                       ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v          ;         ;
; bubbleworkshop.hex               ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/bubbleworkshop.hex                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/lpm_divide_hkm.tdf             ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/sign_div_unsign_9nh.tdf        ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/alt_u_div_6af.tdf              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_8pc.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                                ; /home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction                 ; /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf                   ;         ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 62,395                ;
;                                             ;                       ;
; Total combinational functions               ; 28666                 ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 26324                 ;
;     -- 3 input functions                    ; 1227                  ;
;     -- <=2 input functions                  ; 1115                  ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 28009                 ;
;     -- arithmetic mode                      ; 657                   ;
;                                             ;                       ;
; Total registers                             ; 34890                 ;
;     -- Dedicated logic registers            ; 34890                 ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 71                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 6                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; divfreq:divisor|clk_o ;
; Maximum fan-out                             ; 34866                 ;
; Total fan-out                               ; 216110                ;
; Average fan-out                             ; 3.39                  ;
+---------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                              ; Entity Name            ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |monociclocompleto_fpga                          ; 28666 (52)          ; 34890 (0)                 ; 0           ; 6            ; 0       ; 3         ; 71   ; 0            ; |monociclocompleto_fpga                                                                                                                                                                          ; monociclocompleto_fpga ; work         ;
;    |LCDASCII:lcd_screen|                         ; 235 (214)           ; 51 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|LCDASCII:lcd_screen                                                                                                                                                      ; LCDASCII               ; work         ;
;       |LCD_ControllerASCII:u0|                   ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|LCDASCII:lcd_screen|LCD_ControllerASCII:u0                                                                                                                               ; LCD_ControllerASCII    ; work         ;
;    |Monociclo:monociclocompleto_debug|           ; 28279 (0)           ; 34814 (0)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug                                                                                                                                        ; Monociclo              ; work         ;
;       |ALU:Execution_U5|                         ; 1633 (469)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5                                                                                                                       ; ALU                    ; work         ;
;          |Sumador:Adder_U1|                      ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1                                                                                                      ; Sumador                ; work         ;
;             |Sumador_2bits:sumadorNbits[10].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[10].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[11].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[11].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[12].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[12].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[13].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[13].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[14].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[14].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[15].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[15].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[16].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[16].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[17].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[17].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[18].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[18].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[19].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[19].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[1].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[1].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[20].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[20].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[21].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[21].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[22].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[22].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[23].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[23].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[24].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[24].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[25].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[25].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[26].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[26].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[27].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[27].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[28].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[28].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[29].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[29].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[2].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[2].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[31].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[31].sum                                                                   ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[3].sum|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[3].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[4].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[4].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[5].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[5].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[6].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[6].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[7].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[7].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[8].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[8].sum                                                                    ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[9].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[9].sum                                                                    ; Sumador_2bits          ; work         ;
;          |lpm_divide:Div0|                       ; 1103 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;             |lpm_divide_hkm:auto_generated|      ; 1103 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm         ; work         ;
;                |sign_div_unsign_9nh:divider|     ; 1103 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh    ; work         ;
;                   |alt_u_div_6af:divider|        ; 1103 (1102)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af          ; work         ;
;                      |add_sub_8pc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;          |lpm_mult:Mult0|                        ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;             |mult_7dt:auto_generated|            ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt               ; work         ;
;       |ALU_control:Alu_control_U11|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU_control:Alu_control_U11                                                                                                            ; ALU_control            ; work         ;
;       |Control:Control_U3|                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3                                                                                                                     ; Control                ; work         ;
;       |Datamemory:Data_memory_U15|               ; 24964 (0)           ; 33759 (0)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15                                                                                                             ; Datamemory             ; work         ;
;          |memory_data:memory_u0|                 ; 24964 (24964)       ; 33759 (33759)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0                                                                                       ; memory_data            ; work         ;
;       |Mux_ALUSrc:Mux_U6|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_U6                                                                                                                      ; Mux_ALUSrc             ; work         ;
;       |Mux_ALUSrc:Mux_and|                       ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_and                                                                                                                     ; Mux_ALUSrc             ; work         ;
;       |Mux_ALUSrc:Mux_memory|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_memory                                                                                                                  ; Mux_ALUSrc             ; work         ;
;       |PC_Calc:PCCalc_U1|                        ; 0 (0)               ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1                                                                                                                      ; PC_Calc                ; work         ;
;       |RegFile:RegFile_U3|                       ; 1392 (1392)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|RegFile:RegFile_U3                                                                                                                     ; RegFile                ; work         ;
;       |SignExt:SignExtend_U4|                    ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4                                                                                                                  ; SignExt                ; work         ;
;       |adder_calc:adder_calcU26|                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26                                                                                                               ; adder_calc             ; work         ;
;          |Sumador:sumador_u20|                   ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20                                                                                           ; Sumador                ; work         ;
;             |Sumador_2bits:sumadorNbits[10].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[10].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[12].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[12].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[13].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[13].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[16].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[16].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[18].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[18].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[19].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[19].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[22].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[22].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[23].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[23].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[24].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[24].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[25].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[25].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[27].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[27].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[28].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[28].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[30].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[30].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[31].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[31].sum                                                        ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[5].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[5].sum                                                         ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[7].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[7].sum                                                         ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[9].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20|Sumador_2bits:sumadorNbits[9].sum                                                         ; Sumador_2bits          ; work         ;
;       |adder_shift:adder_shiftU27|               ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27                                                                                                             ; adder_shift            ; work         ;
;          |Sumador:sumador_u10|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10                                                                                         ; Sumador                ; work         ;
;             |Sumador_2bits:sumadorNbits[10].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[10].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[11].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[11].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[12].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[12].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[13].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[13].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[14].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[14].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[15].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[15].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[16].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[16].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[17].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[17].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[18].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[18].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[19].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[19].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[20].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[20].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[21].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[21].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[22].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[22].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[23].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[23].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[24].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[24].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[25].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[25].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[26].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[26].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[27].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[27].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[28].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[28].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[29].sum| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[29].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[2].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[2].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[30].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[30].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[31].sum| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[31].sum                                                      ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[3].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[3].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[4].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[4].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[5].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[5].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[6].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[6].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[7].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[7].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[8].sum|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[8].sum                                                       ; Sumador_2bits          ; work         ;
;             |Sumador_2bits:sumadorNbits[9].sum|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10|Sumador_2bits:sumadorNbits[9].sum                                                       ; Sumador_2bits          ; work         ;
;       |branch_control:branch_control_U25|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|branch_control:branch_control_U25                                                                                                      ; branch_control         ; work         ;
;       |meminstruction:InstMem_U2|                ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2                                                                                                              ; meminstruction         ; work         ;
;    |deco7seg:deco0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco0                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco1                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco2                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco3                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco4                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco5                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco6|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco6                                                                                                                                                           ; deco7seg               ; work         ;
;    |deco7seg:deco7|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|deco7seg:deco7                                                                                                                                                           ; deco7seg               ; work         ;
;    |divfreq:divisor|                             ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monociclocompleto_fpga|divfreq:divisor                                                                                                                                                          ; divfreq                ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |monociclocompleto_fpga|LCDASCII:lcd_screen|mLCD_ST                ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |monociclocompleto_fpga|LCDASCII:lcd_screen|LCD_ControllerASCII:u0|ST ;
+-------+-------+-------+-------+-------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                 ;
+-------+-------+-------+-------+-------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                     ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                     ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                     ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                     ;
+-------+-------+-------+-------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                     ;
+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Monociclo:monociclocompleto_debug|Control:Control_U3|Alusrc_o   ; Monociclo:monociclocompleto_debug|Control:Control_U3|WideOr6 ; yes                    ;
; Monociclo:monociclocompleto_debug|Control:Control_U3|Branch_o   ; Monociclo:monociclocompleto_debug|Control:Control_U3|WideOr6 ; yes                    ;
; Monociclo:monociclocompleto_debug|Control:Control_U3|Memtoreg_o ; Monociclo:monociclocompleto_debug|Control:Control_U3|WideOr6 ; yes                    ;
; Monociclo:monociclocompleto_debug|Control:Control_U3|Regwrite_o ; Monociclo:monociclocompleto_debug|Control:Control_U3|WideOr6 ; yes                    ;
; Monociclo:monociclocompleto_debug|Control:Control_U3|Memwrite_o ; Monociclo:monociclocompleto_debug|Control:Control_U3|WideOr6 ; yes                    ;
; Number of user-specified and inferred latches = 5               ;                                                              ;                        ;
+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                   ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0|Valid[0..32] ; Stuck at VCC due to stuck port data_in ;
; Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[0]                                     ; Stuck at GND due to stuck port data_in ;
; LCDASCII:lcd_screen|mLCD_ST~8                                                                   ; Lost fanout                            ;
; LCDASCII:lcd_screen|mLCD_ST~9                                                                   ; Lost fanout                            ;
; LCDASCII:lcd_screen|mLCD_ST~10                                                                  ; Lost fanout                            ;
; LCDASCII:lcd_screen|mLCD_ST~11                                                                  ; Lost fanout                            ;
; LCDASCII:lcd_screen|mLCD_ST~12                                                                  ; Lost fanout                            ;
; LCDASCII:lcd_screen|mLCD_ST~13                                                                  ; Lost fanout                            ;
; LCDASCII:lcd_screen|LCD_ControllerASCII:u0|ST~8                                                 ; Lost fanout                            ;
; LCDASCII:lcd_screen|LCD_ControllerASCII:u0|ST~9                                                 ; Lost fanout                            ;
; Total Number of Removed Registers = 42                                                          ;                                        ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34890 ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1098  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33832 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; divfreq:divisor|clk_o                  ; 34866   ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |monociclocompleto_fpga|LCDASCII:lcd_screen|LCD_ControllerASCII:u0|oDone                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_memory|data_o[31] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4|Selector0  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4|Selector6  ;
; 17:1               ; 16 bits   ; 176 LEs       ; 112 LEs              ; 64 LEs                 ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Mux6            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Mux21           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |monociclocompleto_fpga|LCDASCII:lcd_screen|mLCD_ST                                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Mux24           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 18 LEs               ; 8 LEs                  ; No         ; |monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|Mux28           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|RegFile:RegFile_U3 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ADDRW          ; 5     ; Signed Integer                                                           ;
; DATAW          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                              ;
; OPCODE         ; 7     ; Signed Integer                                                              ;
; IMM            ; 20    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_U6 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_memory ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_and ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|shiftL:Sleft_1_U7 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                         ;
; ALUOP          ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27|Sumador:sumador_u10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; WORD           ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; ADDRW          ; 10    ; Signed Integer                                                                   ;
; DATAW          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; ADDRW          ; 10    ; Signed Integer                                                                                         ;
; DATAW          ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCDASCII:lcd_screen ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                          ;
; LCD_LINE1      ; 5     ; Signed Integer                          ;
; LCD_CH_LINE    ; 21    ; Signed Integer                          ;
; LCD_LINE2      ; 22    ; Signed Integer                          ;
; LUT_SIZE       ; 38    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCDASCII:lcd_screen|LCD_ControllerASCII:u0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                               ;
+------------------------------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                            ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                            ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                            ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                            ;
; LATENCY                                        ; 0            ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                            ;
+------------------------------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                            ;
+---------------------------------------+-------------------------------------------------------------------+
; Name                                  ; Value                                                             ;
+---------------------------------------+-------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                 ;
; Entity Instance                       ; Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                ;
;     -- USE_EAB                        ; OFF                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                ;
+---------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "LCDASCII:lcd_screen" ;
+--------------+-------+----------+---------------+
; Port         ; Type  ; Severity ; Details       ;
+--------------+-------+----------+---------------+
; MP[241..240] ; Input ; Info     ; Stuck at VCC  ;
; MP[237..235] ; Input ; Info     ; Stuck at VCC  ;
; MP[227..226] ; Input ; Info     ; Stuck at VCC  ;
; MP[219..218] ; Input ; Info     ; Stuck at VCC  ;
; MP[211..210] ; Input ; Info     ; Stuck at VCC  ;
; MP[203..202] ; Input ; Info     ; Stuck at VCC  ;
; MP[195..194] ; Input ; Info     ; Stuck at VCC  ;
; MP[115..113] ; Input ; Info     ; Stuck at VCC  ;
; MP[105..104] ; Input ; Info     ; Stuck at VCC  ;
; MP[93..91]   ; Input ; Info     ; Stuck at VCC  ;
; MP[83..82]   ; Input ; Info     ; Stuck at VCC  ;
; MP[75..74]   ; Input ; Info     ; Stuck at VCC  ;
; MP[67..66]   ; Input ; Info     ; Stuck at VCC  ;
; MP[251..247] ; Input ; Info     ; Stuck at GND  ;
; MP[245..242] ; Input ; Info     ; Stuck at GND  ;
; MP[239..238] ; Input ; Info     ; Stuck at GND  ;
; MP[232..230] ; Input ; Info     ; Stuck at GND  ;
; MP[223..222] ; Input ; Info     ; Stuck at GND  ;
; MP[215..214] ; Input ; Info     ; Stuck at GND  ;
; MP[207..206] ; Input ; Info     ; Stuck at GND  ;
; MP[199..198] ; Input ; Info     ; Stuck at GND  ;
; MP[125..124] ; Input ; Info     ; Stuck at GND  ;
; MP[122..121] ; Input ; Info     ; Stuck at GND  ;
; MP[117..116] ; Input ; Info     ; Stuck at GND  ;
; MP[112..111] ; Input ; Info     ; Stuck at GND  ;
; MP[107..106] ; Input ; Info     ; Stuck at GND  ;
; MP[97..94]   ; Input ; Info     ; Stuck at GND  ;
; MP[88..86]   ; Input ; Info     ; Stuck at GND  ;
; MP[79..78]   ; Input ; Info     ; Stuck at GND  ;
; MP[71..70]   ; Input ; Info     ; Stuck at GND  ;
; MP[255]      ; Input ; Info     ; Stuck at GND  ;
; MP[254]      ; Input ; Info     ; Stuck at VCC  ;
; MP[253]      ; Input ; Info     ; Stuck at GND  ;
; MP[252]      ; Input ; Info     ; Stuck at VCC  ;
; MP[246]      ; Input ; Info     ; Stuck at VCC  ;
; MP[234]      ; Input ; Info     ; Stuck at GND  ;
; MP[233]      ; Input ; Info     ; Stuck at VCC  ;
; MP[229]      ; Input ; Info     ; Stuck at VCC  ;
; MP[228]      ; Input ; Info     ; Stuck at GND  ;
; MP[225]      ; Input ; Info     ; Stuck at GND  ;
; MP[224]      ; Input ; Info     ; Stuck at VCC  ;
; MP[221]      ; Input ; Info     ; Stuck at VCC  ;
; MP[220]      ; Input ; Info     ; Stuck at GND  ;
; MP[217]      ; Input ; Info     ; Stuck at GND  ;
; MP[216]      ; Input ; Info     ; Stuck at VCC  ;
; MP[213]      ; Input ; Info     ; Stuck at VCC  ;
; MP[212]      ; Input ; Info     ; Stuck at GND  ;
; MP[209]      ; Input ; Info     ; Stuck at GND  ;
; MP[208]      ; Input ; Info     ; Stuck at VCC  ;
; MP[205]      ; Input ; Info     ; Stuck at VCC  ;
; MP[204]      ; Input ; Info     ; Stuck at GND  ;
; MP[201]      ; Input ; Info     ; Stuck at GND  ;
; MP[200]      ; Input ; Info     ; Stuck at VCC  ;
; MP[197]      ; Input ; Info     ; Stuck at VCC  ;
; MP[196]      ; Input ; Info     ; Stuck at GND  ;
; MP[193]      ; Input ; Info     ; Stuck at GND  ;
; MP[192]      ; Input ; Info     ; Stuck at VCC  ;
; MP[191]      ; Input ; Info     ; Stuck at GND  ;
; MP[183]      ; Input ; Info     ; Stuck at GND  ;
; MP[175]      ; Input ; Info     ; Stuck at GND  ;
; MP[167]      ; Input ; Info     ; Stuck at GND  ;
; MP[159]      ; Input ; Info     ; Stuck at GND  ;
; MP[151]      ; Input ; Info     ; Stuck at GND  ;
; MP[143]      ; Input ; Info     ; Stuck at GND  ;
; MP[135]      ; Input ; Info     ; Stuck at GND  ;
; MP[127]      ; Input ; Info     ; Stuck at GND  ;
; MP[126]      ; Input ; Info     ; Stuck at VCC  ;
; MP[123]      ; Input ; Info     ; Stuck at VCC  ;
; MP[120]      ; Input ; Info     ; Stuck at VCC  ;
; MP[119]      ; Input ; Info     ; Stuck at GND  ;
; MP[118]      ; Input ; Info     ; Stuck at VCC  ;
; MP[110]      ; Input ; Info     ; Stuck at VCC  ;
; MP[109]      ; Input ; Info     ; Stuck at GND  ;
; MP[108]      ; Input ; Info     ; Stuck at VCC  ;
; MP[103]      ; Input ; Info     ; Stuck at GND  ;
; MP[102]      ; Input ; Info     ; Stuck at VCC  ;
; MP[101]      ; Input ; Info     ; Stuck at GND  ;
; MP[100]      ; Input ; Info     ; Stuck at VCC  ;
; MP[99]       ; Input ; Info     ; Stuck at GND  ;
; MP[98]       ; Input ; Info     ; Stuck at VCC  ;
; MP[90]       ; Input ; Info     ; Stuck at GND  ;
; MP[89]       ; Input ; Info     ; Stuck at VCC  ;
; MP[85]       ; Input ; Info     ; Stuck at VCC  ;
; MP[84]       ; Input ; Info     ; Stuck at GND  ;
; MP[81]       ; Input ; Info     ; Stuck at GND  ;
; MP[80]       ; Input ; Info     ; Stuck at VCC  ;
; MP[77]       ; Input ; Info     ; Stuck at VCC  ;
; MP[76]       ; Input ; Info     ; Stuck at GND  ;
; MP[73]       ; Input ; Info     ; Stuck at GND  ;
; MP[72]       ; Input ; Info     ; Stuck at VCC  ;
; MP[69]       ; Input ; Info     ; Stuck at VCC  ;
; MP[68]       ; Input ; Info     ; Stuck at GND  ;
; MP[65]       ; Input ; Info     ; Stuck at GND  ;
; MP[64]       ; Input ; Info     ; Stuck at VCC  ;
; MP[63]       ; Input ; Info     ; Stuck at GND  ;
; MP[55]       ; Input ; Info     ; Stuck at GND  ;
; MP[47]       ; Input ; Info     ; Stuck at GND  ;
; MP[39]       ; Input ; Info     ; Stuck at GND  ;
; MP[31]       ; Input ; Info     ; Stuck at GND  ;
; MP[23]       ; Input ; Info     ; Stuck at GND  ;
; MP[15]       ; Input ; Info     ; Stuck at GND  ;
; MP[7]        ; Input ; Info     ; Stuck at GND  ;
+--------------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27"                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26|Sumador:sumador_u20" ;
+-------------+-------+----------+---------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                   ;
+-------------+-------+----------+---------------------------------------------------------------------------+
; opeb[31..3] ; Input ; Info     ; Stuck at GND                                                              ;
; opeb[1..0]  ; Input ; Info     ; Stuck at GND                                                              ;
; opeb[2]     ; Input ; Info     ; Stuck at VCC                                                              ;
+-------------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26"                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 34890                       ;
;     CLR               ; 1058                        ;
;     ENA               ; 33792                       ;
;     ENA CLR           ; 22                          ;
;     ENA CLR SCLR      ; 18                          ;
; cycloneiii_lcell_comb ; 28676                       ;
;     arith             ; 657                         ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 613                         ;
;     normal            ; 28019                       ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 1036                        ;
;         3 data inputs ; 614                         ;
;         4 data inputs ; 26324                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 148.50                      ;
; Average LUT depth     ; 59.87                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 13 19:00:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file lcd/lcdascii.v
    Info (12023): Found entity 1: LCDASCII File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v Line: 1
    Info (12023): Found entity 2: LCD_ControllerASCII File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v Line: 221
Warning (10229): Verilog HDL Expression warning at divfreq.v(18): truncated literal to match 24 bits File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lcd/divfreq.v
    Info (12023): Found entity 1: divfreq File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd/deco7seg.v
    Info (12023): Found entity 1: deco7seg File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/deco7seg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file MonocicloArqui/Sumador.v
    Info (12023): Found entity 1: Sumador File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v Line: 14
    Info (12023): Found entity 2: Sumador_2bits File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/SignExt.v
    Info (12023): Found entity 1: SignExt File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/SignExt.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/shiftL.v
    Info (12023): Found entity 1: shiftL File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shiftL.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/shift1.v
    Info (12023): Found entity 1: shift1 File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shift1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/RegFile.v
    Info (12023): Found entity 1: RegFile File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/PC_Calc.v
    Info (12023): Found entity 1: PC_Calc File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/Mux_ALUSrc.v
    Info (12023): Found entity 1: Mux_ALUSrc File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Mux_ALUSrc.v Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file MonocicloArqui/MSync.v
    Info (12023): Found entity 1: MSync File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v Line: 28
    Info (12023): Found entity 2: MSyncData File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v Line: 58
Info (12021): Found 2 design units, including 2 entities, in source file MonocicloArqui/Monociclo.v
    Info (12023): Found entity 1: Monociclo File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 14
    Info (12023): Found entity 2: Monociclo_tb File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 248
Info (12021): Found 2 design units, including 2 entities, in source file MonocicloArqui/Datamemory.v
    Info (12023): Found entity 1: Datamemory File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 1
    Info (12023): Found entity 2: memory_data File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/Control.v
    Info (12023): Found entity 1: Control File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU_control.v
    Info (12023): Found entity 1: ALU_control File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU_control.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU.v
    Info (12023): Found entity 1: ALU File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_shift.v
    Info (12023): Found entity 1: adder_shift File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_shift.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_calc.v
    Info (12023): Found entity 1: adder_calc File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_calc.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file branch_control.v
    Info (12023): Found entity 1: branch_control File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/branch_control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file meminstruction.v
    Info (12023): Found entity 1: meminstruction File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file monociclocompleto_fpga.v
    Info (12023): Found entity 1: monociclocompleto_fpga File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 14
Info (12127): Elaborating entity "monociclocompleto_fpga" for the top level hierarchy
Info (12128): Elaborating entity "divfreq" for hierarchy "divfreq:divisor" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 47
Info (12128): Elaborating entity "Monociclo" for hierarchy "Monociclo:monociclocompleto_debug" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at Monociclo.v(95): object "ex_datars2_i" assigned a value but never read File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 95
Info (12128): Elaborating entity "PC_Calc" for hierarchy "Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 39
Info (12128): Elaborating entity "meminstruction" for hierarchy "Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 49
Warning (10850): Verilog HDL warning at meminstruction.v(22): number of words (29) in memory file does not match the number of elements in the address range [0:255] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v Line: 22
Warning (10030): Net "Cache.data_a" at meminstruction.v(18) has no driver or initial value, using a default initial value '0' File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v Line: 18
Warning (10030): Net "Cache.waddr_a" at meminstruction.v(18) has no driver or initial value, using a default initial value '0' File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v Line: 18
Warning (10030): Net "Cache.we_a" at meminstruction.v(18) has no driver or initial value, using a default initial value '0' File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v Line: 18
Info (12128): Elaborating entity "Control" for hierarchy "Monociclo:monociclocompleto_debug|Control:Control_U3" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Alusrc_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Memtoreg_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Regwrite_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Memread_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Memwrite_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable "Branch_o", which holds its previous value in one or more paths through the always construct File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Branch_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Memwrite_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Memread_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Regwrite_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Memtoreg_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (10041): Inferred latch for "Alusrc_o" at Control.v(27) File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 27
Info (12128): Elaborating entity "RegFile" for hierarchy "Monociclo:monociclocompleto_debug|RegFile:RegFile_U3" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 89
Info (12128): Elaborating entity "SignExt" for hierarchy "Monociclo:monociclocompleto_debug|SignExt:SignExtend_U4" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 106
Info (12128): Elaborating entity "Mux_ALUSrc" for hierarchy "Monociclo:monociclocompleto_debug|Mux_ALUSrc:Mux_U6" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 118
Info (12128): Elaborating entity "shiftL" for hierarchy "Monociclo:monociclocompleto_debug|shiftL:Sleft_1_U7" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 161
Info (12128): Elaborating entity "ALU" for hierarchy "Monociclo:monociclocompleto_debug|ALU:Execution_U5" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 178
Info (12128): Elaborating entity "Sumador" for hierarchy "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 67
Info (12128): Elaborating entity "Sumador_2bits" for hierarchy "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Sumador:Adder_U1|Sumador_2bits:sumadorNbits[0].sum" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v Line: 33
Info (12128): Elaborating entity "adder_calc" for hierarchy "Monociclo:monociclocompleto_debug|adder_calc:adder_calcU26" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 191
Info (12128): Elaborating entity "adder_shift" for hierarchy "Monociclo:monociclocompleto_debug|adder_shift:adder_shiftU27" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 203
Info (12128): Elaborating entity "Datamemory" for hierarchy "Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 219
Info (12128): Elaborating entity "memory_data" for hierarchy "Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 25
Info (12128): Elaborating entity "branch_control" for hierarchy "Monociclo:monociclocompleto_debug|branch_control:branch_control_U25" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 234
Info (12128): Elaborating entity "ALU_control" for hierarchy "Monociclo:monociclocompleto_debug|ALU_control:Alu_control_U11" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v Line: 245
Info (12128): Elaborating entity "deco7seg" for hierarchy "deco7seg:deco0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 94
Info (12128): Elaborating entity "LCDASCII" for hierarchy "LCDASCII:lcd_screen" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 135
Info (12128): Elaborating entity "LCD_ControllerASCII" for hierarchy "LCDASCII:lcd_screen|LCD_ControllerASCII:u0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v Line: 218
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Monociclo:monociclocompleto_debug|RegFile:RegFile_U3|RegFile" is uninferred due to asynchronous read logic File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v Line: 28
    Info (276007): RAM logic "Monociclo:monociclocompleto_debug|Datamemory:Data_memory_U15|memory_data:memory_u0|Cache" is uninferred due to asynchronous read logic File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 43
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/monociclo.ram0_meminstruction_13d40c2d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Div0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Monociclo:monociclocompleto_debug|ALU:Execution_U5|Mult0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 42
Info (12130): Elaborated megafunction instantiation "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 43
Info (12133): Instantiated megafunction "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_divide:Div0" with the following parameter: File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 42
Info (12133): Instantiated megafunction "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0" with the following parameter: File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v Line: 42
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf Line: 91
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch Monociclo:monociclocompleto_debug|Control:Control_U3|Alusrc_o has unsafe behavior File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[9] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 31
Warning (13012): Latch Monociclo:monociclocompleto_debug|Control:Control_U3|Branch_o has unsafe behavior File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[9] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 31
Warning (13012): Latch Monociclo:monociclocompleto_debug|Control:Control_U3|Memtoreg_o has unsafe behavior File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[9] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 31
Warning (13012): Latch Monociclo:monociclocompleto_debug|Control:Control_U3|Regwrite_o has unsafe behavior File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[9] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 31
Warning (13012): Latch Monociclo:monociclocompleto_debug|Control:Control_U3|Memwrite_o has unsafe behavior File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug|PC_Calc:PCCalc_U1|pc_o[9] File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v Line: 31
Info (13000): Registers with preset signals will power-up high File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v Line: 5
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on" is stuck at VCC File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 25
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 26
    Warning (13410): Pin "lcd_rw" is stuck at GND File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 62567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 62490 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 767 megabytes
    Info: Processing ended: Thu Jul 13 19:02:29 2023
    Info: Elapsed time: 00:02:02
    Info: Total CPU time (on all processors): 00:02:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg.


