{"vcs1":{"timestamp_begin":1739095400.755717218, "rt":0.23, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1739095401.065568112, "rt":0.25, "ut":0.13, "st":0.11}}
{"link":{"timestamp_begin":1739095401.365515461, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739095400.531631663}
{"VCS_COMP_START_TIME": 1739095400.531631663}
{"VCS_COMP_END_TIME": 1739095401.576051542}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
