Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:03:27 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/SgdLR_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                           Instance                           |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                 |                                                           (top) |       2220 |       2096 |       0 |  124 | 3508 |      1 |      0 |         12 |
|   bd_0_i                                                     |                                                            bd_0 |       2220 |       2096 |       0 |  124 | 3508 |      1 |      0 |         12 |
|     hls_inst                                                 |                                                 bd_0_hls_inst_0 |       2220 |       2096 |       0 |  124 | 3508 |      1 |      0 |         12 |
|       inst                                                   |                                           bd_0_hls_inst_0_SgdLR |       2220 |       2096 |       0 |  124 | 3508 |      1 |      0 |         12 |
|         (inst)                                               |                                           bd_0_hls_inst_0_SgdLR |         19 |         19 |       0 |    0 |  289 |      0 |      0 |          0 |
|         faddfsub_32ns_32ns_32_10_full_dsp_1_U16              |       bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1 |        193 |        190 |       0 |    3 |  362 |      0 |      0 |          2 |
|           (faddfsub_32ns_32ns_32_10_full_dsp_1_U16)          |       bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1 |          2 |          2 |       0 |    0 |   97 |      0 |      0 |          0 |
|           SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u     |    bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip |        191 |        188 |       0 |    3 |  265 |      0 |      0 |          2 |
|             (SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u) |    bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             inst                                             |                          bd_0_hls_inst_0_floating_point_v7_1_16 |        191 |        188 |       0 |    3 |  265 |      0 |      0 |          2 |
|         fdiv_32ns_32ns_32_30_no_dsp_1_U17                    |             bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1 |        773 |        737 |       0 |   36 | 1412 |      0 |      0 |          0 |
|           (fdiv_32ns_32ns_32_30_no_dsp_1_U17)                |             bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|           SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u           |          bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip |        773 |        737 |       0 |   36 | 1380 |      0 |      0 |          0 |
|             (SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u)       |          bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             inst                                             |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        773 |        737 |       0 |   36 | 1380 |      0 |      0 |          0 |
|         fexp_32ns_32ns_32_31_full_dsp_1_U19                  |           bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1 |        693 |        643 |       0 |   50 |  669 |      0 |      0 |          7 |
|           (fexp_32ns_32ns_32_31_full_dsp_1_U19)              |           bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|           SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u         |        bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip |        693 |        643 |       0 |   50 |  637 |      0 |      0 |          7 |
|             (SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u)     |        bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             inst                                             |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        693 |        643 |       0 |   50 |  637 |      0 |      0 |          7 |
|         fmul_32ns_32ns_32_8_max_dsp_1_U20                    |             bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1 |         84 |         84 |       0 |    0 |  223 |      0 |      0 |          3 |
|           (fmul_32ns_32ns_32_8_max_dsp_1_U20)                |             bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1 |          1 |          1 |       0 |    0 |   96 |      0 |      0 |          0 |
|           SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u           |          bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip |         83 |         83 |       0 |    0 |  127 |      0 |      0 |          3 |
|             (SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u)       |          bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             inst                                             |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |         83 |         83 |       0 |    0 |  127 |      0 |      0 |          3 |
|         gradient_U                                           |                    bd_0_hls_inst_0_SgdLR_gradient_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         grp_SgdLR_Pipeline_DOT_fu_93                         |                        bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_DOT |        188 |        188 |       0 |    0 |  206 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_DOT_fu_93)                     |                        bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_DOT |        156 |        156 |       0 |    0 |  204 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init_14 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SgdLR_Pipeline_GRAD_fu_103                       |                       bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_GRAD |         67 |         55 |       0 |   12 |   76 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_GRAD_fu_103)                   |                       bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_GRAD |         48 |         36 |       0 |   12 |   74 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init_13 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SgdLR_Pipeline_UPDATE_fu_112                     |                     bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_UPDATE |         78 |         55 |       0 |   23 |   82 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_UPDATE_fu_112)                 |                     bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_UPDATE |         31 |          8 |       0 |   23 |   80 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |    bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init |         47 |         47 |       0 |    0 |    2 |      0 |      0 |          0 |
|         sitofp_32ns_32_7_no_dsp_1_U18                        |                 bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1 |        125 |        125 |       0 |    0 |  189 |      0 |      0 |          0 |
|           (sitofp_32ns_32_7_no_dsp_1_U18)                    |                 bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |          0 |
|           SgdLR_sitofp_32ns_32_7_no_dsp_1_ip_u               |              bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1_ip |        125 |        125 |       0 |    0 |  181 |      0 |      0 |          0 |
|             (SgdLR_sitofp_32ns_32_7_no_dsp_1_ip_u)           |              bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             inst                                             |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        125 |        125 |       0 |    0 |  181 |      0 |      0 |          0 |
+--------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


