
---------- Begin Simulation Statistics ----------
final_tick                                50743534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 924856                       # Number of bytes of host memory used
host_seconds                                  1393.96                       # Real time elapsed on the host
host_tick_rate                               36402375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.050744                       # Number of seconds simulated
sim_ticks                                 50743534000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 149910066                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134760102                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 33992429                       # Number of Instructions Simulated
system.cpu.committedInsts::total            133992429                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  114301955                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              277392771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.014871                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.985579                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.757409                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1360615                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   940980                       # number of floating regfile writes
system.cpu.idleCycles                           41966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               849218                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10117898                       # Number of branches executed
system.cpu.iew.exec_branches::1              16037181                       # Number of branches executed
system.cpu.iew.exec_branches::total          26155079                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.787556                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25854035                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  32586584                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              58440619                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9981645                       # Number of stores executed
system.cpu.iew.exec_stores::1                14842050                       # Number of stores executed
system.cpu.iew.exec_stores::total            24823695                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3982261                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34460400                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              28208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25469966                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           290345205                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15872390                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           17744534                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       33616924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1116382                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             282900881                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14282                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6470                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 833600                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 56797                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          13936                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       446667                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         402551                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              207992545                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              116721077                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          324713622                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  164966722                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  117673811                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              282640533                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.616351                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.611866                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.614739                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              128196416                       # num instructions producing a value
system.cpu.iew.wb_producers::1               71417681                       # num instructions producing a value
system.cpu.iew.wb_producers::total          199614097                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.625495                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.159496                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.784991                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165009576                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   117708047                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               282717623                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                469310189                       # number of integer regfile reads
system.cpu.int_regfile_writes               235920528                       # number of integer regfile writes
system.cpu.ipc::0                            0.985347                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.334943                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.320291                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3615989      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129931653     78.43%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5576445      3.37%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184169      0.11%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               98522      0.06%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   96      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  869      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  498      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178143      0.11%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16008217      9.66%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9711068      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30577      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         320531      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165656930                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           9004450      7.60%      7.60% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              76109227     64.21%     71.81% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               207410      0.17%     71.98% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  4197      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               69873      0.06%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1122      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                42525      0.04%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  193      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               94496      0.08%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            8553      0.01%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           23794      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2819      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             17433037     14.71%     86.90% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            14420411     12.17%     99.07% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          562712      0.47%     99.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         541554      0.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              118526383                       # Type of FU issued
system.cpu.iq.FU_type::total                284183313      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4562043                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6592291                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1921151                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2258207                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 57299638                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 27769232                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             85068870                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.201629                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.097716                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.299345                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                53907608     63.37%     63.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6585153      7.74%     71.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    6323      0.01%     71.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                349067      0.41%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    377      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  18186      0.02%     71.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    170      0.00%     71.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 23322      0.03%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              1461      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             10746      0.01%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              133      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3031012      3.56%     75.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              20061436     23.58%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            297686      0.35%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           776149      0.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              424533060                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          822106577                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    280719382                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         301053216                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  290260621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 284183313                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               84584                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12952311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1354915                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          29501                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20108210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     101445103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.801351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.539367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7495890      7.39%      7.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10399833     10.25%     17.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29403615     28.98%     46.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21831468     21.52%     68.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            17453831     17.21%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            10520137     10.37%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3397675      3.35%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              861445      0.85%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               81209      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       101445103                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.800192                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            193355                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           284683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16355906                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10255900                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3886182                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          3931856                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             18104494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15214066                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                87196670                       # number of misc regfile reads
system.cpu.numCycles                        101487069                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          783                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       615084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1231737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   133992429                       # Number of instructions simulated
sim_ops                                     277392771                       # Number of ops (including micro ops) simulated
host_inst_rate                                  96123                       # Simulator instruction rate (inst/s)
host_op_rate                                   198996                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                28486752                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24600221                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1031125                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22746127                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22196454                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.583444                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1207114                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               2509                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          198499                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             183591                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14908                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        14679                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11543011                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           55083                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            819324                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    101438477                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.734591                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.473752                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17045247     16.80%     16.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        28199844     27.80%     44.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        14005116     13.81%     58.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         8227630      8.11%     66.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10237154     10.09%     76.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7170117      7.07%     83.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4733297      4.67%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3259754      3.21%     91.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8560318      8.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    101438477                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          33992429                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     133992429                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           114301955                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       277392771                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 31913813                       # Number of memory references committed
system.cpu.commit.memRefs::total             57424992                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   17235337                       # Number of loads committed
system.cpu.commit.loads::total               32803647                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    36700                       # Number of memory barriers committed
system.cpu.commit.membars::total                36718                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                15739327                       # Number of branches committed
system.cpu.commit.branches::total            25784979                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1306472                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1885379                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                105148838                       # Number of committed integer instructions.
system.cpu.commit.integer::total            264583284                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             944893                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1052560                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      8945047      7.83%      7.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     73014435     63.88%     71.70% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       197913      0.17%     71.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     71.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        63348      0.06%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1008      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        38045      0.03%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        92538      0.08%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         8464      0.01%     72.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        23405      0.02%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2819      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     16714318     14.62%     86.70% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14152720     12.38%     99.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       521019      0.46%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       525756      0.46%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    114301955                       # Class of committed instruction
system.cpu.commit.committedInstType::total    277392771      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8560318                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     57529099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57529099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57530503                       # number of overall hits
system.cpu.dcache.overall_hits::total        57530503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       151186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       151218                       # number of overall misses
system.cpu.dcache.overall_misses::total        151218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1556232998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1556232998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1556232998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1556232998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57680285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57680285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57681721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57681721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002622                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10293.499385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10293.499385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10291.321126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10291.321126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             803                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.388543                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       130515                       # number of writebacks
system.cpu.dcache.writebacks::total            130515                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19638                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19638                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19638                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19638                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       131548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       131548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       131575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       131575                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1262932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1262932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1263552499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1263552499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9600.548841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9600.548841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9603.287091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9603.287091                       # average overall mshr miss latency
system.cpu.dcache.replacements                 130515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32977553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32977553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    733460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    733460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33056968                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33056968                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9235.792986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9235.792986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    512908000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    512908000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8563.595686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8563.595686                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24551546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24551546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        71771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    822772498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    822772498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     24623317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24623317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11463.857240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11463.857240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    750024999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    750024999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10467.315139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10467.315139                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1404                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1404                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1436                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1436                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022284                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022284                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       619500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       619500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018802                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.665654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57662097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            131539                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            438.365025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.665654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          748                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115494981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115494981                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 88845261                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32294982                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  60817450                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              20098913                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 833600                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             21681956                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                213821                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              294579345                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4267936                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33651708                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    24827609                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        117511                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         48620                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             837352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      150753223                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    28486752                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23587159                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      99826405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1045600                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      17179                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                20246                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  42385174                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 93868                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    10993                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          101445103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.030824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.023108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20182971     19.90%     19.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  9963059      9.82%     29.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 11299129     11.14%     40.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8903252      8.78%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  7292318      7.19%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 43804374     43.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            101445103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.280693                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.485443                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     41883337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41883337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41883337                       # number of overall hits
system.cpu.icache.overall_hits::total        41883337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       501111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         501111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       501111                       # number of overall misses
system.cpu.icache.overall_misses::total        501111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4225204005                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4225204005                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4225204005                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4225204005                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42384448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42384448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42384448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42384448                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8431.672833                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8431.672833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8431.672833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8431.672833                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       329368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          394                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             31340                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.509509                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    32.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       484553                       # number of writebacks
system.cpu.icache.writebacks::total            484553                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        16017                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16017                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        16017                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16017                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       485094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       485094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       485094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       485094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3891256574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3891256574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3891256574                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3891256574                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8021.654718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8021.654718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8021.654718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8021.654718                       # average overall mshr miss latency
system.cpu.icache.replacements                 484553                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     41883337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41883337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       501111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        501111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4225204005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4225204005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42384448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42384448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8431.672833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8431.672833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        16017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       485094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       485094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3891256574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3891256574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8021.654718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8021.654718                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.563314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42368431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            485094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.340662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.563314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85253990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85253990                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    42396417                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        123270                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       62966                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  787592                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  187                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1266                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 313031                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 2527                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      480909                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  869143                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1574                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               12670                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 535577                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                12208                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    462                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  50743534000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 833600                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                102267915                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6917276                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            334                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  68176575                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              24694506                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              291714442                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1269568                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               6471635                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               12751493                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     28                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1800048                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          995586                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           384000620                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   731148776                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                484281591                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1455998                       # Number of floating rename lookups
system.cpu.rename.committedMaps             365289364                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 18711093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40075706                       # count of insts added to the skid buffer
system.cpu.rob.reads                        935330655                       # The number of ROB reads
system.cpu.rob.writes                       579740431                       # The number of ROB writes
system.cpu.thread0.numInsts                  33992429                       # Number of Instructions committed
system.cpu.thread0.numOps                   114301955                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               481821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               128908                       # number of demand (read+write) hits
system.l2.demand_hits::total                   610729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              481821                       # number of overall hits
system.l2.overall_hits::.cpu.data              128908                       # number of overall hits
system.l2.overall_hits::total                  610729                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3224                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2631                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3224                       # number of overall misses
system.l2.overall_misses::.cpu.data              2631                       # number of overall misses
system.l2.overall_misses::total                  5855                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    231786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    222686000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        454472500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    231786500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    222686000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       454472500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           485045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           131539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               616584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          485045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          131539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              616584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71894.075682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84639.300646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77621.263877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71894.075682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84639.300646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77621.263877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  90                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 90                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41701                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    212442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    192599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    405042000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    212442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    192599500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2164992671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2570034671                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65894.075682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75796.733569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70258.803122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65894.075682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75796.733569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60245.788930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61630.048944                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       127271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           127271                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       127271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       127271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       487762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           487762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       487762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       487762                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35936                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35936                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2164992671                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2164992671                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60245.788930                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60245.788930                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               36                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             69419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69419                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2211                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    189210500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     189210500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.030867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85576.888286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85576.888286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    161684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    161684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.029624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76194.156456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76194.156456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         481821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             481821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    231786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    231786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       485045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         485045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71894.075682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71894.075682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    212442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    212442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65894.075682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65894.075682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         59489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33475500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33475500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        59909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         59909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79703.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79703.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73784.009547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73784.009547                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  322443                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              322443                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 30565                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40919.574284                       # Cycle average of tags in use
system.l2.tags.total_refs                     1267499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.394931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3163.571787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2444.281212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 35311.721285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.538814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.624383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.548340                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.087967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19748149                       # Number of tag accesses
system.l2.tags.data_accesses                 19748149                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000707750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41701                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41701                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41701                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2668864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     52.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   49721618500                       # Total gap between requests
system.mem_ctrls.avgGap                    1192336.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       206336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       162624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2299904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4066252.066716520116                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3204822.115858150646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 45324080.108413420618                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3224                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2541                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35936                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     92770136                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     97649465                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1047055947                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28774.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38429.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29136.69                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       206336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       162624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2299904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2668864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       206336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       206336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3224                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41701                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4066252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3204822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     45324080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         52595154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4066252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4066252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4066252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3204822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     45324080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52595154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41701                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               455581798                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1237475548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10924.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29674.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37402                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4299                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   620.810421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   384.133238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   430.582384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          968     22.52%     22.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          510     11.86%     34.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          193      4.49%     38.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          172      4.00%     42.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          135      3.14%     46.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      1.65%     47.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.47%     49.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           72      1.67%     50.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2115     49.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4299                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2668864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               52.595154                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14172900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7533075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144827760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4005608880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1847857350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17929427040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   23949427005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.970025                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  46591350611                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1694420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2457763389                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16521960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8781630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      152917380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4005608880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1976492670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17821102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   23981425080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.600609                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  46305774988                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1694420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2743339012                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39579                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2122                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2668864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2668864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2668864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41701                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65132349                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          218062255                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            545003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       127271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       487797                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            41191                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71630                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        485094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        59909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1454692                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       393665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1848357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     62054272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16771456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               78825728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           41240                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           657860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 657070     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    790      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             657860                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  50743534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1230936500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         727653974                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197338975                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
