#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 24 05:06:14 2025
# Process ID         : 1312
# Current directory  : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent4132 C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.xpr
# Log file           : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/vivado.log
# Journal file       : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final\vivado.jou
# Running On         : LAPTOP-LC1F7D02
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17009 MB
# Swap memory        : 1073 MB
# Total Virtual      : 18082 MB
# Available Virtual  : 9887 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/harsh/Downloads/SoCFinalProject/ip_repo [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_nets pwm_audio_0_pwm_out] [get_bd_cells pwm_audio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
update_compile_order -fileset sources_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
startgroup
set_property CONFIG.C_INCLUDE_SG {0} [get_bd_cells axi_cdma_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pwm_audio_axi:1.0 pwm_audio_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/pwm_audio_axi_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins pwm_audio_axi_0/S_AXI]
connect_bd_net [get_bd_ports pwm_out_0] [get_bd_pins pwm_audio_axi_0/pwm_out]
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_SI {2} [get_bd_cells axi_smc]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_smc/S01_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/m_axi_aclk]
regenerate_bd_layout
assign_bd_address
validate_bd_design
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_cdma_0/S_AXI_LITE/Reg] -force
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs pwm_audio_axi_0/S_AXI/reg0] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_cdma_0/S_AXI_LITE/Reg] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs myip_pong2_0/S00_AXI/S00_AXI_reg] -force
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs pwm_audio_axi_0/S_AXI/reg0] -force
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs myip_pong2_0/S00_AXI/S00_AXI_reg] -force
assign_bd_address
validate_bd_design
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd
file delete -force C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd
export_ip_user_files -of_objects  [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_myip_pong2_0_S00_AXI_reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_uartlite_0_Reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_gpio_0_Reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_cdma_0_Reg]
validate_bd_design
startgroup
set_property CONFIG.C_ALL_OUTPUTS_2 {0} [get_bd_cells axi_gpio_0]
endgroup
export_ip_user_files -of_objects  [get_files c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
delete_bd_objs [get_bd_addr_segs microblaze_riscv_0/Data/SEG_pwm_audio_axi_0_reg0]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property CONFIG.C_GPIO2_WIDTH {1} [get_bd_cells axi_gpio_0]
endgroup
validate_bd_design
startgroup
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
delete_bd_objs [get_bd_intf_ports GPIO2_0]
validate_bd_design
export_ip_user_files -of_objects  [get_files c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close_project
