// Seed: 3571752576
module module_0;
  logic [1 : -1] id_1 = -1 > -1'd0;
  assign module_1.id_6 = 0;
endmodule
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3
    , id_21,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output tri id_7,
    output supply0 module_1,
    output tri id_9,
    input tri id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri id_17,
    input wand id_18,
    input wire id_19
);
  wire id_22;
  module_0 modCall_1 ();
  wire [-1 : -1] id_23;
endmodule
