Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 28 20:07:53 2022
| Host         : DESKTOP-829O8AH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TP1_timing_summary_routed.rpt -pb TP1_timing_summary_routed.pb -rpx TP1_timing_summary_routed.rpx -warn_on_violation
| Design       : TP1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.494        0.000                      0                   16        0.650        0.000                      0                   16        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.494        0.000                      0                   16        0.650        0.000                      0                   16        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.309ns (25.264%)  route 3.872ns (74.736%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.163     9.302    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.426 r  resultado[2]_i_3/O
                         net (fo=1, routed)           0.000     9.426    resultado[2]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     9.671 r  resultado_reg[2]_i_1/O
                         net (fo=2, routed)           0.662    10.333    resultado[2]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.255    14.827    resultado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.273ns (25.007%)  route 3.818ns (74.993%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.077     9.216    resultado[7]_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.340 r  resultado[3]_i_2/O
                         net (fo=1, routed)           0.000     9.340    resultado[3]_i_2_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     9.549 r  resultado_reg[3]_i_1/O
                         net (fo=2, routed)           0.693    10.242    resultado[3]
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.254    14.823    resultado_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.309ns (25.805%)  route 3.764ns (74.195%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.163     9.302    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.426 r  resultado[2]_i_3/O
                         net (fo=1, routed)           0.000     9.426    resultado[2]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     9.671 r  resultado_reg[2]_i_1/O
                         net (fo=2, routed)           0.553    10.224    resultado[2]
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.241    14.836    resultado_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.281ns (25.489%)  route 3.745ns (74.511%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.010     9.149    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.273 r  resultado[1]_i_3/O
                         net (fo=1, routed)           0.000     9.273    resultado[1]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     9.490 r  resultado_reg[1]_i_1/O
                         net (fo=2, routed)           0.687    10.177    resultado[1]
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.256    14.824    resultado_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.281ns (26.426%)  route 3.567ns (73.574%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.010     9.149    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.273 r  resultado[1]_i_3/O
                         net (fo=1, routed)           0.000     9.273    resultado[1]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     9.490 r  resultado_reg[1]_i_1/O
                         net (fo=2, routed)           0.509     9.999    resultado[1]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.242    14.840    resultado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.281ns (26.616%)  route 3.532ns (73.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.819     8.958    resultado[7]_i_6_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.082 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     9.082    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     9.299 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.666     9.964    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.242    14.840    resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.273ns (26.764%)  route 3.483ns (73.236%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.077     9.216    resultado[7]_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.340 r  resultado[3]_i_2/O
                         net (fo=1, routed)           0.000     9.340    resultado[3]_i_2_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     9.549 r  resultado_reg[3]_i_1/O
                         net (fo=2, routed)           0.359     9.908    resultado[3]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.234    14.848    resultado_reg[3]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.281ns (27.705%)  route 3.343ns (72.295%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.819     8.958    resultado[7]_i_6_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.082 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     9.082    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     9.299 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.476     9.775    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.256    14.826    resultado_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 operacion_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.091ns (45.481%)  route 2.507ns (54.519%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[1]/Q
                         net (fo=7, routed)           0.866     6.473    operacion[1]
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.124     6.597 r  resultado[7]_i_9/O
                         net (fo=11, routed)          0.644     7.241    resultado[7]_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     7.874 r  resultado_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.874    resultado_reg[7]_i_15_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.208 r  resultado_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.470     8.678    data0[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.303     8.981 r  resultado[5]_i_2/O
                         net (fo=1, routed)           0.000     8.981    resultado[5]_i_2_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     9.222 r  resultado_reg[5]_i_1/O
                         net (fo=2, routed)           0.527     9.749    resultado[5]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.235    14.845    resultado_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 operacion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.278ns (27.886%)  route 3.305ns (72.114%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  operacion_reg[4]/Q
                         net (fo=2, routed)           1.096     6.703    operacion[4]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.855 r  resultado[7]_i_13/O
                         net (fo=1, routed)           0.951     7.806    resultado[7]_i_13_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.713     8.851    resultado[7]_i_6_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  resultado[4]_i_3/O
                         net (fo=1, routed)           0.000     8.975    resultado[4]_i_3_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     9.189 r  resultado_reg[4]_i_1/O
                         net (fo=2, routed)           0.545     9.734    resultado[4]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.240    14.840    resultado_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 operador_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.338%)  route 0.506ns (68.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  operador_2_reg[7]/Q
                         net (fo=2, routed)           0.171     1.786    operador_2[7]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.831 r  resultado[7]_i_5/O
                         net (fo=1, routed)           0.221     2.053    resultado[7]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.098 r  resultado[7]_i_1/O
                         net (fo=2, routed)           0.114     2.211    resultado[7]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.072     1.561    resultado_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 operador_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.296ns (40.400%)  route 0.437ns (59.600%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[1]/Q
                         net (fo=2, routed)           0.207     1.821    operador_1[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  resultado[1]_i_4/O
                         net (fo=3, routed)           0.064     1.929    resultado[1]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     1.974    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.065     2.039 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.166     2.206    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/C
                         clock pessimism             -0.478     1.513    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.003     1.516    resultado_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 operador_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.457ns (59.497%)  route 0.311ns (40.503%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[2]/Q
                         net (fo=2, routed)           0.069     1.684    operador_1[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  resultado[7]_i_27/O
                         net (fo=1, routed)           0.000     1.729    resultado[7]_i_27_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.828 r  resultado_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.121     1.948    data0[3]
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.110     2.058 r  resultado[3]_i_2/O
                         net (fo=1, routed)           0.000     2.058    resultado[3]_i_2_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     2.120 r  resultado_reg[3]_i_1/O
                         net (fo=2, routed)           0.121     2.241    resultado[3]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.007     1.520    resultado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 operador_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.296ns (37.330%)  route 0.497ns (62.670%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[1]/Q
                         net (fo=2, routed)           0.207     1.821    operador_1[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  resultado[1]_i_4/O
                         net (fo=3, routed)           0.064     1.929    resultado[1]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     1.974    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.065     2.039 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.227     2.266    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.007     1.520    resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 operador_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.231ns (27.277%)  route 0.616ns (72.723%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  operador_2_reg[7]/Q
                         net (fo=2, routed)           0.171     1.786    operador_2[7]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.831 r  resultado[7]_i_5/O
                         net (fo=1, routed)           0.221     2.053    resultado[7]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.098 r  resultado[7]_i_1/O
                         net (fo=2, routed)           0.223     2.321    resultado[7]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[7]_lopt_replica/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.072     1.564    resultado_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 operador_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.524ns (63.589%)  route 0.300ns (36.411%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[2]/Q
                         net (fo=2, routed)           0.069     1.684    operador_1[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  resultado[7]_i_27/O
                         net (fo=1, routed)           0.000     1.729    resultado[7]_i_27_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.844 r  resultado_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.844    resultado_reg[7]_i_15_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.898 r  resultado_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.119     2.016    data0[4]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.107     2.123 r  resultado[4]_i_2/O
                         net (fo=1, routed)           0.000     2.123    resultado[4]_i_2_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I0_O)      0.062     2.185 r  resultado_reg[4]_i_1/O
                         net (fo=2, routed)           0.112     2.297    resultado[4]
    SLICE_X1Y13          FDRE                                         r  resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  resultado_reg[4]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.007     1.517    resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 operador_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.431ns (51.405%)  route 0.407ns (48.595%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[2]/Q
                         net (fo=2, routed)           0.069     1.684    operador_1[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  resultado[7]_i_27/O
                         net (fo=1, routed)           0.000     1.729    resultado[7]_i_27_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.795 r  resultado_reg[7]_i_15/O[2]
                         net (fo=1, routed)           0.118     1.912    data0[2]
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.108     2.020 r  resultado[2]_i_2/O
                         net (fo=1, routed)           0.000     2.020    resultado[2]_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.071     2.091 r  resultado_reg[2]_i_1/O
                         net (fo=2, routed)           0.220     2.312    resultado[2]
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/C
                         clock pessimism             -0.478     1.507    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.007     1.514    resultado_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 operacion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.327ns (38.377%)  route 0.525ns (61.623%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  operacion_reg[3]/Q
                         net (fo=2, routed)           0.158     1.771    operacion[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.816 f  resultado[7]_i_8/O
                         net (fo=2, routed)           0.070     1.886    resultado[7]_i_8_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.931 r  resultado[7]_i_2/O
                         net (fo=8, routed)           0.129     2.060    resultado[7]_i_2_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_S_O)       0.096     2.156 r  resultado_reg[5]_i_1/O
                         net (fo=2, routed)           0.168     2.324    resultado[5]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.003     1.513    resultado_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 operacion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.327ns (38.136%)  route 0.530ns (61.864%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  operacion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  operacion_reg[3]/Q
                         net (fo=2, routed)           0.158     1.771    operacion[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.816 f  resultado[7]_i_8/O
                         net (fo=2, routed)           0.070     1.886    resultado[7]_i_8_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.931 r  resultado[7]_i_2/O
                         net (fo=8, routed)           0.129     2.060    resultado[7]_i_2_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_S_O)       0.096     2.156 r  resultado_reg[5]_i_1/O
                         net (fo=2, routed)           0.174     2.330    resultado[5]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/C
                         clock pessimism             -0.478     1.510    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.007     1.517    resultado_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 operador_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultado_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.536ns (60.178%)  route 0.355ns (39.822%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  operador_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  operador_1_reg[2]/Q
                         net (fo=2, routed)           0.069     1.684    operador_1[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  resultado[7]_i_27/O
                         net (fo=1, routed)           0.000     1.729    resultado[7]_i_27_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.844 r  resultado_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.844    resultado_reg[7]_i_15_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.909 r  resultado_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.149     2.057    data0[6]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.108     2.165 r  resultado[6]_i_2/O
                         net (fo=1, routed)           0.000     2.165    resultado[6]_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     2.227 r  resultado_reg[6]_i_1/O
                         net (fo=2, routed)           0.136     2.364    resultado[6]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[6]_lopt_replica/C
                         clock pessimism             -0.478     1.513    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.007     1.520    resultado_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.844    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    operacion_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    operacion_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    operacion_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    operacion_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    operacion_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    operacion_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    operador_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    operador_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    operador_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    operacion_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    operacion_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    operacion_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    operacion_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    operacion_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resultado_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 4.212ns (41.783%)  route 5.869ns (58.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  resultado_reg[7]/Q
                         net (fo=1, routed)           0.959     6.569    led_OBUF[7]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.444     7.137    led_OBUF[9]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.466    11.727    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.236 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.236    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 3.986ns (61.098%)  route 2.538ns (38.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  resultado_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.538     8.148    resultado_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.678 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.678    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.970ns (65.751%)  route 2.068ns (34.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  resultado_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.068     7.678    resultado_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.193 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.193    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.962ns (67.140%)  route 1.939ns (32.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  resultado_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.939     7.551    resultado_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.058 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.058    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.957ns (67.267%)  route 1.925ns (32.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  resultado_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.925     7.538    resultado_reg[7]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.038 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.038    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 3.965ns (67.990%)  route 1.867ns (32.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  resultado_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.867     7.477    resultado_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.985 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.985    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.961ns (68.038%)  route 1.861ns (31.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  resultado_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.861     7.473    resultado_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.978 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.978    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.957ns (69.749%)  route 1.716ns (30.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  resultado_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.716     7.322    resultado_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.823 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.823    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.965ns (70.320%)  route 1.673ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  resultado_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.280    resultado_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.789 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.789    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resultado_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.351ns (79.683%)  route 0.344ns (20.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  resultado_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.958    resultado_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.168 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.168    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.343ns (78.807%)  route 0.361ns (21.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  resultado_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.361     1.974    resultado_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.176 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.176    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.351ns (76.950%)  route 0.405ns (23.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resultado_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.020    resultado_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.229 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.229    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.347ns (76.073%)  route 0.424ns (23.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  resultado_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.424     2.041    resultado_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.247 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.247    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.343ns (74.884%)  route 0.450ns (25.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  resultado_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.450     2.068    resultado_reg[7]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.269 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.269    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.348ns (74.719%)  route 0.456ns (25.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  resultado_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.456     2.073    resultado_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.281 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.281    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.357ns (73.497%)  route 0.489ns (26.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resultado_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.489     2.104    resultado_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.320 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.320    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.372ns (65.396%)  route 0.726ns (34.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resultado_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.726     2.341    resultado_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.572 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.572    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.202ns  (logic 1.395ns (43.581%)  route 1.806ns (56.419%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  resultado_reg[0]/Q
                         net (fo=1, routed)           0.097     1.714    led_OBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     1.759 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.468    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.678 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.678    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.201ns  (logic 2.301ns (31.962%)  route 4.899ns (68.038%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.163     6.170    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     6.294 r  resultado[2]_i_3/O
                         net (fo=1, routed)           0.000     6.294    resultado[2]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     6.539 r  resultado_reg[2]_i_1/O
                         net (fo=2, routed)           0.662     7.201    resultado[2]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.110ns  (logic 2.265ns (31.863%)  route 4.845ns (68.137%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.077     6.084    resultado[7]_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.124     6.208 r  resultado[3]_i_2/O
                         net (fo=1, routed)           0.000     6.208    resultado[3]_i_2_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     6.417 r  resultado_reg[3]_i_1/O
                         net (fo=2, routed)           0.693     7.110    resultado[3]
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 2.301ns (32.451%)  route 4.791ns (67.549%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.163     6.170    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     6.294 r  resultado[2]_i_3/O
                         net (fo=1, routed)           0.000     6.294    resultado[2]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.245     6.539 r  resultado_reg[2]_i_1/O
                         net (fo=2, routed)           0.553     7.092    resultado[2]
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  resultado_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 2.273ns (32.270%)  route 4.772ns (67.730%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.010     6.017    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     6.141 r  resultado[1]_i_3/O
                         net (fo=1, routed)           0.000     6.141    resultado[1]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     6.358 r  resultado_reg[1]_i_1/O
                         net (fo=2, routed)           0.687     7.045    resultado[1]
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  resultado_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 2.273ns (33.107%)  route 4.594ns (66.893%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.010     6.017    resultado[7]_i_6_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     6.141 r  resultado[1]_i_3/O
                         net (fo=1, routed)           0.000     6.141    resultado[1]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     6.358 r  resultado_reg[1]_i_1/O
                         net (fo=2, routed)           0.509     6.867    resultado[1]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.832ns  (logic 2.273ns (33.275%)  route 4.559ns (66.725%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.819     5.826    resultado[7]_i_6_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     5.950 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     5.950    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     6.167 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.666     6.832    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 2.265ns (33.434%)  route 4.510ns (66.566%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          1.077     6.084    resultado[7]_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.124     6.208 r  resultado[3]_i_2/O
                         net (fo=1, routed)           0.000     6.208    resultado[3]_i_2_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     6.417 r  resultado_reg[3]_i_1/O
                         net (fo=2, routed)           0.359     6.776    resultado[3]
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  resultado_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 2.273ns (34.223%)  route 4.370ns (65.777%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.819     5.826    resultado[7]_i_6_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     5.950 r  resultado[0]_i_3/O
                         net (fo=1, routed)           0.000     5.950    resultado[0]_i_3_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     6.167 r  resultado_reg[0]_i_1/O
                         net (fo=2, routed)           0.476     6.643    resultado[0]
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  resultado_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            resultado_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 3.096ns (46.798%)  route 3.520ns (53.202%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=13, routed)          1.879     3.340    sw_IBUF[1]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     3.464 r  resultado[7]_i_9/O
                         net (fo=11, routed)          0.644     4.109    resultado[7]_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.742 r  resultado_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.742    resultado_reg[7]_i_15_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.076 r  resultado_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.470     5.546    data0[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.303     5.849 r  resultado[5]_i_2/O
                         net (fo=1, routed)           0.000     5.849    resultado[5]_i_2_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     6.090 r  resultado_reg[5]_i_1/O
                         net (fo=2, routed)           0.527     6.616    resultado[5]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            resultado_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.602ns  (logic 2.270ns (34.389%)  route 4.332ns (65.611%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.071     3.520    sw_IBUF[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.152     3.672 r  resultado[7]_i_14/O
                         net (fo=1, routed)           1.003     4.675    resultado[7]_i_14_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.332     5.007 r  resultado[7]_i_6/O
                         net (fo=15, routed)          0.713     5.720    resultado[7]_i_6_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.124     5.844 r  resultado[4]_i_3/O
                         net (fo=1, routed)           0.000     5.844    resultado[4]_i_3_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     6.058 r  resultado_reg[4]_i_1/O
                         net (fo=2, routed)           0.545     6.602    resultado[4]
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  resultado_reg[4]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            operador_2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.210ns (34.046%)  route 0.406ns (65.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.406     0.615    btnC_IBUF
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            operador_2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.210ns (34.046%)  route 0.406ns (65.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.406     0.615    btnC_IBUF
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            operador_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.210ns (34.046%)  route 0.406ns (65.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.406     0.615    btnC_IBUF
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            operador_2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.210ns (34.046%)  route 0.406ns (65.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=30, routed)          0.406     0.615    btnC_IBUF
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            operador_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.217ns (34.798%)  route 0.406ns (65.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           0.406     0.623    sw_IBUF[3]
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            operador_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.219ns (34.502%)  route 0.416ns (65.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=23, routed)          0.416     0.636    btnR_IBUF
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            operador_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.219ns (34.502%)  route 0.416ns (65.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=23, routed)          0.416     0.636    btnR_IBUF
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            operador_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.221ns (33.964%)  route 0.430ns (66.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.430     0.651    sw_IBUF[0]
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  operador_1_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            operador_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.217ns (32.940%)  route 0.441ns (67.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           0.441     0.658    sw_IBUF[3]
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  operador_2_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            operador_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.232ns (32.835%)  route 0.474ns (67.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=9, routed)           0.474     0.706    sw_IBUF[2]
    SLICE_X5Y13          FDRE                                         r  operador_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  operador_2_reg[2]/C





