

================================================================
== Vitis HLS Report for 'Loop_1_proc3'
================================================================
* Date:           Wed Jul 14 18:03:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      544|      544|  5.440 us|  5.440 us|  544|  544|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      101|      101|         3|          1|          1|   100|       yes|
        |- Loop 2  |      101|      101|         3|          1|          1|   100|       yes|
        |- Loop 3  |      101|      101|         3|          1|          1|   100|       yes|
        |- loop    |      108|      108|        10|          1|          1|   100|       yes|
        |- Loop 5  |      101|      101|         3|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 10
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-3 : II = 1, D = 10, States = { 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 3, States = { 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 42 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 32 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 51 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_local = alloca i64 1" [kernel.cpp:23]   --->   Operation 52 'alloca' 'a_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%b_local = alloca i64 1" [kernel.cpp:23]   --->   Operation 53 'alloca' 'b_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_local = alloca i64 1" [kernel.cpp:23]   --->   Operation 54 'alloca' 'c_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63"   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_cast = sext i62 %tmp"   --->   Operation 56 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %tmp_cast"   --->   Operation 57 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [7/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 58 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [6/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 59 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [5/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 60 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [4/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 61 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [3/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 62 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [2/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 63 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 100, void @empty_0, void @empty_11, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 100, void @empty, void @empty_11, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 100, void @empty_14, void @empty_11, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d"   --->   Operation 67 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 68 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 69 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/7] (7.30ns)   --->   "%gmem0_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 70 'readreq' 'gmem0_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop8.i.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 0.81>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%loop_index9_i_i = phi i7 0, void %newFuncRoot, i7 %empty, void %load-store-loop8.split.i.i"   --->   Operation 72 'phi' 'loop_index9_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.77ns)   --->   "%empty = add i7 %loop_index9_i_i, i7 1"   --->   Operation 73 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.81ns)   --->   "%exitcond144_i_i = icmp_eq  i7 %loop_index9_i_i, i7 100"   --->   Operation 75 'icmp' 'exitcond144_i_i' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 76 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond144_i_i, void %load-store-loop8.split.i.i, void %load-store-loop5.preheader"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 78 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 78 'read' 'gmem0_addr_read' <Predicate = (!exitcond144_i_i)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%loop_index9_i_i_cast4 = zext i7 %loop_index9_i_i"   --->   Operation 79 'zext' 'loop_index9_i_i_cast4' <Predicate = (!exitcond144_i_i)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_22 = bitcast i32 %gmem0_addr_read"   --->   Operation 80 'bitcast' 'empty_22' <Predicate = (!exitcond144_i_i)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%a_local_addr = getelementptr i32 %a_local, i64 0, i64 %loop_index9_i_i_cast4"   --->   Operation 81 'getelementptr' 'a_local_addr' <Predicate = (!exitcond144_i_i)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 %empty_22, i7 %a_local_addr"   --->   Operation 82 'store' 'store_ln0' <Predicate = (!exitcond144_i_i)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop8.i.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!exitcond144_i_i)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63"   --->   Operation 84 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i62 %tmp_1"   --->   Operation 85 'sext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %tmp_1_cast"   --->   Operation 86 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [7/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 87 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 88 [6/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 88 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 89 [5/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 89 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 90 [4/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 90 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 91 [3/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 91 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 92 [2/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 92 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 93 [1/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 100"   --->   Operation 93 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 0.81>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%loop_index6 = phi i7 %empty_23, void %load-store-loop5.split, i7 0, void %load-store-loop5.preheader"   --->   Operation 95 'phi' 'loop_index6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.77ns)   --->   "%empty_23 = add i7 %loop_index6, i7 1"   --->   Operation 96 'add' 'empty_23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.81ns)   --->   "%exitcond133 = icmp_eq  i7 %loop_index6, i7 100"   --->   Operation 98 'icmp' 'exitcond133' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 99 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond133, void %load-store-loop5.split, void %load-store-loop2.preheader"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 101 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr"   --->   Operation 101 'read' 'gmem1_addr_read' <Predicate = (!exitcond133)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 1.23>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%loop_index6_cast5 = zext i7 %loop_index6"   --->   Operation 102 'zext' 'loop_index6_cast5' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%empty_25 = bitcast i32 %gmem1_addr_read"   --->   Operation 103 'bitcast' 'empty_25' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%b_local_addr = getelementptr i32 %b_local, i64 0, i64 %loop_index6_cast5"   --->   Operation 104 'getelementptr' 'b_local_addr' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 %empty_25, i7 %b_local_addr"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!exitcond133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond133)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63"   --->   Operation 107 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i62 %tmp_3"   --->   Operation 108 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %tmp_3_cast"   --->   Operation 109 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [7/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 110 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 111 [6/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 111 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 112 [5/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 112 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 113 [4/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 113 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 114 [3/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 114 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 115 [2/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 115 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 116 [1/7] (7.30ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 100"   --->   Operation 116 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 28 <SV = 23> <Delay = 0.81>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "%loop_index3 = phi i7 %empty_26, void %load-store-loop2.split, i7 0, void %load-store-loop2.preheader"   --->   Operation 118 'phi' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 119 [1/1] (0.77ns)   --->   "%empty_26 = add i7 %loop_index3, i7 1"   --->   Operation 119 'add' 'empty_26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.81ns)   --->   "%exitcond122 = icmp_eq  i7 %loop_index3, i7 100"   --->   Operation 121 'icmp' 'exitcond122' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 122 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond122, void %load-store-loop2.split, void %memcpy-split1.preheader"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 124 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr"   --->   Operation 124 'read' 'gmem2_addr_read' <Predicate = (!exitcond122)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 1.23>
ST_30 : Operation 125 [1/1] (0.00ns)   --->   "%loop_index3_cast7 = zext i7 %loop_index3"   --->   Operation 125 'zext' 'loop_index3_cast7' <Predicate = (!exitcond122)> <Delay = 0.00>
ST_30 : Operation 126 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem2_addr_read"   --->   Operation 126 'bitcast' 'empty_28' <Predicate = (!exitcond122)> <Delay = 0.00>
ST_30 : Operation 127 [1/1] (0.00ns)   --->   "%c_local_addr = getelementptr i32 %c_local, i64 0, i64 %loop_index3_cast7"   --->   Operation 127 'getelementptr' 'c_local_addr' <Predicate = (!exitcond122)> <Delay = 0.00>
ST_30 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %c_local_addr"   --->   Operation 128 'store' 'store_ln0' <Predicate = (!exitcond122)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!exitcond122)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 0.42>
ST_31 : Operation 130 [1/1] (0.42ns)   --->   "%br_ln32 = br void %memcpy-split1" [kernel.cpp:32]   --->   Operation 130 'br' 'br_ln32' <Predicate = true> <Delay = 0.42>

State 32 <SV = 25> <Delay = 1.23>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln32, void, i7 0, void %memcpy-split1.preheader" [kernel.cpp:32]   --->   Operation 131 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %i, i7 1" [kernel.cpp:32]   --->   Operation 132 'add' 'add_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (0.81ns)   --->   "%icmp_ln32 = icmp_eq  i7 %i, i7 100" [kernel.cpp:32]   --->   Operation 133 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 134 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void, void %load-store-loop.preheader" [kernel.cpp:32]   --->   Operation 135 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %i" [kernel.cpp:32]   --->   Operation 136 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%c_local_addr_1 = getelementptr i32 %c_local, i64 0, i64 %zext_ln32" [kernel.cpp:35]   --->   Operation 137 'getelementptr' 'c_local_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 138 [2/2] (1.23ns)   --->   "%c_local_load = load i7 %c_local_addr_1" [kernel.cpp:35]   --->   Operation 138 'load' 'c_local_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 33 <SV = 26> <Delay = 1.23>
ST_33 : Operation 139 [1/2] (1.23ns)   --->   "%c_local_load = load i7 %c_local_addr_1" [kernel.cpp:35]   --->   Operation 139 'load' 'c_local_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 34 <SV = 27> <Delay = 7.01>
ST_34 : Operation 140 [3/3] (7.01ns)   --->   "%mul = fmul i32 %c_local_load, i32 %d_read" [kernel.cpp:35]   --->   Operation 140 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 7.01>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%b_local_addr_1 = getelementptr i32 %b_local, i64 0, i64 %zext_ln32" [kernel.cpp:35]   --->   Operation 141 'getelementptr' 'b_local_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 142 [2/2] (1.23ns)   --->   "%b_local_load = load i7 %b_local_addr_1" [kernel.cpp:35]   --->   Operation 142 'load' 'b_local_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 143 [2/3] (7.01ns)   --->   "%mul = fmul i32 %c_local_load, i32 %d_read" [kernel.cpp:35]   --->   Operation 143 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 7.01>
ST_36 : Operation 144 [1/2] (1.23ns)   --->   "%b_local_load = load i7 %b_local_addr_1" [kernel.cpp:35]   --->   Operation 144 'load' 'b_local_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 145 [1/3] (7.01ns)   --->   "%mul = fmul i32 %c_local_load, i32 %d_read" [kernel.cpp:35]   --->   Operation 145 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 6.43>
ST_37 : Operation 146 [4/4] (6.43ns)   --->   "%add = fadd i32 %b_local_load, i32 %mul" [kernel.cpp:35]   --->   Operation 146 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 6.43>
ST_38 : Operation 147 [3/4] (6.43ns)   --->   "%add = fadd i32 %b_local_load, i32 %mul" [kernel.cpp:35]   --->   Operation 147 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 6.43>
ST_39 : Operation 148 [2/4] (6.43ns)   --->   "%add = fadd i32 %b_local_load, i32 %mul" [kernel.cpp:35]   --->   Operation 148 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 6.43>
ST_40 : Operation 149 [1/4] (6.43ns)   --->   "%add = fadd i32 %b_local_load, i32 %mul" [kernel.cpp:35]   --->   Operation 149 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 1.23>
ST_41 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [kernel.cpp:35]   --->   Operation 150 'specpipeline' 'specpipeline_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:35]   --->   Operation 151 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 152 [1/1] (0.00ns)   --->   "%a_local_addr_1 = getelementptr i32 %a_local, i64 0, i64 %zext_ln32" [kernel.cpp:35]   --->   Operation 152 'getelementptr' 'a_local_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %add, i7 %a_local_addr_1" [kernel.cpp:35]   --->   Operation 153 'store' 'store_ln35' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln32 = br void %memcpy-split1" [kernel.cpp:32]   --->   Operation 154 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 42 <SV = 26> <Delay = 7.30>
ST_42 : Operation 155 [1/1] (7.30ns)   --->   "%gmem0_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr, i32 100"   --->   Operation 155 'writereq' 'gmem0_addr_2_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 43 <SV = 27> <Delay = 1.23>
ST_43 : Operation 157 [1/1] (0.00ns)   --->   "%loop_index = phi i7 %empty_30, void %load-store-loop.split, i7 0, void %load-store-loop.preheader"   --->   Operation 157 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 158 [1/1] (0.77ns)   --->   "%empty_30 = add i7 %loop_index, i7 1"   --->   Operation 158 'add' 'empty_30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 160 [1/1] (0.81ns)   --->   "%exitcond1 = icmp_eq  i7 %loop_index, i7 100"   --->   Operation 160 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 161 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 161 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 162 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 163 [1/1] (0.00ns)   --->   "%loop_index_cast10 = zext i7 %loop_index"   --->   Operation 163 'zext' 'loop_index_cast10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_43 : Operation 164 [1/1] (0.00ns)   --->   "%a_local_addr_2 = getelementptr i32 %a_local, i64 0, i64 %loop_index_cast10"   --->   Operation 164 'getelementptr' 'a_local_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_43 : Operation 165 [2/2] (1.23ns)   --->   "%a_local_load = load i7 %a_local_addr_2"   --->   Operation 165 'load' 'a_local_load' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 44 <SV = 28> <Delay = 1.23>
ST_44 : Operation 166 [1/2] (1.23ns)   --->   "%a_local_load = load i7 %a_local_addr_2"   --->   Operation 166 'load' 'a_local_load' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 45 <SV = 29> <Delay = 7.30>
ST_45 : Operation 167 [1/1] (0.00ns)   --->   "%empty_32 = bitcast i32 %a_local_load"   --->   Operation 167 'bitcast' 'empty_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_45 : Operation 168 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr, i32 %empty_32, i4 15"   --->   Operation 168 'write' 'write_ln0' <Predicate = (!exitcond1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>

State 46 <SV = 28> <Delay = 7.30>
ST_46 : Operation 170 [5/5] (7.30ns)   --->   "%gmem0_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 170 'writeresp' 'gmem0_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 29> <Delay = 7.30>
ST_47 : Operation 171 [4/5] (7.30ns)   --->   "%gmem0_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 171 'writeresp' 'gmem0_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 30> <Delay = 7.30>
ST_48 : Operation 172 [3/5] (7.30ns)   --->   "%gmem0_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 172 'writeresp' 'gmem0_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 31> <Delay = 7.30>
ST_49 : Operation 173 [2/5] (7.30ns)   --->   "%gmem0_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 173 'writeresp' 'gmem0_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 32> <Delay = 7.30>
ST_50 : Operation 174 [1/5] (7.30ns)   --->   "%gmem0_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr"   --->   Operation 174 'writeresp' 'gmem0_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read on port 'a' [14]  (0 ns)
	'getelementptr' operation ('gmem0_addr') [20]  (0 ns)
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [21]  (7.3 ns)

 <State 8>: 0.817ns
The critical path consists of the following:
	'phi' operation ('loop_index9_i_i') with incoming values : ('empty') [24]  (0 ns)
	'icmp' operation ('exitcond144_i_i') [27]  (0.817 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' [32]  (7.3 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('a_local_addr') [34]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_22' on array 'a_local', kernel.cpp:23 [35]  (1.24 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr') [40]  (0 ns)
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' [41]  (7.3 ns)

 <State 18>: 0.817ns
The critical path consists of the following:
	'phi' operation ('loop_index6') with incoming values : ('empty_23') [44]  (0 ns)
	'icmp' operation ('exitcond133') [47]  (0.817 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem1' [52]  (7.3 ns)

 <State 20>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_local_addr') [54]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_25' on array 'b_local', kernel.cpp:23 [55]  (1.24 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr') [60]  (0 ns)
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' [61]  (7.3 ns)

 <State 28>: 0.817ns
The critical path consists of the following:
	'phi' operation ('loop_index3') with incoming values : ('empty_26') [64]  (0 ns)
	'icmp' operation ('exitcond122') [67]  (0.817 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem2' [72]  (7.3 ns)

 <State 30>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('c_local_addr') [74]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_28' on array 'c_local', kernel.cpp:23 [75]  (1.24 ns)

 <State 31>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', kernel.cpp:32) with incoming values : ('add_ln32', kernel.cpp:32) [80]  (0.427 ns)

 <State 32>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', kernel.cpp:32) with incoming values : ('add_ln32', kernel.cpp:32) [80]  (0 ns)
	'getelementptr' operation ('c_local_addr_1', kernel.cpp:35) [91]  (0 ns)
	'load' operation ('c_local_load', kernel.cpp:35) on array 'c_local', kernel.cpp:23 [92]  (1.24 ns)

 <State 33>: 1.24ns
The critical path consists of the following:
	'load' operation ('c_local_load', kernel.cpp:35) on array 'c_local', kernel.cpp:23 [92]  (1.24 ns)

 <State 34>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', kernel.cpp:35) [93]  (7.02 ns)

 <State 35>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', kernel.cpp:35) [93]  (7.02 ns)

 <State 36>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', kernel.cpp:35) [93]  (7.02 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', kernel.cpp:35) [94]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', kernel.cpp:35) [94]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', kernel.cpp:35) [94]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', kernel.cpp:35) [94]  (6.44 ns)

 <State 41>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('a_local_addr_1', kernel.cpp:35) [95]  (0 ns)
	'store' operation ('store_ln35', kernel.cpp:35) of variable 'add', kernel.cpp:35 on array 'a_local', kernel.cpp:23 [96]  (1.24 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' [99]  (7.3 ns)

 <State 43>: 1.24ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_30') [102]  (0 ns)
	'getelementptr' operation ('a_local_addr_2') [110]  (0 ns)
	'load' operation ('a_local_load') on array 'a_local', kernel.cpp:23 [111]  (1.24 ns)

 <State 44>: 1.24ns
The critical path consists of the following:
	'load' operation ('a_local_load') on array 'a_local', kernel.cpp:23 [111]  (1.24 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem0' [113]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem0' [116]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem0' [116]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem0' [116]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem0' [116]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem0' [116]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
