{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543306697285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543306697308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 03:18:16 2018 " "Processing started: Tue Nov 27 03:18:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543306697308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306697308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scoring -c scoring " "Command: quartus_map --read_settings_files=on --write_settings_files=off scoring -c scoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306697308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543306700567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543306700567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd_converter.v(11) " "Verilog HDL information at bcd_converter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543306725607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543306725624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306725624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoring.v 1 1 " "Found 1 design units, including 1 entities, in source file scoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543306725665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306725665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Display " "Found entity 1: HEX_Display" {  } { { "HEX_Display.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/HEX_Display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543306725699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306725699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scoring " "Elaborating entity \"scoring\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543306725991 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier scoring.v(21) " "Verilog HDL Always Construct warning at scoring.v(21): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725995 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier scoring.v(22) " "Verilog HDL Always Construct warning at scoring.v(22): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725995 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier scoring.v(24) " "Verilog HDL Always Construct warning at scoring.v(24): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725996 "|scoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoring.v(24) " "Verilog HDL assignment warning at scoring.v(24): truncated value with size 32 to match size of target (4)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306725997 "|scoring"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplier scoring.v(17) " "Verilog HDL Always Construct warning at scoring.v(17): inferring latch(es) for variable \"multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543306725998 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score scoring.v(37) " "Verilog HDL Always Construct warning at scoring.v(37): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725998 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score scoring.v(38) " "Verilog HDL Always Construct warning at scoring.v(38): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725999 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score scoring.v(41) " "Verilog HDL Always Construct warning at scoring.v(41): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306725999 "|scoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier scoring.v(41) " "Verilog HDL Always Construct warning at scoring.v(41): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543306726000 "|scoring"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score scoring.v(33) " "Verilog HDL Always Construct warning at scoring.v(33): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543306726000 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] scoring.v(33) " "Inferred latch for \"score\[0\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726006 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] scoring.v(33) " "Inferred latch for \"score\[1\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726007 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] scoring.v(33) " "Inferred latch for \"score\[2\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726007 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] scoring.v(33) " "Inferred latch for \"score\[3\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726007 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] scoring.v(33) " "Inferred latch for \"score\[4\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726008 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] scoring.v(33) " "Inferred latch for \"score\[5\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726008 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] scoring.v(33) " "Inferred latch for \"score\[6\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726009 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] scoring.v(33) " "Inferred latch for \"score\[7\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726010 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] scoring.v(33) " "Inferred latch for \"score\[8\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726010 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] scoring.v(33) " "Inferred latch for \"score\[9\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726011 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[10\] scoring.v(33) " "Inferred latch for \"score\[10\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726012 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[11\] scoring.v(33) " "Inferred latch for \"score\[11\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726013 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[12\] scoring.v(33) " "Inferred latch for \"score\[12\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726013 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[13\] scoring.v(33) " "Inferred latch for \"score\[13\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726014 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[14\] scoring.v(33) " "Inferred latch for \"score\[14\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726014 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[15\] scoring.v(33) " "Inferred latch for \"score\[15\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726015 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[16\] scoring.v(33) " "Inferred latch for \"score\[16\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726015 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[17\] scoring.v(33) " "Inferred latch for \"score\[17\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726016 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[18\] scoring.v(33) " "Inferred latch for \"score\[18\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726017 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[19\] scoring.v(33) " "Inferred latch for \"score\[19\]\" at scoring.v(33)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726018 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[0\] scoring.v(17) " "Inferred latch for \"multiplier\[0\]\" at scoring.v(17)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726018 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[1\] scoring.v(17) " "Inferred latch for \"multiplier\[1\]\" at scoring.v(17)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726018 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[2\] scoring.v(17) " "Inferred latch for \"multiplier\[2\]\" at scoring.v(17)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726019 "|scoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[3\] scoring.v(17) " "Inferred latch for \"multiplier\[3\]\" at scoring.v(17)" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306726019 "|scoring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:convert_score " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:convert_score\"" {  } { { "scoring.v" "convert_score" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543306726133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(33) " "Verilog HDL assignment warning at bcd_converter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726150 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(30) " "Verilog HDL assignment warning at bcd_converter.v(30): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726151 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(27) " "Verilog HDL assignment warning at bcd_converter.v(27): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726152 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(24) " "Verilog HDL assignment warning at bcd_converter.v(24): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726152 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(21) " "Verilog HDL assignment warning at bcd_converter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726153 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(18) " "Verilog HDL assignment warning at bcd_converter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543306726153 "|scoring|bcd_converter:convert_score"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bcd_converter.v(11) " "Verilog HDL Always Construct warning at bcd_converter.v(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_converter.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/bcd_converter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543306726153 "|scoring|bcd_converter:convert_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_Display HEX_Display:i0 " "Elaborating entity \"HEX_Display\" for hierarchy \"HEX_Display:i0\"" {  } { { "scoring.v" "i0" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543306726177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier\[3\] " "Latch multiplier\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543306729557 ""}  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543306729557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier\[2\] " "Latch multiplier\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543306729560 ""}  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543306729560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier\[1\] " "Latch multiplier\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543306729561 ""}  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543306729561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier\[0\] " "Latch multiplier\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier\[0\] " "Ports D and ENA on the latch are fed by the same signal multiplier\[0\]" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543306729561 ""}  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543306729561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543306735536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/output_files/scoring.map.smsg " "Generated suppressed messages file C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/output_files/scoring.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306744071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543306744570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543306744570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "scoring.v" "" { Text "C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/scoring.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543306744830 "|scoring|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543306744830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543306744834 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543306744834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543306744834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543306744834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543306745006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 03:19:05 2018 " "Processing ended: Tue Nov 27 03:19:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543306745006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543306745006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543306745006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543306745006 ""}
