{"files":[{"patch":"@@ -2755,6 +2755,0 @@\n-  \/\/ Bit-manipulation extension pseudo instructions\n-  \/\/ zero extend word\n-  void zext_w(Register Rd, Register Rs) {\n-    add_uw(Rd, Rs, zr);\n-  }\n-\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":0,"deletions":6,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -460,0 +460,6 @@\n+  \/\/ Bit-manipulation extension pseudo instructions\n+  \/\/ zero extend word\n+  inline void zext_w(Register Rd, Register Rs) {\n+    add_uw(Rd, Rs, zr);\n+  }\n+\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":6,"deletions":0,"binary":false,"changes":6,"status":"modified"}]}