{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418198409344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418198409347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 16:00:09 2014 " "Processing started: Wed Dec 10 16:00:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418198409347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418198409347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionSetOp -c instructionSetOp " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionSetOp -c instructionSetOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418198409347 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418198409702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetop.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionSetOp " "Found entity 1: instructionSetOp" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198409746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418198409746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outputFromRAM instructionSetOp.v(20) " "Verilog HDL Implicit Net warning at instructionSetOp.v(20): created implicit net for \"outputFromRAM\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198409747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionSetOp " "Elaborating entity \"instructionSetOp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418198409771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instructionSetOp.v(16) " "Verilog HDL assignment warning at instructionSetOp.v(16): truncated value with size 32 to match size of target (8)" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418198409807 "|instructionSetOp"}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1_8bits.v 1 1 " "Using design file mux4to1_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8bits " "Found entity 1: Mux4to1_8bits" {  } { { "mux4to1_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/mux4to1_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198409847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418198409847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8bits Mux4to1_8bits:mux4to1 " "Elaborating entity \"Mux4to1_8bits\" for hierarchy \"Mux4to1_8bits:mux4to1\"" {  } { { "instructionSetOp.v" "mux4to1" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418198409849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_8bits.v 1 1 " "Using design file register_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Found entity 1: Register_8bits" {  } { { "register_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/register_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198409862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418198409862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits Register_8bits:IRRegister " "Elaborating entity \"Register_8bits\" for hierarchy \"Register_8bits:IRRegister\"" {  } { { "instructionSetOp.v" "IRRegister" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418198409863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_8bits.v 1 1 " "Using design file ram_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_8bits " "Found entity 1: RAM_8bits" {  } { { "ram_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/ram_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198409883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418198409883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8bits RAM_8bits:RAM " "Elaborating entity \"RAM_8bits\" for hierarchy \"RAM_8bits:RAM\"" {  } { { "instructionSetOp.v" "RAM" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418198409884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418198410247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[0\] GND " "Pin \"outputOfRAM\[0\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[1\] GND " "Pin \"outputOfRAM\[1\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[2\] GND " "Pin \"outputOfRAM\[2\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[3\] GND " "Pin \"outputOfRAM\[3\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[4\] GND " "Pin \"outputOfRAM\[4\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[5\] GND " "Pin \"outputOfRAM\[5\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[6\] GND " "Pin \"outputOfRAM\[6\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[7\] GND " "Pin \"outputOfRAM\[7\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|outputOfRAM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[1\] GND " "Pin \"Aeq0\[1\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[2\] GND " "Pin \"Aeq0\[2\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[3\] GND " "Pin \"Aeq0\[3\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[4\] GND " "Pin \"Aeq0\[4\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[5\] GND " "Pin \"Aeq0\[5\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[6\] GND " "Pin \"Aeq0\[6\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[7\] GND " "Pin \"Aeq0\[7\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198410267 "|instructionSetOp|Aeq0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418198410267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418198410510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[0\] " "No output dependent on input pin \"RAMAddress\[0\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|RAMAddress[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[1\] " "No output dependent on input pin \"RAMAddress\[1\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|RAMAddress[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[2\] " "No output dependent on input pin \"RAMAddress\[2\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|RAMAddress[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[3\] " "No output dependent on input pin \"RAMAddress\[3\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|RAMAddress[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[4\] " "No output dependent on input pin \"RAMAddress\[4\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198410589 "|instructionSetOp|RAMAddress[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418198410589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418198410589 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418198410589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418198410589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418198410589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418198410629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 16:00:10 2014 " "Processing ended: Wed Dec 10 16:00:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418198410629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418198410629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418198410629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418198410629 ""}
