#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x133f0eb90 .scope module, "rx_tb" "rx_tb" 2 4;
 .timescale -9 -9;
v0x133f304f0_0 .var "clk", 0 0;
v0x133f30580_0 .var "rst", 0 0;
v0x133f30610_0 .var "rx", 0 0;
v0x133f306a0_0 .net "rx_data", 7 0, L_0x133f31320;  1 drivers
v0x133f30750_0 .net "rx_ready", 0 0, L_0x133f30f00;  1 drivers
S_0x133f0ed00 .scope task, "send_byte" "send_byte" 2 60, 2 60 0, S_0x133f0eb90;
 .timescale -9 -9;
v0x133f1b960_0 .var "data", 7 0;
v0x133f2e840_0 .var/i "i", 31 0;
TD_rx_tb.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f30610_0, 0, 1;
    %delay 104160, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133f2e840_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x133f2e840_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x133f1b960_0;
    %load/vec4 v0x133f2e840_0;
    %part/s 1;
    %store/vec4 v0x133f30610_0, 0, 1;
    %delay 104160, 0;
    %load/vec4 v0x133f2e840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x133f2e840_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f30610_0, 0, 1;
    %delay 104160, 0;
    %end;
S_0x133f2e8e0 .scope module, "uut" "rx" 2 12, 3 4 0, S_0x133f0eb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
P_0x133f2eaa0 .param/l "BIT_MAX" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x133f2eae0 .param/l "BPS_MAX" 0 3 11, +C4<00000000000000000001010001011000>;
P_0x133f2eb20 .param/l "DATA" 0 3 17, +C4<00000000000000000000000000000010>;
P_0x133f2eb60 .param/l "IDLE" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x133f2eba0 .param/l "START" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x133f2ebe0 .param/l "STOP" 0 3 18, +C4<00000000000000000000000000000011>;
v0x133f2efb0_0 .net *"_ivl_0", 31 0, L_0x133f30820;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f2f070_0 .net *"_ivl_11", 27 0, L_0x1280400a0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x133f2f120_0 .net/2u *"_ivl_12", 31 0, L_0x1280400e8;  1 drivers
v0x133f2f1e0_0 .net *"_ivl_16", 31 0, L_0x133f30d90;  1 drivers
L_0x128040130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f2f290_0 .net *"_ivl_19", 29 0, L_0x128040130;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x133f2f380_0 .net/2u *"_ivl_20", 31 0, L_0x128040178;  1 drivers
v0x133f2f430_0 .net *"_ivl_24", 31 0, L_0x133f31060;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f2f4e0_0 .net *"_ivl_27", 29 0, L_0x1280401c0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x133f2f590_0 .net/2u *"_ivl_28", 31 0, L_0x128040208;  1 drivers
L_0x128040010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x133f2f6a0_0 .net *"_ivl_3", 5 0, L_0x128040010;  1 drivers
v0x133f2f750_0 .net *"_ivl_30", 0 0, L_0x133f311c0;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x133f2f7f0_0 .net/2u *"_ivl_32", 7 0, L_0x128040250;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000001010001010111>, C4<0>, C4<0>, C4<0>;
v0x133f2f8a0_0 .net/2u *"_ivl_4", 31 0, L_0x128040058;  1 drivers
v0x133f2f950_0 .net *"_ivl_8", 31 0, L_0x133f30af0;  1 drivers
v0x133f2fa00_0 .var "bit_cnt", 3 0;
v0x133f2fab0_0 .var "bps_cnt", 25 0;
v0x133f2fb60_0 .net "clk", 0 0, v0x133f304f0_0;  1 drivers
v0x133f2fcf0_0 .net "end_bit_cnt", 0 0, L_0x133f30c50;  1 drivers
v0x133f2fd80_0 .net "end_bps_cnt", 0 0, L_0x133f309b0;  1 drivers
v0x133f2fe10_0 .var "flag_n", 0 0;
v0x133f2fea0_0 .net "rst", 0 0, v0x133f30580_0;  1 drivers
v0x133f2ff40_0 .net "rx", 0 0, v0x133f30610_0;  1 drivers
v0x133f2ffe0_0 .net "rx_data", 7 0, L_0x133f31320;  alias, 1 drivers
v0x133f30090_0 .var "rx_r0", 0 0;
v0x133f30130_0 .var "rx_r1", 0 0;
v0x133f301d0_0 .var "rx_r2", 0 0;
v0x133f30270_0 .net "rx_ready", 0 0, L_0x133f30f00;  alias, 1 drivers
v0x133f30310_0 .var "state", 1 0;
v0x133f303c0_0 .var "temp_data", 7 0;
E_0x133f2ef10 .event posedge, v0x133f2fd80_0;
E_0x133f2ef60/0 .event negedge, v0x133f2fea0_0;
E_0x133f2ef60/1 .event posedge, v0x133f2fb60_0;
E_0x133f2ef60 .event/or E_0x133f2ef60/0, E_0x133f2ef60/1;
L_0x133f30820 .concat [ 26 6 0 0], v0x133f2fab0_0, L_0x128040010;
L_0x133f309b0 .cmp/eq 32, L_0x133f30820, L_0x128040058;
L_0x133f30af0 .concat [ 4 28 0 0], v0x133f2fa00_0, L_0x1280400a0;
L_0x133f30c50 .cmp/eq 32, L_0x133f30af0, L_0x1280400e8;
L_0x133f30d90 .concat [ 2 30 0 0], v0x133f30310_0, L_0x128040130;
L_0x133f30f00 .cmp/eq 32, L_0x133f30d90, L_0x128040178;
L_0x133f31060 .concat [ 2 30 0 0], v0x133f30310_0, L_0x1280401c0;
L_0x133f311c0 .cmp/eq 32, L_0x133f31060, L_0x128040208;
L_0x133f31320 .functor MUXZ 8, L_0x128040250, v0x133f303c0_0, L_0x133f311c0, C4<>;
    .scope S_0x133f2e8e0;
T_1 ;
    %wait E_0x133f2ef60;
    %load/vec4 v0x133f2fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f30090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f30130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f301d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x133f2ff40_0;
    %assign/vec4 v0x133f30090_0, 0;
    %load/vec4 v0x133f30090_0;
    %assign/vec4 v0x133f30130_0, 0;
    %load/vec4 v0x133f30130_0;
    %assign/vec4 v0x133f301d0_0, 0;
T_1.1 ;
    %load/vec4 v0x133f30090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0x133f30130_0;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0x133f30090_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.6, 10;
    %load/vec4 v0x133f30130_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f2fe10_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x133f2e8e0;
T_2 ;
    %wait E_0x133f2ef60;
    %load/vec4 v0x133f2fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x133f30310_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x133f30310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x133f2fab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x133f2fa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f30090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133f30130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x133f303c0_0, 0;
    %load/vec4 v0x133f2fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x133f30310_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x133f2fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x133f30310_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x133f30310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133f2fe10_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x133f2e8e0;
T_3 ;
    %wait E_0x133f2ef60;
    %load/vec4 v0x133f2fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x133f2fab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x133f30310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x133f2fab0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x133f2fab0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x133f2fab0_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x133f2fab0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x133f2e8e0;
T_4 ;
    %wait E_0x133f2ef10;
    %load/vec4 v0x133f2fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x133f2fa00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x133f30310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x133f2fa00_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x133f2fa00_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x133f2fa00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x133f2fa00_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x133f2e8e0;
T_5 ;
    %wait E_0x133f2ef10;
    %load/vec4 v0x133f2fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x133f303c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x133f30310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x133f30310_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x133f30310_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x133f301d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x133f2fa00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x133f303c0_0, 4, 5;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x133f0eb90;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133f0eb90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f304f0_0, 0, 1;
T_6.0 ;
    %delay 10, 0;
    %load/vec4 v0x133f304f0_0;
    %inv;
    %store/vec4 v0x133f304f0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x133f0eb90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f30580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f30610_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f30580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f30580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f30580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x133f1b960_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x133f0ed00;
    %join;
    %delay 140000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x133f1b960_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x133f0ed00;
    %join;
    %delay 140000, 0;
    %vpi_call 2 56 "$stop" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/rx_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/rx.v";
