

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:56:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11667238|  11667238|  73.644 ms|  73.644 ms|  11667239|  11667239|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                           |                                |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                  Instance                 |             Module             |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-------------------------------------------+--------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_main_Pipeline_VITIS_LOOP_590_1_fu_114  |main_Pipeline_VITIS_LOOP_590_1  |    131083|    131083|   0.827 ms|   0.827 ms|    131083|    131083|       no|
        |grp_main_Pipeline_VITIS_LOOP_610_2_fu_152  |main_Pipeline_VITIS_LOOP_610_2  |        34|        34|   0.170 us|   0.170 us|        34|        34|       no|
        |grp_matrixmult_fu_172                      |matrixmult                      |  11536152|  11536152|  57.681 ms|  57.681 ms|  11536152|  11536152|       no|
        +-------------------------------------------+--------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|   16420|  27795|    -|
|Memory           |      264|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1065|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      264|    5|   16427|  28862|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       94|    2|      15|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_main_Pipeline_VITIS_LOOP_590_1_fu_114  |main_Pipeline_VITIS_LOOP_590_1  |        0|   0|    128|    261|    0|
    |grp_main_Pipeline_VITIS_LOOP_610_2_fu_152  |main_Pipeline_VITIS_LOOP_610_2  |        0|   0|     15|     66|    0|
    |grp_matrixmult_fu_172                      |matrixmult                      |        0|   5|  16277|  27468|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                      |                                |        0|   5|  16420|  27795|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_1_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_2_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_3_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_4_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_5_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_6_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_7_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_0_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_1_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_2_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_3_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_4_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_5_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_6_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |B_7_U  |A_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |C_0_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_1_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_2_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_3_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_4_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_5_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_6_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |C_7_U  |C_0_RAM_AUTO_0R0W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                   |      264|  0|   0|    0|131328|  768|    24|      4202496|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_0_address0  |  14|          3|   13|         39|
    |A_0_ce0       |  14|          3|    1|          3|
    |A_0_we0       |   9|          2|    1|          2|
    |A_1_address0  |  14|          3|   13|         39|
    |A_1_ce0       |  14|          3|    1|          3|
    |A_1_we0       |   9|          2|    1|          2|
    |A_2_address0  |  14|          3|   13|         39|
    |A_2_ce0       |  14|          3|    1|          3|
    |A_2_we0       |   9|          2|    1|          2|
    |A_3_address0  |  14|          3|   13|         39|
    |A_3_ce0       |  14|          3|    1|          3|
    |A_3_we0       |   9|          2|    1|          2|
    |A_4_address0  |  14|          3|   13|         39|
    |A_4_ce0       |  14|          3|    1|          3|
    |A_4_we0       |   9|          2|    1|          2|
    |A_5_address0  |  14|          3|   13|         39|
    |A_5_ce0       |  14|          3|    1|          3|
    |A_5_we0       |   9|          2|    1|          2|
    |A_6_address0  |  14|          3|   13|         39|
    |A_6_ce0       |  14|          3|    1|          3|
    |A_6_we0       |   9|          2|    1|          2|
    |A_7_address0  |  14|          3|   13|         39|
    |A_7_ce0       |  14|          3|    1|          3|
    |A_7_we0       |   9|          2|    1|          2|
    |B_0_address0  |  14|          3|   13|         39|
    |B_0_ce0       |  14|          3|    1|          3|
    |B_0_we0       |   9|          2|    1|          2|
    |B_1_address0  |  14|          3|   13|         39|
    |B_1_ce0       |  14|          3|    1|          3|
    |B_1_we0       |   9|          2|    1|          2|
    |B_2_address0  |  14|          3|   13|         39|
    |B_2_ce0       |  14|          3|    1|          3|
    |B_2_we0       |   9|          2|    1|          2|
    |B_3_address0  |  14|          3|   13|         39|
    |B_3_ce0       |  14|          3|    1|          3|
    |B_3_we0       |   9|          2|    1|          2|
    |B_4_address0  |  14|          3|   13|         39|
    |B_4_ce0       |  14|          3|    1|          3|
    |B_4_we0       |   9|          2|    1|          2|
    |B_5_address0  |  14|          3|   13|         39|
    |B_5_ce0       |  14|          3|    1|          3|
    |B_5_we0       |   9|          2|    1|          2|
    |B_6_address0  |  14|          3|   13|         39|
    |B_6_ce0       |  14|          3|    1|          3|
    |B_6_we0       |   9|          2|    1|          2|
    |B_7_address0  |  14|          3|   13|         39|
    |B_7_ce0       |  14|          3|    1|          3|
    |B_7_we0       |   9|          2|    1|          2|
    |C_0_address0  |  14|          3|    5|         15|
    |C_0_ce0       |  14|          3|    1|          3|
    |C_0_d0        |  14|          3|   32|         96|
    |C_0_we0       |  14|          3|    1|          3|
    |C_1_address0  |  14|          3|    5|         15|
    |C_1_ce0       |  14|          3|    1|          3|
    |C_1_d0        |  14|          3|   32|         96|
    |C_1_we0       |  14|          3|    1|          3|
    |C_2_address0  |  14|          3|    5|         15|
    |C_2_ce0       |  14|          3|    1|          3|
    |C_2_d0        |  14|          3|   32|         96|
    |C_2_we0       |  14|          3|    1|          3|
    |C_3_address0  |  14|          3|    5|         15|
    |C_3_ce0       |  14|          3|    1|          3|
    |C_3_d0        |  14|          3|   32|         96|
    |C_3_we0       |  14|          3|    1|          3|
    |C_4_address0  |  14|          3|    5|         15|
    |C_4_ce0       |  14|          3|    1|          3|
    |C_4_d0        |  14|          3|   32|         96|
    |C_4_we0       |  14|          3|    1|          3|
    |C_5_address0  |  14|          3|    5|         15|
    |C_5_ce0       |  14|          3|    1|          3|
    |C_5_d0        |  14|          3|   32|         96|
    |C_5_we0       |  14|          3|    1|          3|
    |C_6_address0  |  14|          3|    5|         15|
    |C_6_ce0       |  14|          3|    1|          3|
    |C_6_d0        |  14|          3|   32|         96|
    |C_6_we0       |  14|          3|    1|          3|
    |C_7_address0  |  14|          3|    5|         15|
    |C_7_ce0       |  14|          3|    1|          3|
    |C_7_d0        |  14|          3|   32|         96|
    |C_7_we0       |  14|          3|    1|          3|
    |ap_NS_fsm     |  25|          5|    1|          5|
    +--------------+----+-----------+-----+-----------+
    |Total         |1065|        229|  553|       1645|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  4|   0|    4|          0|
    |grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |grp_matrixmult_fu_172_ap_start_reg                      |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  7|   0|    7|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

