{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522370974666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522370974668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 20:49:32 2018 " "Processing started: Thu Mar 29 20:49:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522370974668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522370974668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522370974669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522370975313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/srl2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/srl2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl2_32 " "Found entity 1: srl2_32" {  } { { "modules/srl2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/srl2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sll2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sll2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2_32 " "Found entity 1: sll2_32" {  } { { "modules/sll2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/sll2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "modules/reg32.v" "" { Text "P:/SPH/lab3/viterbi/modules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32 " "Found entity 1: mux1_32" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/const32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "modules/const32.v" "" { Text "P:/SPH/lab3/viterbi/modules/const32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "modules/add32.v" "" { Text "P:/SPH/lab3/viterbi/modules/add32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_compute_store_8_4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_compute_store_8_4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_compute_store_8_4_4 " "Found entity 1: add_compute_store_8_4_4" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_4 " "Found entity 1: stage_4" {  } { { "stage_4.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_corrupt_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_corrupt_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convert_corrupt_bit " "Found entity 1: convert_corrupt_bit" {  } { { "convert_corrupt_bit.bdf" "" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uniformRV32.v(24) " "Verilog HDL information at uniformRV32.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522370975651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "P:/SPH/lab3/viterbi/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiseadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file noiseadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noiseadder " "Found entity 1: noiseadder" {  } { { "noiseadder.bdf" "" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.v 1 1 " "Found 1 design units, including 1 entities, in source file add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.v" "" { Text "P:/SPH/lab3/viterbi/add8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_bit_to_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_bit_to_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_bit_to_8bit " "Found entity 1: convert_bit_to_8bit" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/SPH/lab3/viterbi/convert_bit_to_8bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2 " "Found entity 1: mult_2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975787 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_m2 " "Found entity 2: mult_m2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_1 " "Found entity 1: stage_1" {  } { { "stage_1.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_2 " "Found entity 1: stage_2" {  } { { "stage_2.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_3 " "Found entity 1: stage_3" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_8_bit " "Found entity 1: comparator_8_bit" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truncate_32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file truncate_32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 truncate_32_8 " "Found entity 1: truncate_32_8" {  } { { "truncate_32_8.v" "" { Text "P:/SPH/lab3/viterbi/truncate_32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370975968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370975968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_out mux1_32.v(15) " "Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for \"mux_out\"" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522370975969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522370976373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_compute_store_8_4_4 add_compute_store_8_4_4:inst " "Elaborating entity \"add_compute_store_8_4_4\" for hierarchy \"add_compute_store_8_4_4:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 872 1064 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "survivor_f add_compute_store_8_4_4.v(13) " "Verilog HDL or VHDL warning at add_compute_store_8_4_4.v(13): object \"survivor_f\" assigned a value but never read" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522370976426 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[0\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[0\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976426 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[1\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[1\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976426 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[2\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[2\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976426 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[3\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[3\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976426 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[4\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[4\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976427 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[5\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[5\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976427 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[6\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[6\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976427 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[7\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[7\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976427 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[8\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[8\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976427 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[9\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[9\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[10\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[10\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[11\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[11\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[12\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[12\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[13\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[13\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[14\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[14\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976428 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[15\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[15\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[16\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[16\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[17\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[17\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[18\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[18\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[19\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[19\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[20\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[20\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[21\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[21\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[22\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[22\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[23\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[23\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976429 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[24\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[24\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[25\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[25\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[26\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[26\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[27\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[27\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[28\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[28\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[29\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[29\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[30\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[30\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[31\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[0\]\[31\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[0\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[0\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[1\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[1\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976430 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[2\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[2\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[3\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[3\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[4\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[4\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[5\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[5\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[6\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[6\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[7\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[7\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[8\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[8\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[9\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[9\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[10\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[10\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[11\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[11\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976431 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[12\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[12\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[13\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[13\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[14\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[14\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[15\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[15\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[16\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[16\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[17\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[17\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[18\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[18\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[19\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[19\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[20\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[20\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[21\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[21\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976432 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[22\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[22\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[23\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[23\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[24\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[24\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[25\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[25\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[26\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[26\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[27\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[27\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976433 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[28\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[28\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976434 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[29\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[29\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976434 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[30\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[30\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976434 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[31\] add_compute_store_8_4_4.v(37) " "Inferred latch for \"final_edges\[1\]\[31\]\" at add_compute_store_8_4_4.v(37)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976434 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_8_bit add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1 " "Elaborating entity \"comparator_8_bit\" for hierarchy \"add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\"" {  } { { "add_compute_store_8_4_4.v" "comp_1_1" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976443 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comp_out comparator_8_bit.v(6) " "Verilog HDL Always Construct warning at comparator_8_bit.v(6): inferring latch(es) for variable \"comp_out\", which holds its previous value in one or more paths through the always construct" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522370976461 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_out comparator_8_bit.v(6) " "Inferred latch for \"comp_out\" at comparator_8_bit.v(6)" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522370976461 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_1 stage_1:inst2 " "Elaborating entity \"stage_1\" for hierarchy \"stage_1:inst2\"" {  } { { "top_level.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 -16 144 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 stage_1:inst2\|add8:inst2 " "Elaborating entity \"add8\" for hierarchy \"stage_1:inst2\|add8:inst2\"" {  } { { "stage_1.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 264 496 648 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m2 stage_1:inst2\|mult_m2:inst " "Elaborating entity \"mult_m2\" for hierarchy \"stage_1:inst2\|mult_m2:inst\"" {  } { { "stage_1.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 216 312 472 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(34) " "Verilog HDL assignment warning at mult_2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522370976588 "|top_level|stage_1:inst2|mult_m2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2 stage_1:inst2\|mult_2:inst6 " "Elaborating entity \"mult_2\" for hierarchy \"stage_1:inst2\|mult_2:inst6\"" {  } { { "stage_1.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 24 312 472 104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(9) " "Verilog HDL assignment warning at mult_2.v(9): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522370976636 "|top_level|stage_1:inst2|mult_2:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_corrupt_bit convert_corrupt_bit:inst10 " "Elaborating entity \"convert_corrupt_bit\" for hierarchy \"convert_corrupt_bit:inst10\"" {  } { { "top_level.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 72 -352 -104 168 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noiseadder convert_corrupt_bit:inst10\|noiseadder:inst3 " "Elaborating entity \"noiseadder\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\"" {  } { { "convert_corrupt_bit.bdf" "inst3" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 200 216 360 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "truncate_32_8 convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1 " "Elaborating entity \"truncate_32_8\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1\"" {  } { { "noiseadder.bdf" "inst1" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1384 1576 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17 " "Elaborating entity \"add32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17\"" {  } { { "noiseadder.bdf" "inst17" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1208 1368 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst\"" {  } { { "noiseadder.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 208 400 552 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7\"" {  } { { "noiseadder.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 336 400 552 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8\"" {  } { { "noiseadder.bdf" "inst8" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 464 400 552 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9\"" {  } { { "noiseadder.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 584 392 544 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10\"" {  } { { "noiseadder.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 704 400 552 784 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11\"" {  } { { "noiseadder.bdf" "inst11" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 816 392 544 896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_bit_to_8bit convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2 " "Elaborating entity \"convert_bit_to_8bit\" for hierarchy \"convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2\"" {  } { { "convert_corrupt_bit.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 312 208 376 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370976898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_2 stage_2:inst6 " "Elaborating entity \"stage_2\" for hierarchy \"stage_2:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 176 216 376 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370977058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_3 stage_3:inst7 " "Elaborating entity \"stage_3\" for hierarchy \"stage_3:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 304 448 608 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370977497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_4 stage_4:inst9 " "Elaborating entity \"stage_4\" for hierarchy \"stage_4:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 432 656 816 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370977907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up14 " "Found entity 1: altsyncram_up14" {  } { { "db/altsyncram_up14.tdf" "" { Text "P:/SPH/lab3/viterbi/db/altsyncram_up14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370980116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370980116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370980568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370980568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "P:/SPH/lab3/viterbi/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370980732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370980732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370980965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370980965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370981875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370981875 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522370982029 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "add_compute_store_8_4_4:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"add_compute_store_8_4_4:inst\|Mod0\"" {  } { { "add_compute_store_8_4_4.v" "Mod0" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522370982992 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1522370982992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\"" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522370983078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370983080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370983080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370983080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370983080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522370983080 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522370983080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bko " "Found entity 1: lpm_divide_bko" {  } { { "db/lpm_divide_bko.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_divide_bko.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "P:/SPH/lab3/viterbi/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "P:/SPH/lab3/viterbi/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_hq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_hq9 " "Found entity 1: lpm_abs_hq9" {  } { { "db/lpm_abs_hq9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_hq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522370983755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522370983755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add16~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add16~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984407 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add18~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add18~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984407 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add36~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add36~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984407 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add31~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add31~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984407 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add35~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add35~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984408 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add33~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add33~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984408 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add29~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add29~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984408 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984408 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984409 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984410 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984410 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_3 " "Ports D and ENA on the latch are fed by the same signal input_3" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 -616 -448 312 "input_3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984410 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_1 " "Ports D and ENA on the latch are fed by the same signal input_1" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 128 -616 -448 144 "input_1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984410 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add25~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add25~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984410 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add27~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add27~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522370984411 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522370984411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1080 1256 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522370984712 "|top_level|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1080 1256 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522370984712 "|top_level|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522370984712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/SPH/lab3/viterbi/output_files/viterbi_hamming.map.smsg " "Generated suppressed messages file P:/SPH/lab3/viterbi/output_files/viterbi_hamming.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522370987144 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 35 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1522370988126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522370988158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522370988158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1145 " "Implemented 1145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522370988604 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522370988604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1105 " "Implemented 1105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522370988604 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522370988604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522370988604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522370988817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 20:49:48 2018 " "Processing ended: Thu Mar 29 20:49:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522370988817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522370988817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522370988817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522370988817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522370992977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522370992983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 20:49:50 2018 " "Processing started: Thu Mar 29 20:49:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522370992983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522370992983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_fit --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522370992985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522370993056 ""}
{ "Info" "0" "" "Project  = viterbi_hamming" {  } {  } 0 0 "Project  = viterbi_hamming" 0 0 "Fitter" 0 0 1522370993056 ""}
{ "Info" "0" "" "Revision = viterbi_hamming" {  } {  } 0 0 "Revision = viterbi_hamming" 0 0 "Fitter" 0 0 1522370993056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522370993302 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "viterbi_hamming EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"viterbi_hamming\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522370993841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522370993889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522370993889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522370993988 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522370994458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522370994458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522370994458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2674 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522370994464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2675 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522370994464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522370994464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522370994464 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522370994470 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522370994720 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522370994726 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522370994726 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522370994726 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522370994726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_hamming.sdc " "Synopsys Design Constraints File file not found: 'viterbi_hamming.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522370994733 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522370994736 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522370994736 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522370994736 "|top_level|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522370994746 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522370994748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522370994748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522370994748 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522370994748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994796 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 96 -616 -448 112 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994796 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\]~9  " "Automatically promoted node add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994797 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_compute_store_8_4_4:inst|final_edges[1][0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out~9  " "Automatically promoted node add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994797 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1|comp_out~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522370994798 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1865 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522370994801 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522370994803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1350 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522370994803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522370994803 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522370994803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522370994947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522370994949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522370994951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522370994955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522370994958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522370994961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522370994962 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522370994964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522370994967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522370994971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522370994971 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522370994992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522370995834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522370996151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522370996163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522370996516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522370996518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522370996661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522370997497 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522370997497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522370997701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522370997708 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522370997708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522370997708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522370997738 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522370997744 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522370997768 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522370997768 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522370997908 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522370997955 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522370998108 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522370998405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522370998418 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522370998498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/SPH/lab3/viterbi/output_files/viterbi_hamming.fit.smsg " "Generated suppressed messages file P:/SPH/lab3/viterbi/output_files/viterbi_hamming.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522370998685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522370999681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 20:49:59 2018 " "Processing ended: Thu Mar 29 20:49:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522370999681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522370999681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522370999681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522370999681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522371004057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522371004059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 20:50:02 2018 " "Processing started: Thu Mar 29 20:50:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522371004059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522371004059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_asm --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522371004059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522371005348 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522371005419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522371006622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 20:50:06 2018 " "Processing ended: Thu Mar 29 20:50:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522371006622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522371006622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522371006622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522371006622 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522371007447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522371009823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522371009838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 20:50:07 2018 " "Processing started: Thu Mar 29 20:50:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522371009838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522371009838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta viterbi_hamming -c viterbi_hamming " "Command: quartus_sta viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522371009841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522371009900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522371010152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522371010195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522371010195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1522371010346 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522371010471 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1522371010471 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_hamming.sdc " "Synopsys Design Constraints File file not found: 'viterbi_hamming.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522371010478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010480 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010481 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010481 "|top_level|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522371010494 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1522371010572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522371010729 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522371010791 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1522371010794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010847 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010847 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522371010848 "|top_level|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522371010943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522371010967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522371010967 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522371011024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522371011114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522371011114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522371011388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 20:50:11 2018 " "Processing ended: Thu Mar 29 20:50:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522371011388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522371011388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522371011388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522371011388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522371012333 ""}
