{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633583504175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633583504175 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MaxADC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MaxADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633583504205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633583504271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633583504271 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|wire_pll7_clk\[0\] port" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1633583504413 ""}  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1633583504413 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633583504904 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633583504936 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633583506075 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633583506075 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506084 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633583506084 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633583506085 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633583506085 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633583506085 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633583506085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633583506088 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633583506088 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633583506092 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633583506273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "233 234 " "No exact pin location assignment(s) for 233 pins of 234 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633583506754 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633583508108 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633583508108 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633583508108 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1633583508108 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1633583508108 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1633583508108 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633583508119 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633583508126 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633583508129 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out clk_in " "Register ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1633583508184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1633583508184 "|MaxADC_TOP|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633583508185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1633583508185 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_fir_connection\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1633583508199 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1633583508199 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633583508200 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1633583508200 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1633583508200 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1633583508200 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633583508200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633583508200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633583508200 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1633583508200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633583508378 ""}  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633583508378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633583508378 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 2667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633583508378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_in_L~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node rst_in_L~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633583508378 ""}  } { { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 3252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633583508378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633583508378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC:adc_fir_connection\|ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1633583508378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1633583508378 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633583508378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:adc_fir_connection\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:adc_fir_connection\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633583508378 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633583508378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633583509129 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633583509132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633583509132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633583509136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633583509142 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633583509148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633583509148 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633583509150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633583509214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1633583509217 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633583509217 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "231 unused 2.5V 185 46 0 " "Number of I/O pins in group: 231 (unused VREF, 2.5V VCCIO, 185 input, 46 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1633583509237 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1633583509237 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633583509237 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633583509239 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1633583509239 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633583509239 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7 compensate_clock 0 " "PLL \"ADC:adc_fir_connection\|ADC_PLL:pll\|ADC_PLL_altpll_5q22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 150 -1 0 } } { "ADC/synthesis/submodules/ADC_PLL.v" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v" 290 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd" 294 0 0 } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 196 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1633583509741 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RefClk " "Node \"RefClk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RefClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1633583510267 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1633583510267 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633583510267 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1633583510277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633583512843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633583513205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633583513261 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633583516607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633583516607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633583517857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633583520088 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633583520088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633583520474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1633583520474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633583520474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633583520477 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633583520760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633583520783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633583522536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633583522538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633583524737 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633583526282 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1633583526996 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[19\] " "Pin data_in\[19\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[19] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[21\] " "Pin data_in\[21\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[21] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[28\] " "Pin data_in\[28\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[28] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_in\[7\] " "Pin coeffs_in\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_in[7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "write_address\[3\] " "Pin write_address\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { write_address[3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[0\] " "Pin filter_in\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_in[0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[4\] " "Pin Discrete_FIR_Filter_in\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[4] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529303 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[9\] " "Pin Discrete_FIR_Filter_in\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[5\]\[0\] " "Pin Discrete_FIR_Filter_coeff\[5\]\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[5][0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[9\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][9] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[12\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][12] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[2\]\[1\] " "Pin Discrete_FIR_Filter_coeff\[2\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[2][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[2\]\[12\] " "Pin Discrete_FIR_Filter_coeff\[2\]\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[2][12] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[1\]\[10\] " "Pin Discrete_FIR_Filter_coeff\[1\]\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[1][10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_out\[13\] " "Pin filter_out\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_out[13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_out\[11\] " "Pin data_out\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_out[11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[8\] " "Pin data_in\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[14\] " "Pin data_in\[14\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[14] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_in\[18\] " "Pin data_in\[18\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in[18] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529304 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[6\] " "Pin Discrete_FIR_Filter_in\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[6] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[6\]\[7\] " "Pin Discrete_FIR_Filter_coeff\[6\]\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[6][7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[5\]\[5\] " "Pin Discrete_FIR_Filter_coeff\[5\]\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[5][5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[5\]\[13\] " "Pin Discrete_FIR_Filter_coeff\[5\]\[13\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[5][13] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[3\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[10\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[10\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][10] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_out\[7\] " "Pin data_out\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_out[7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "ce_out " "Pin ce_out is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ce_out } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_out\[5\] " "Pin Discrete_FIR_Filter_out\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_out[5] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "clk_enable " "Pin clk_enable is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_enable } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "coeffs_in\[2\] " "Pin coeffs_in\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { coeffs_in[2] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529305 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "filter_in\[6\] " "Pin filter_in\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filter_in[6] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_in\[3\] " "Pin Discrete_FIR_Filter_in\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_in[3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[6\]\[3\] " "Pin Discrete_FIR_Filter_coeff\[6\]\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[6][3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[1\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[4\]\[11\] " "Pin Discrete_FIR_Filter_coeff\[4\]\[11\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[4][11] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[1\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][1] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[3\]\[3\] " "Pin Discrete_FIR_Filter_coeff\[3\]\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[3][3] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[1\]\[0\] " "Pin Discrete_FIR_Filter_coeff\[1\]\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[1][0] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[1\]\[12\] " "Pin Discrete_FIR_Filter_coeff\[1\]\[12\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[1][12] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[7\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[7\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][7] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Discrete_FIR_Filter_coeff\[0\]\[8\] " "Pin Discrete_FIR_Filter_coeff\[0\]\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Discrete_FIR_Filter_coeff[0][8] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529306 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "data_out\[14\] " "Pin data_out\[14\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_out[14] } } } { "MaxADC_TOP.vhd" "" { Text "C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jon/Desktop/adc_module_for_top_design_2/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1633583529307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg " "Generated suppressed messages file C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633583529495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5666 " "Peak virtual memory: 5666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633583530950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 13:12:10 2021 " "Processing ended: Thu Oct 07 13:12:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633583530950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633583530950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633583530950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633583530950 ""}
