// Seed: 3539225704
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2
);
  wor id_4;
  assign id_4 = id_4;
  assign id_4 = -1;
  assign id_4 = 1'b0;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    input wire id_0,
    output logic id_1,
    output logic id_2,
    input wor id_3,
    input tri id_4,
    input supply0 _id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    output tri id_9
);
  integer id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_12;
  final begin : LABEL_0
    id_1 = id_11 + 1 - id_11;
    id_1 <= id_11;
    if (1) begin : LABEL_1
      id_11 = 1;
      id_2 <= id_12;
    end
  end
  parameter id_13 = 1;
  tri1 [-1 : id_5] id_14;
  assign id_1  = id_7;
  assign id_14 = 1 == id_4;
  logic [1 'b0 : 1] id_15;
  ;
endmodule
