{
 "awd_id": "8909677",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "RIA: System-Level Partitioning of VLSI Circuits Using DesignEvaluators",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1989-07-01",
 "awd_exp_date": "1992-12-31",
 "tot_intn_awd_amt": 77729.0,
 "awd_amount": 77729.0,
 "awd_min_amd_letter_date": "1989-06-06",
 "awd_max_amd_letter_date": "1992-08-11",
 "awd_abstract_narration": "This research is on automation of the system level partitioning                 problem.  In particular it addresses the task of partitioning a design          so as to minimize the number of VLSI chips, while still satisfying              constraints on system performance and chip parameters.  The P.I. is             generalizing a model for area estimation for standard cell chips to             handle other layout design styles.  This model plays a central role in          developing system level partitioning tools by providing accurate                estimates of the design layout areas.  Complimentary tools which                evaluate other aspects and merits of the design, such as power                  consumption, performance and pin count are being developed.  The tools          are being integrated into a spreadsheet-like design aid which will              allow the designer to interact with the system.                                 This research investigates system level partitioning of a design so as          to optimize system design with respect to many parameters.  The P.I.            has novel ideas, which show promise in solving this complex problem.            The principal investigator is a promising and competent young professor         who should make significant contributions to the field.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Fadi",
   "pi_last_name": "Kurdahi",
   "pi_mid_init": "J",
   "pi_sufx_name": "",
   "pi_full_name": "Fadi J Kurdahi",
   "pi_email_addr": "kurdahi@uci.edu",
   "nsf_id": "000454968",
   "pi_start_date": "1989-07-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of California-Irvine",
  "inst_street_address": "160 ALDRICH HALL",
  "inst_street_address_2": "",
  "inst_city_name": "IRVINE",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "9498247295",
  "inst_zip_code": "926970001",
  "inst_country_name": "United States",
  "cong_dist_code": "47",
  "st_cong_dist_code": "CA47",
  "org_lgl_bus_name": "UNIVERSITY OF CALIFORNIA IRVINE",
  "org_prnt_uei_num": "MJC5FCYQTPE6",
  "org_uei_num": "MJC5FCYQTPE6"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9251",
   "pgm_ref_txt": "REU SUPP-Res Exp for Ugrd Supp"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1989,
   "fund_oblg_amt": 69729.0
  },
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 8000.0
  }
 ],
 "por": null
}