RISCV SB+fence.rw.rwss
"Fence.rw.rwsWR Fre Fence.rw.rwsWR Fre"
Cycle=Fre Fence.rw.rwsWR Fre Fence.rw.rwsWR
Relax=
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.55)
Com=Fr Fr
Orig=Fence.rw.rwsWR Fre Fence.rw.rwsWR Fre
{
uint64_t x; uint64_t 1:x7; uint64_t 0:x7;

0:x5=1; 0:x6=x;
1:x5=2; 1:x6=x;
}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 ld x7,0(x6) | ld x7,0(x6) ;
exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2))
