PM_1LPAR_CYC
PM_1PLUS_PPC_CMPL
PM_1PLUS_PPC_DISP
PM_2LPAR_CYC
PM_4LPAR_CYC
PM_ANY_THRD_RUN_CYC
PM_BACK_BR_CMPL
PM_BANK_CONFLICT
PM_BRU_FIN
PM_BR_2PATH
PM_BR_CMPL
PM_BR_MPRED_CCACHE
PM_BR_MPRED_CMPL
PM_BR_MPRED_CR
PM_BR_MPRED_LSTACK
PM_BR_MPRED_TA
PM_BR_MRK_2PATH
PM_BR_PRED_BR0
PM_BR_PRED_BR1
PM_BR_PRED_CCACHE_BR0
PM_BR_PRED_CCACHE_BR1
PM_BR_PRED_CR_BR0
PM_BR_PRED_CR_BR1
PM_BR_PRED_LSTACK_BR0
PM_BR_PRED_LSTACK_BR1
PM_BR_PRED_TA_BR0
PM_BR_PRED_TA_BR1
PM_BR_TAKEN_CMPL
PM_BR_UNCOND_BR0
PM_BR_UNCOND_BR1
PM_CASTOUT_ISSUED
PM_CASTOUT_ISSUED_GPR
PM_CHIP_PUMP_CPRED
PM_CLB_HELD
PM_CMPLU_STALL
PM_CMPLU_STALL_BRU
PM_CMPLU_STALL_BRU_CRU
PM_CMPLU_STALL_COQ_FULL
PM_CMPLU_STALL_DCACHE_MISS
PM_CMPLU_STALL_DMISS_L21_L31
PM_CMPLU_STALL_DMISS_L2L3
PM_CMPLU_STALL_DMISS_L2L3_CONFLICT
PM_CMPLU_STALL_DMISS_L3MISS
PM_CMPLU_STALL_DMISS_LMEM
PM_CMPLU_STALL_DMISS_REMOTE
PM_CMPLU_STALL_ERAT_MISS
PM_CMPLU_STALL_FLUSH
PM_CMPLU_STALL_FXLONG
PM_CMPLU_STALL_FXU
PM_CMPLU_STALL_HWSYNC
PM_CMPLU_STALL_LOAD_FINISH
PM_CMPLU_STALL_LSU
PM_CMPLU_STALL_LWSYNC
PM_CMPLU_STALL_MEM_ECC_DELAY
PM_CMPLU_STALL_NTCG_FLUSH
PM_CMPLU_STALL_OTHER_CMPL
PM_CMPLU_STALL_REJECT
PM_CMPLU_STALL_REJECT_LHS
PM_CMPLU_STALL_REJ_LMQ_FULL
PM_CMPLU_STALL_SCALAR
PM_CMPLU_STALL_SCALAR_LONG
PM_CMPLU_STALL_STORE
PM_CMPLU_STALL_ST_FWD
PM_CMPLU_STALL_THRD
PM_CMPLU_STALL_VECTOR
PM_CMPLU_STALL_VECTOR_LONG
PM_CMPLU_STALL_VSU
PM_CO0_BUSY
PM_CO_USAGE
PM_CRU_FIN
PM_CYC
PM_DATA_ALL_CHIP_PUMP_CPRED
PM_DATA_ALL_FROM_DL2L3_MOD
PM_DATA_ALL_FROM_DL2L3_SHR
PM_DATA_ALL_FROM_DL4
PM_DATA_ALL_FROM_DMEM
PM_DATA_ALL_FROM_L2
PM_DATA_ALL_FROM_L2MISS_MOD
PM_DATA_ALL_FROM_L2_DISP_CONFLICT_LDHITST
PM_DATA_ALL_FROM_L2_DISP_CONFLICT_OTHER
PM_DATA_ALL_FROM_L2_NO_CONFLICT
PM_DATA_ALL_FROM_L3
PM_DATA_ALL_FROM_L3MISS_MOD
PM_DATA_ALL_FROM_L3_DISP_CONFLICT
PM_DATA_ALL_FROM_L3_MEPF
PM_DATA_ALL_FROM_L3_NO_CONFLICT
PM_DATA_ALL_FROM_LL4
PM_DATA_ALL_FROM_LMEM
PM_DATA_ALL_FROM_MEMORY
PM_DATA_ALL_FROM_OFF_CHIP_CACHE
PM_DATA_ALL_FROM_ON_CHIP_CACHE
PM_DATA_ALL_FROM_RL2L3_MOD
PM_DATA_ALL_FROM_RL2L3_SHR
PM_DATA_ALL_FROM_RL4
PM_DATA_ALL_FROM_RMEM
PM_DATA_ALL_GRP_PUMP_CPRED
PM_DATA_ALL_GRP_PUMP_MPRED
PM_DATA_ALL_GRP_PUMP_MPRED_RTY
PM_DATA_ALL_PUMP_CPRED
PM_DATA_ALL_PUMP_MPRED
PM_DATA_ALL_SYS_PUMP_CPRED
PM_DATA_ALL_SYS_PUMP_MPRED
PM_DATA_ALL_SYS_PUMP_MPRED_RTY
PM_DATA_CHIP_PUMP_CPRED
PM_DATA_FROM_DL2L3_MOD
PM_DATA_FROM_DL2L3_SHR
PM_DATA_FROM_DL4
PM_DATA_FROM_DMEM
PM_DATA_FROM_L2
PM_DATA_FROM_L2MISS
PM_DATA_FROM_L2MISS_MOD
PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST
PM_DATA_FROM_L2_DISP_CONFLICT_OTHER
PM_DATA_FROM_L2_MEPF
PM_DATA_FROM_L2_NO_CONFLICT
PM_DATA_FROM_L3
PM_DATA_FROM_L3MISS
PM_DATA_FROM_L3MISS_MOD
PM_DATA_FROM_L3_DISP_CONFLICT
PM_DATA_FROM_L3_MEPF
PM_DATA_FROM_L3_NO_CONFLICT
PM_DATA_FROM_LL4
PM_DATA_FROM_LMEM
PM_DATA_FROM_MEM
PM_DATA_FROM_MEMORY
PM_DATA_FROM_OFF_CHIP_CACHE
PM_DATA_FROM_ON_CHIP_CACHE
PM_DATA_FROM_RL2L3_MOD
PM_DATA_FROM_RL2L3_SHR
PM_DATA_FROM_RL4
PM_DATA_FROM_RMEM
PM_DATA_GRP_PUMP_CPRED
PM_DATA_GRP_PUMP_MPRED
PM_DATA_GRP_PUMP_MPRED_RTY
PM_DATA_PUMP_CPRED
PM_DATA_PUMP_MPRED
PM_DATA_SYS_PUMP_CPRED
PM_DATA_SYS_PUMP_MPRED
PM_DATA_SYS_PUMP_MPRED_RTY
PM_DATA_TABLEWALK_CYC
PM_DC_COLLISIONS
PM_DC_PREF_STREAM_ALLOC
PM_DC_PREF_STREAM_CONF
PM_DC_PREF_STREAM_FUZZY_CONF
PM_DC_PREF_STREAM_STRIDED_CONF
PM_DERAT_MISS_16G
PM_DERAT_MISS_16M
PM_DERAT_MISS_4K
PM_DERAT_MISS_64K
PM_DFU
PM_DFU_DCFFIX
PM_DFU_DENBCD
PM_DFU_MC
PM_DISP_CLB_HELD_BAL
PM_DISP_CLB_HELD_RES
PM_DISP_CLB_HELD_SB
PM_DISP_CLB_HELD_SYNC
PM_DISP_CLB_HELD_TLBIE
PM_DISP_HELD
PM_DISP_HELD_IQ_FULL
PM_DISP_HELD_MAP_FULL
PM_DISP_HELD_SRQ_FULL
PM_DISP_HELD_SYNC_HOLD
PM_DISP_WT
PM_DPTEG_FROM_DL2L3_MOD
PM_DPTEG_FROM_DL2L3_SHR
PM_DPTEG_FROM_DL4
PM_DPTEG_FROM_DMEM
PM_DPTEG_FROM_L2
PM_DPTEG_FROM_L2MISS
PM_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST
PM_DPTEG_FROM_L2_DISP_CONFLICT_OTHER
PM_DPTEG_FROM_L2_MEPF
PM_DPTEG_FROM_L2_NO_CONFLICT
PM_DPTEG_FROM_L3
PM_DPTEG_FROM_L3MISS
PM_DPTEG_FROM_L3_DISP_CONFLICT
PM_DPTEG_FROM_L3_MEPF
PM_DPTEG_FROM_L3_NO_CONFLICT
PM_DPTEG_FROM_LL4
PM_DPTEG_FROM_LMEM
PM_DPTEG_FROM_MEMORY
PM_DPTEG_FROM_OFF_CHIP_CACHE
PM_DPTEG_FROM_ON_CHIP_CACHE
PM_DPTEG_FROM_RL2L3_MOD
PM_DPTEG_FROM_RL2L3_SHR
PM_DPTEG_FROM_RL4
PM_DPTEG_FROM_RMEM
PM_DSLB_MISS
PM_DTLB_MISS
PM_DTLB_MISS_16G
PM_DTLB_MISS_16M
PM_DTLB_MISS_4K
PM_DTLB_MISS_64K
PM_EAT_FORCE_MISPRED
PM_EAT_FULL_CYC
PM_EE_OFF_EXT_INT
PM_EXT_INT
PM_FAV_TBEGIN
PM_FLOP
PM_FLOP_SUM_SCALAR
PM_FLOP_SUM_VEC
PM_FLUSH
PM_FLUSH_BR_MPRED
PM_FLUSH_COMPLETION
PM_FLUSH_DISP
PM_FLUSH_DISP_SB
PM_FLUSH_DISP_SYNC
PM_FLUSH_DISP_TLBIE
PM_FLUSH_LSU
PM_FLUSH_PARTIAL
PM_FPU0_FCONV
PM_FPU0_FEST
PM_FPU0_FRSP
PM_FPU1_FCONV
PM_FPU1_FEST
PM_FPU1_FRSP
PM_FREQ_DOWN
PM_FREQ_UP
PM_FUSION_TOC_GRP0_1
PM_FUSION_TOC_GRP0_2
PM_FUSION_TOC_GRP0_3
PM_FUSION_TOC_GRP1_1
PM_FUSION_VSX_GRP0_1
PM_FUSION_VSX_GRP0_2
PM_FUSION_VSX_GRP0_3
PM_FUSION_VSX_GRP1_1
PM_FXU0_BUSY_FXU1_IDLE
PM_FXU0_FIN
PM_FXU1_BUSY_FXU0_IDLE
PM_FXU1_FIN
PM_FXU_BUSY
PM_FXU_IDLE
PM_GCT_EMPTY_CYC
PM_GCT_MERGE
PM_GCT_NOSLOT_BR_MPRED
PM_GCT_NOSLOT_BR_MPRED_ICMISS
PM_GCT_NOSLOT_CYC
PM_GCT_NOSLOT_DISP_HELD_ISSQ
PM_GCT_NOSLOT_DISP_HELD_MAP
PM_GCT_NOSLOT_DISP_HELD_OTHER
PM_GCT_NOSLOT_DISP_HELD_SRQ
PM_GCT_NOSLOT_IC_L3MISS
PM_GCT_NOSLOT_IC_MISS
PM_GRP_BR_MPRED_NONSPEC
PM_GRP_CMPL
PM_GRP_DISP
PM_GRP_IC_MISS_NONSPEC
PM_GRP_MRK
PM_GRP_NON_FULL_GROUP
PM_GRP_PUMP_CPRED
PM_GRP_PUMP_MPRED
PM_GRP_PUMP_MPRED_RTY
PM_GRP_TERM_2ND_BRANCH
PM_GRP_TERM_FPU_AFTER_BR
PM_GRP_TERM_NOINST
PM_GRP_TERM_OTHER
PM_GRP_TERM_SLOT_LIMIT
PM_HV_CYC
PM_IBUF_FULL_CYC
PM_IC_DEMAND_CYC
PM_IC_DEMAND_L2_BHT_REDIRECT
PM_IC_DEMAND_L2_BR_REDIRECT
PM_IC_DEMAND_REQ
PM_IC_INVALIDATE
PM_IC_PREF_CANCEL_HIT
PM_IC_PREF_CANCEL_L2
PM_IC_PREF_CANCEL_PAGE
PM_IC_PREF_REQ
PM_IC_PREF_WRITE
PM_IC_RELOAD_PRIVATE
PM_IERAT_RELOAD
PM_IERAT_RELOAD_16M
PM_IERAT_RELOAD_4K
PM_IERAT_RELOAD_64K
PM_IFETCH_THROTTLE
PM_IFU_L2_TOUCH
PM_INST_CHIP_PUMP_CPRED
PM_INST_CMPL
PM_INST_DISP
PM_INST_FROM_DL2L3_MOD
PM_INST_FROM_DL2L3_SHR
PM_INST_FROM_DL4
PM_INST_FROM_DMEM
PM_INST_FROM_L1
PM_INST_FROM_L2
PM_INST_FROM_L2MISS
PM_INST_FROM_L2_DISP_CONFLICT_LDHITST
PM_INST_FROM_L2_DISP_CONFLICT_OTHER
PM_INST_FROM_L2_MEPF
PM_INST_FROM_L2_NO_CONFLICT
PM_INST_FROM_L3
PM_INST_FROM_L3MISS
PM_INST_FROM_L3_DISP_CONFLICT
PM_INST_FROM_L3_MEPF
PM_INST_FROM_L3_NO_CONFLICT
PM_INST_FROM_LL4
PM_INST_FROM_LMEM
PM_INST_FROM_MEMORY
PM_INST_FROM_OFF_CHIP_CACHE
PM_INST_FROM_ON_CHIP_CACHE
PM_INST_FROM_RL2L3_MOD
PM_INST_FROM_RL2L3_SHR
PM_INST_FROM_RL4
PM_INST_FROM_RMEM
PM_INST_GRP_PUMP_CPRED
PM_INST_GRP_PUMP_MPRED
PM_INST_GRP_PUMP_MPRED_RTY
PM_INST_IMC_MATCH_CMPL
PM_INST_IMC_MATCH_DISP
PM_INST_PUMP_CPRED
PM_INST_PUMP_MPRED
PM_INST_SYS_PUMP_CPRED
PM_INST_SYS_PUMP_MPRED
PM_INST_SYS_PUMP_MPRED_RTY
PM_IOPS_CMPL
PM_IOPS_DISP
PM_IPTEG_FROM_DL2L3_MOD
PM_IPTEG_FROM_DL2L3_SHR
PM_IPTEG_FROM_DL4
PM_IPTEG_FROM_DMEM
PM_IPTEG_FROM_L2
PM_IPTEG_FROM_L2MISS
PM_IPTEG_FROM_L2_DISP_CONFLICT_LDHITST
PM_IPTEG_FROM_L2_DISP_CONFLICT_OTHER
PM_IPTEG_FROM_L2_MEPF
PM_IPTEG_FROM_L2_NO_CONFLICT
PM_IPTEG_FROM_L3
PM_IPTEG_FROM_L3MISS
PM_IPTEG_FROM_L3_DISP_CONFLICT
PM_IPTEG_FROM_L3_MEPF
PM_IPTEG_FROM_L3_NO_CONFLICT
PM_IPTEG_FROM_LL4
PM_IPTEG_FROM_LMEM
PM_IPTEG_FROM_MEMORY
PM_IPTEG_FROM_OFF_CHIP_CACHE
PM_IPTEG_FROM_ON_CHIP_CACHE
PM_IPTEG_FROM_RL2L3_MOD
PM_IPTEG_FROM_RL2L3_SHR
PM_IPTEG_FROM_RL4
PM_IPTEG_FROM_RMEM
PM_ISIDE_L2MEMACC
PM_ISLB_MISS
PM_ISU_REF_FX0
PM_ISU_REF_LS0
PM_ISU_REF_LS1
PM_ISU_REF_LS2
PM_ISU_REF_LS3
PM_ISU_REJECTS_ALL
PM_ISU_REJECT_RES_NA
PM_ISU_REJECT_SAR_BYPASS
PM_ISU_REJECT_SRC_NA
PM_ISU_REJ_VS0
PM_ISU_REJ_VS1
PM_ISYNC
PM_ITLB_MISS
PM_L1MISS_LAT_EXC_1024
PM_L1MISS_LAT_EXC_2048
PM_L1MISS_LAT_EXC_256
PM_L1MISS_LAT_EXC_32
PM_L1PF_L2MEMACC
PM_L1_DCACHE_RELOADED_ALL
PM_L1_DCACHE_RELOAD_VALID
PM_L1_DEMAND_WRITE
PM_L1_ICACHE_MISS
PM_L1_ICACHE_RELOADED_ALL
PM_L1_ICACHE_RELOADED_PREF
PM_L2_CHIP_PUMP
PM_L2_GROUP_PUMP
PM_L2_RTY_LD
PM_L2_RTY_ST
PM_L2_ST
PM_L2_ST_MISS
PM_L2_SYS_PUMP
PM_L2_TM_REQ_ABORT
PM_L2_TM_ST_ABORT_SISTER
PM_L3_CO_L31
PM_L3_CO_MEM
PM_L3_CO_MEPF
PM_L3_LD_PREF
PM_L3_PF_MISS_L3
PM_L3_PF_OFF_CHIP_CACHE
PM_L3_PF_OFF_CHIP_MEM
PM_L3_PF_ON_CHIP_CACHE
PM_L3_PF_ON_CHIP_MEM
PM_L3_PREF_ALL
PM_L3_ST_PREF
PM_L3_SW_PREF
PM_LARX_FIN
PM_LD_CMPL
PM_LD_L3MISS_PEND_CYC
PM_LD_MISS_L1
PM_LD_REF_L1
PM_LD_REF_L1_LSU0
PM_LD_REF_L1_LSU1
PM_LD_REF_L1_LSU2
PM_LD_REF_L1_LSU3
PM_LINK_STACK_INVALID_PTR
PM_LINK_STACK_WRONG_ADD_PRED
PM_LS0_ERAT_MISS_PREF
PM_LS0_L1_PREF
PM_LS0_L1_SW_PREF
PM_LS1_ERAT_MISS_PREF
PM_LS1_L1_PREF
PM_LS1_L1_SW_PREF
PM_LSU0_FLUSH_LRQ
PM_LSU0_FLUSH_SRQ
PM_LSU0_FLUSH_ULD
PM_LSU0_FLUSH_UST
PM_LSU0_L1_CAM_CANCEL
PM_LSU0_LARX_FIN
PM_LSU0_LMQ_LHR_MERGE
PM_LSU0_NCLD
PM_LSU0_PRIMARY_ERAT_HIT
PM_LSU0_REJECT
PM_LSU0_SRQ_STFWD
PM_LSU0_STORE_REJECT
PM_LSU0_TMA_REQ_L2
PM_LSU0_TM_L1_HIT
PM_LSU0_TM_L1_MISS
PM_LSU1_FLUSH_LRQ
PM_LSU1_FLUSH_SRQ
PM_LSU1_FLUSH_ULD
PM_LSU1_FLUSH_UST
PM_LSU1_L1_CAM_CANCEL
PM_LSU1_LARX_FIN
PM_LSU1_LMQ_LHR_MERGE
PM_LSU1_NCLD
PM_LSU1_PRIMARY_ERAT_HIT
PM_LSU1_REJECT
PM_LSU1_SRQ_STFWD
PM_LSU1_STORE_REJECT
PM_LSU1_TMA_REQ_L2
PM_LSU1_TM_L1_HIT
PM_LSU1_TM_L1_MISS
PM_LSU2_FLUSH_LRQ
PM_LSU2_FLUSH_SRQ
PM_LSU2_FLUSH_ULD
PM_LSU2_L1_CAM_CANCEL
PM_LSU2_LARX_FIN
PM_LSU2_LDF
PM_LSU2_LDX
PM_LSU2_LMQ_LHR_MERGE
PM_LSU2_PRIMARY_ERAT_HIT
PM_LSU2_REJECT
PM_LSU2_SRQ_STFWD
PM_LSU2_TMA_REQ_L2
PM_LSU2_TM_L1_HIT
PM_LSU2_TM_L1_MISS
PM_LSU3_FLUSH_LRQ
PM_LSU3_FLUSH_SRQ
PM_LSU3_FLUSH_ULD
PM_LSU3_L1_CAM_CANCEL
PM_LSU3_LARX_FIN
PM_LSU3_LDF
PM_LSU3_LDX
PM_LSU3_LMQ_LHR_MERGE
PM_LSU3_PRIMARY_ERAT_HIT
PM_LSU3_REJECT
PM_LSU3_SRQ_STFWD
PM_LSU3_TMA_REQ_L2
PM_LSU3_TM_L1_HIT
PM_LSU3_TM_L1_MISS
PM_LSU_DERAT_MISS
PM_LSU_FIN
PM_LSU_FOUR_TABLEWALK_CYC
PM_LSU_FX_FIN
PM_LSU_LMQ_FULL_CYC
PM_LSU_LMQ_S0_ALLOC
PM_LSU_LMQ_S0_VALID
PM_LSU_LMQ_SRQ_EMPTY_ALL_CYC
PM_LSU_LMQ_SRQ_EMPTY_CYC
PM_LSU_LRQ_S0_ALLOC
PM_LSU_LRQ_S0_VALID
PM_LSU_LRQ_S43_ALLOC
PM_LSU_LRQ_S43_VALID
PM_LSU_MRK_DERAT_MISS
PM_LSU_NCST
PM_LSU_REJECT
PM_LSU_REJECT_ERAT_MISS
PM_LSU_REJECT_LHS
PM_LSU_REJECT_LMQ_FULL
PM_LSU_SET_MPRED
PM_LSU_SRQ_EMPTY_CYC
PM_LSU_SRQ_FULL_CYC
PM_LSU_SRQ_S0_ALLOC
PM_LSU_SRQ_S0_VALID
PM_LSU_SRQ_S39_ALLOC
PM_LSU_SRQ_S39_VALID
PM_LSU_SRQ_SYNC
PM_LSU_SRQ_SYNC_CYC
PM_LSU_TWO_TABLEWALK_CYC
PM_LWSYNC
PM_LWSYNC_HELD
PM_MEM_CO
PM_MEM_LOC_THRESH_IFU
PM_MEM_LOC_THRESH_LSU_HIGH
PM_MEM_LOC_THRESH_LSU_MED
PM_MEM_PREF
PM_MEM_READ
PM_MEM_RWITM
PM_MRK_BACK_BR_CMPL
PM_MRK_BRU_FIN
PM_MRK_BR_CMPL
PM_MRK_BR_MPRED_CMPL
PM_MRK_BR_TAKEN_CMPL
PM_MRK_CRU_FIN
PM_MRK_DATA_FROM_DL2L3_MOD
PM_MRK_DATA_FROM_DL2L3_MOD_CYC
PM_MRK_DATA_FROM_DL2L3_SHR
PM_MRK_DATA_FROM_DL2L3_SHR_CYC
PM_MRK_DATA_FROM_DL4
PM_MRK_DATA_FROM_DL4_CYC
PM_MRK_DATA_FROM_DMEM
PM_MRK_DATA_FROM_DMEM_CYC
PM_MRK_DATA_FROM_L2
PM_MRK_DATA_FROM_L2MISS
PM_MRK_DATA_FROM_L2MISS_CYC
PM_MRK_DATA_FROM_L2_CYC
PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST
PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC
PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER
PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC
PM_MRK_DATA_FROM_L2_MEPF
PM_MRK_DATA_FROM_L2_MEPF_CYC
PM_MRK_DATA_FROM_L2_NO_CONFLICT
PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC
PM_MRK_DATA_FROM_L3
PM_MRK_DATA_FROM_L3MISS
PM_MRK_DATA_FROM_L3MISS_CYC
PM_MRK_DATA_FROM_L3_CYC
PM_MRK_DATA_FROM_L3_DISP_CONFLICT
PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC
PM_MRK_DATA_FROM_L3_MEPF
PM_MRK_DATA_FROM_L3_MEPF_CYC
PM_MRK_DATA_FROM_L3_NO_CONFLICT
PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC
PM_MRK_DATA_FROM_LL4
PM_MRK_DATA_FROM_LL4_CYC
PM_MRK_DATA_FROM_LMEM
PM_MRK_DATA_FROM_LMEM_CYC
PM_MRK_DATA_FROM_MEM
PM_MRK_DATA_FROM_MEMORY
PM_MRK_DATA_FROM_MEMORY_CYC
PM_MRK_DATA_FROM_OFF_CHIP_CACHE
PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC
PM_MRK_DATA_FROM_ON_CHIP_CACHE
PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC
PM_MRK_DATA_FROM_RL2L3_MOD
PM_MRK_DATA_FROM_RL2L3_MOD_CYC
PM_MRK_DATA_FROM_RL2L3_SHR
PM_MRK_DATA_FROM_RL2L3_SHR_CYC
PM_MRK_DATA_FROM_RL4
PM_MRK_DATA_FROM_RL4_CYC
PM_MRK_DATA_FROM_RMEM
PM_MRK_DATA_FROM_RMEM_CYC
PM_MRK_DCACHE_RELOAD_INTV
PM_MRK_DERAT_MISS
PM_MRK_DERAT_MISS_16G
PM_MRK_DERAT_MISS_16M
PM_MRK_DERAT_MISS_4K
PM_MRK_DERAT_MISS_64K
PM_MRK_DFU_FIN
PM_MRK_DPTEG_FROM_DL2L3_MOD
PM_MRK_DPTEG_FROM_DL2L3_SHR
PM_MRK_DPTEG_FROM_DL4
PM_MRK_DPTEG_FROM_DMEM
PM_MRK_DPTEG_FROM_L2
PM_MRK_DPTEG_FROM_L2MISS
PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST
PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_OTHER
PM_MRK_DPTEG_FROM_L2_MEPF
PM_MRK_DPTEG_FROM_L2_NO_CONFLICT
PM_MRK_DPTEG_FROM_L3
PM_MRK_DPTEG_FROM_L3MISS
PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT
PM_MRK_DPTEG_FROM_L3_MEPF
PM_MRK_DPTEG_FROM_L3_NO_CONFLICT
PM_MRK_DPTEG_FROM_LL4
PM_MRK_DPTEG_FROM_LMEM
PM_MRK_DPTEG_FROM_MEMORY
PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE
PM_MRK_DPTEG_FROM_ON_CHIP_CACHE
PM_MRK_DPTEG_FROM_RL2L3_MOD
PM_MRK_DPTEG_FROM_RL2L3_SHR
PM_MRK_DPTEG_FROM_RL4
PM_MRK_DPTEG_FROM_RMEM
PM_MRK_DTLB_MISS
PM_MRK_DTLB_MISS_16G
PM_MRK_DTLB_MISS_16M
PM_MRK_DTLB_MISS_4K
PM_MRK_DTLB_MISS_64K
PM_MRK_FAB_RSP_BKILL
PM_MRK_FAB_RSP_BKILL_CYC
PM_MRK_FAB_RSP_CLAIM_RTY
PM_MRK_FAB_RSP_DCLAIM
PM_MRK_FAB_RSP_DCLAIM_CYC
PM_MRK_FAB_RSP_MATCH
PM_MRK_FAB_RSP_MATCH_CYC
PM_MRK_FAB_RSP_RD_RTY
PM_MRK_FAB_RSP_RD_T_INTV
PM_MRK_FAB_RSP_RWITM_CYC
PM_MRK_FAB_RSP_RWITM_RTY
PM_MRK_FILT_MATCH
PM_MRK_FIN_STALL_CYC
PM_MRK_FXU_FIN
PM_MRK_GRP_CMPL
PM_MRK_GRP_IC_MISS
PM_MRK_GRP_NTC
PM_MRK_INST_CMPL
PM_MRK_INST_DECODED
PM_MRK_INST_DISP
PM_MRK_INST_FIN
PM_MRK_INST_FROM_L3MISS
PM_MRK_INST_ISSUED
PM_MRK_INST_TIMEO
PM_MRK_L1_ICACHE_MISS
PM_MRK_L1_RELOAD_VALID
PM_MRK_L2_RC_DISP
PM_MRK_L2_RC_DONE
PM_MRK_LARX_FIN
PM_MRK_LD_MISS_EXPOSED_CYC
PM_MRK_LD_MISS_L1
PM_MRK_LD_MISS_L1_CYC
PM_MRK_LSU_FIN
PM_MRK_LSU_FLUSH
PM_MRK_LSU_FLUSH_LRQ
PM_MRK_LSU_FLUSH_SRQ
PM_MRK_LSU_FLUSH_ULD
PM_MRK_LSU_FLUSH_UST
PM_MRK_LSU_REJECT
PM_MRK_LSU_REJECT_ERAT_MISS
PM_MRK_NTF_FIN
PM_MRK_RUN_CYC
PM_MRK_SRC_PREF_TRACK_EFF
PM_MRK_SRC_PREF_TRACK_INEFF
PM_MRK_SRC_PREF_TRACK_MOD
PM_MRK_SRC_PREF_TRACK_MOD_L2
PM_MRK_SRC_PREF_TRACK_MOD_L3
PM_MRK_STALL_CMPLU_CYC
PM_MRK_STCX_FAIL
PM_MRK_ST_CMPL
PM_MRK_ST_CMPL_INT
PM_MRK_ST_DRAIN_TO_L2DISP_CYC
PM_MRK_ST_FWD
PM_MRK_ST_L2DISP_TO_CMPL_CYC
PM_MRK_ST_NEST
PM_MRK_TGT_PREF_TRACK_EFF
PM_MRK_TGT_PREF_TRACK_INEFF
PM_MRK_TGT_PREF_TRACK_MOD
PM_MRK_TGT_PREF_TRACK_MOD_L2
PM_MRK_TGT_PREF_TRACK_MOD_L3
PM_MRK_VSU_FIN
PM_MULT_MRK
PM_NESTED_TEND
PM_NEST_REF_CLK
PM_NON_FAV_TBEGIN
PM_NTCG_ALL_FIN
PM_OUTER_TBEGIN
PM_OUTER_TEND
PM_PMC1_OVERFLOW
PM_PMC2_OVERFLOW
PM_PMC2_REWIND
PM_PMC2_SAVED
PM_PMC3_OVERFLOW
PM_PMC4_OVERFLOW
PM_PMC4_REWIND
PM_PMC4_SAVED
PM_PMC5_OVERFLOW
PM_PMC6_OVERFLOW
PM_PREF_TRACKED
PM_PREF_TRACK_EFF
PM_PREF_TRACK_INEFF
PM_PREF_TRACK_MOD
PM_PREF_TRACK_MOD_L2
PM_PREF_TRACK_MOD_L3
PM_PROBE_NOP_DISP
PM_PTE_PREFETCH
PM_PUMP_CPRED
PM_PUMP_MPRED
PM_RC0_BUSY
PM_RC_LIFETIME_EXC_256
PM_RC_USAGE
PM_REAL_SRQ_FULL
PM_RUN_CYC
PM_RUN_CYC_SMT2_MODE
PM_RUN_CYC_SMT2_SHRD_MODE
PM_RUN_CYC_SMT2_SPLIT_MODE
PM_RUN_CYC_SMT4_MODE
PM_RUN_CYC_SMT8_MODE
PM_RUN_CYC_ST_MODE
PM_RUN_INST_CMPL
PM_RUN_PURR
PM_RUN_SPURR
PM_SEC_ERAT_HIT
PM_SHL_CREATED
PM_SHL_ST_CONVERT
PM_SHL_ST_DISABLE
PM_SN0_BUSY
PM_SNOOP_TLBIE
PM_SN_USAGE
PM_STALL_END_GCT_EMPTY
PM_STCX_FAIL
PM_STCX_LSU
PM_ST_CMPL
PM_ST_FIN
PM_ST_FWD
PM_ST_MISS_L1
PM_SWAP_CANCEL
PM_SWAP_CANCEL_GPR
PM_SWAP_COMPLETE
PM_SWAP_COMPLETE_GPR
PM_SYNC_MRK_BR_LINK
PM_SYNC_MRK_BR_MPRED
PM_SYNC_MRK_FX_DIVIDE
PM_SYNC_MRK_L2HIT
PM_SYNC_MRK_L2MISS
PM_SYNC_MRK_L3MISS
PM_SYNC_MRK_PROBE_NOP
PM_SYS_PUMP_CPRED
PM_SYS_PUMP_MPRED
PM_SYS_PUMP_MPRED_RTY
PM_TABLEWALK_CYC
PM_TABLEWALK_CYC_PREF
PM_TABORT_TRECLAIM
PM_TB_BIT_TRANS
PM_TEND_PEND_CYC
PM_THRD_ALL_RUN_CYC
PM_THRD_CONC_RUN_INST
PM_THRD_GRP_CMPL_BOTH_CYC
PM_THRD_PRIO_0_1_CYC
PM_THRD_PRIO_2_3_CYC
PM_THRD_PRIO_4_5_CYC
PM_THRD_PRIO_6_7_CYC
PM_THRD_REBAL_CYC
PM_THRESH_EXC_1024
PM_THRESH_EXC_128
PM_THRESH_EXC_2048
PM_THRESH_EXC_256
PM_THRESH_EXC_32
PM_THRESH_EXC_4096
PM_THRESH_EXC_512
PM_THRESH_EXC_64
PM_THRESH_MET
PM_THRESH_NOT_MET
PM_TLBIE_FIN
PM_TLB_MISS
PM_TM_BEGIN_ALL
PM_TM_END_ALL
PM_TM_FAIL_CONF_NON_TM
PM_TM_FAIL_CON_TM
PM_TM_FAIL_DISALLOW
PM_TM_FAIL_FOOTPRINT_OVERFLOW
PM_TM_FAIL_NON_TX_CONFLICT
PM_TM_FAIL_SELF
PM_TM_FAIL_TLBIE
PM_TM_FAIL_TX_CONFLICT
PM_TM_TBEGIN
PM_TM_TRANS_RUN_CYC
PM_TM_TRANS_RUN_INST
PM_TM_TRESUME
PM_TM_TSUSPEND
PM_TM_TX_PASS_RUN_CYC
PM_TM_TX_PASS_RUN_INST
PM_UP_PREF_L3
PM_UP_PREF_POINTER
PM_VSU0_16FLOP
PM_VSU0_1FLOP
PM_VSU0_2FLOP
PM_VSU0_4FLOP
PM_VSU0_8FLOP
PM_VSU0_COMPLEX_ISSUED
PM_VSU0_CY_ISSUED
PM_VSU0_DD_ISSUED
PM_VSU0_DP_2FLOP
PM_VSU0_DP_FMA
PM_VSU0_DP_FSQRT_FDIV
PM_VSU0_DQ_ISSUED
PM_VSU0_EX_ISSUED
PM_VSU0_FIN
PM_VSU0_FMA
PM_VSU0_FPSCR
PM_VSU0_FSQRT_FDIV
PM_VSU0_PERMUTE_ISSUED
PM_VSU0_SCALAR_DP_ISSUED
PM_VSU0_SIMPLE_ISSUED
PM_VSU0_SINGLE
PM_VSU0_SQ
PM_VSU0_STF
PM_VSU0_VECTOR_DP_ISSUED
PM_VSU0_VECTOR_SP_ISSUED
PM_VSU1_16FLOP
PM_VSU1_1FLOP
PM_VSU1_2FLOP
PM_VSU1_4FLOP
PM_VSU1_8FLOP
PM_VSU1_COMPLEX_ISSUED
PM_VSU1_CY_ISSUED
PM_VSU1_DD_ISSUED
PM_VSU1_DP_2FLOP
PM_VSU1_DP_FMA
PM_VSU1_DP_FSQRT_FDIV
PM_VSU1_DQ_ISSUED
PM_VSU1_EX_ISSUED
PM_VSU1_FIN
PM_VSU1_FMA
PM_VSU1_FPSCR
PM_VSU1_FSQRT_FDIV
PM_VSU1_PERMUTE_ISSUED
PM_VSU1_SCALAR_DP_ISSUED
PM_VSU1_SIMPLE_ISSUED
PM_VSU1_SINGLE
PM_VSU1_SQ
PM_VSU1_STF
PM_VSU1_VECTOR_DP_ISSUED
PM_VSU1_VECTOR_SP_ISSUED
