<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xcvc1902-vsva2197-2MP-e-S" LaunchTime="1725258855">
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="Ajit_vck190_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS" Name="Ajit_vck190_wrapper_routed.rqs"/>
  <File Type="PA-TCL" Name="Ajit_vck190_wrapper.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Ajit_vck190_wrapper_bus_skew_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Ajit_vck190_wrapper_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Ajit_vck190_wrapper_bus_skew_routed.rpx"/>
  <File Type="INIT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_init.rpt"/>
  <File Type="OPT-DCP" Name="Ajit_vck190_wrapper_opt.dcp"/>
  <File Type="OPT-DRC" Name="Ajit_vck190_wrapper_drc_opted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Ajit_vck190_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Ajit_vck190_wrapper.hwdef"/>
  <File Type="OPT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-RQA-PB" Name="Ajit_vck190_wrapper_rqa_opted.pb"/>
  <File Type="PWROPT-DCP" Name="Ajit_vck190_wrapper_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Ajit_vck190_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Ajit_vck190_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="Ajit_vck190_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Ajit_vck190_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Ajit_vck190_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Ajit_vck190_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Ajit_vck190_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Ajit_vck190_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Ajit_vck190_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="Ajit_vck190_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-RQA-PB" Name="Ajit_vck190_wrapper_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Ajit_vck190_wrapper_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Ajit_vck190_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Ajit_vck190_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Ajit_vck190_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Ajit_vck190_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Ajit_vck190_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Ajit_vck190_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Ajit_vck190_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Ajit_vck190_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Ajit_vck190_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Ajit_vck190_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Ajit_vck190_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Ajit_vck190_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="Ajit_vck190_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Ajit_vck190_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Ajit_vck190_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Ajit_vck190_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Ajit_vck190_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Ajit_vck190_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Ajit_vck190_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Ajit_vck190_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Ajit_vck190_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Ajit_vck190_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-RQS-PB" Name="Ajit_vck190_wrapper_rqs_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Ajit_vck190_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Ajit_vck190_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Ajit_vck190_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Ajit_vck190_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="RDI-RDI" Name="Ajit_vck190_wrapper.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Ajit_vck190_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Ajit_vck190_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Ajit_vck190_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Ajit_vck190_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="Ajit_vck190_wrapper.bit"/>
  <File Type="PDI-FILE" Name="Ajit_vck190_wrapper.pdi"/>
  <File Type="BG-BIN" Name="Ajit_vck190_wrapper.bin"/>
  <File Type="CFI_FILE" Name="Ajit_vck190_wrapper.cfi"/>
  <File Type="BITSTR-MSK" Name="Ajit_vck190_wrapper.msk"/>
  <File Type="RNPI_FILE" Name="Ajit_vck190_wrapper.rnpi"/>
  <File Type="BITSTR-RBT" Name="Ajit_vck190_wrapper.rbt"/>
  <File Type="NPI_FILE" Name="Ajit_vck190_wrapper.npi"/>
  <File Type="BITSTR-NKY" Name="Ajit_vck190_wrapper.nky"/>
  <File Type="RBD_FILE" Name="Ajit_vck190_wrapper.rbd"/>
  <File Type="BITSTR-BMM" Name="Ajit_vck190_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Ajit_vck190_wrapper.mmi"/>
  <File Type="BOOT-PDI-FILE" Name="Ajit_vck190_wrapper_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="Ajit_vck190_wrapper_pld.pdi"/>
  <File Type="RCFI_FILE" Name="Ajit_vck190_wrapper.rcfi"/>
  <File Type="BG-BGN" Name="Ajit_vck190_wrapper.bgn"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Ajit_vck190_wrapper.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Ajit_vck190_wrapper.sysdef"/>
  <File Type="BG-DRC" Name="Ajit_vck190_wrapper.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Ajit_vck190/Ajit_vck190.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Ajit_vck190/hdl/Ajit_vck190_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/acceleratorNew1.v">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_sp_add.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_sp_comp.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_sp_div.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_sp_mul.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_sp_sub.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/verilog/FPU_Verified/fpu_top1.sv">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/aHiR_ieee_proposed.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ahir_ieee_proposed"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/ahir.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ahir"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/AhbApbLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="AhbApbLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/simpleUartLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="simpleUartLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/AjitCustom.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="AjitCustom"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/SpiMasterLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="SpiMasterLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/GenericCoreAddOnLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="GenericCoreAddOnLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/GenericGlueStuff.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="GenericGlueStuff"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/GlueModules.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="GlueModules"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/afb_performance_counters_base.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="performance_counters_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/afb_performance_counters_controller_1x1.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="performance_counters_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/afb_performance_counters_1x1.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="performance_counters_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/ccu.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="cpu_ccu"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/debug_interface.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="cpu_debug_interface"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/idecode_idispatch.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_idecode_idispatch"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/ifetch.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_ifetch"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/dummy_fpunit.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_dummy_fpunit"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/iu_exec.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="iunit_exec"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/iu_writeback_in_mux.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="iunit_writeback_in_mux"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/iu_registers.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="iunit_registers"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/iunit.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_iunit"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/loadstore.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_loadstore"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/iretire.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_iretire"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/stream_corrector.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="teu_stream_corrector"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/teu_no_fp.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="cpu_teu_no_fp"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/cpu_no_fp.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="core_units"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/dcache.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="munit_dcache"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/icache.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="munit_icache"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/dummy_mmu.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="munit_dummy_mmu"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/mmu_mux.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="munit_mmu_mux"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/munit_no_mmu.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="munit_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/core_1x32_no_fp_no_mmu.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ajit_core_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/simpleI2CLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="simpleI2CLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vhdl_libs/myUartLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="myUartLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/mcore_1x1x32_lite.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ajit_mcore_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/peripherals.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="peripherals_lite_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ajit_vhdl/processor_1x1x32_lite.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ajit_processor_lib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../toplevel/fpga_top_with_accelerator.vhdl">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../accelerator/vhdl/accelerator_global_package.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../ajit-ip/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <File Path="$PGENDIR/sources_1/common/nsln/nocattrs.dat">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Ajit_vck190_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_fpga_top_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_mynoc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_mynoc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_axi_uartlite_0_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_rst_versal_cips_0_79M_3"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_axi_uartlite_1_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_axi_uartlite_1_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ajit_vck190_axi_uartlite_0_2"/>
</GenRun>
