/include/ "system-conf.dtsi"
/ {
  model = "Analog Devices Picozed SDR (Z7020/AD9364)";
  compatible = "xlnx,zynq-7000";
};

/ {
  chosen {
    bootargs = "console=ttyPS0,115200 earlyprintk clk_ignore_unused cma=384M rootfstype=ext4 root=/dev/mmcblk0p2 rw rootwait";
    stdout-path = "serial0:115200n8";
  };
  
  aliases {
    ethernet0 = &gem0;
    serial0 = &uart1;
    spi0 = &spi0;
    spi1 = &qspi;
  };

  clocks {
    ad9364_clkin: clock0 {
      #clock-cells = <0>;
      compatible = "adjustable-clock";
      clock-frequency = <39999906>;
      clock-accuracy = <200000>; /* 200 ppm (ppb) */
      clock-output-names = "ad9364_ext_refclk";
    };

    usb_ulpi_fixed_clk: clock1 {
      #clock-cells = <0>;
      compatible = "fixed-clock";
      clock-frequency = <24000000>;
      clock-output-names = "24MHz";
    };
  };

  usb_ulpi_clk: usb-ulpi-gpio-gate0 {
    #clock-cells = <0>;
    compatible = "gpio-gate-clock";
    clocks = <&usb_ulpi_fixed_clk>;
    enable-gpios = <&gpio0 9 1>; /* Active  Low */
  };

  usb_phy0: phy0 {
    compatible = "ulpi-phy";
    #phy-cells = <0>;
    reg = <0xe0002000 0x1000>;
    view-port = <0x0170>;
    drv-vbus;
  };

};

/* default */

&sdhci0 {
  status = "okay";
  disable-wp;
};

&watchdog0 {
  status = "okay";
  reset-on-timeout;
};

&gem0 {
  phy-handle = <&phy0>;
  phy-mode = "rgmii-id";

  xlnx,phy-reset-gpio = <&gpio0 8 1>; /* Active  Low */
  phy-reset-active-low; 

  phy0: phy@0 {
    device_type = "ethernet-phy";
    reg = <0x0>;
    marvell,reg-init = <3 16 0xff00 0x17 3 17 0xfff0 0x00>;
  };
};

&usb0 {
  status = "okay";
  xlnx,phy-reset-gpio = <&gpio0 7 0>;
  dr_mode = "host"; /* or "otg" */
  usb-phy = <&usb_phy0>;
};

/* QSPI PHY */
&qspi {
  status = "okay";
  is-dual = <0>;
  num-cs = <1>;

  flash0: flash@0 {
    #address-cells = <1>;
    #size-cells = <1>;
    spi-tx-bus-width = <1>;
    spi-rx-bus-width = <4>;
    compatible = "n25q256a", "jedec,spi-nor"; /* same as S25FL256 */
    reg = <0x0>;
    spi-max-frequency = <50000000>;

    partition@qspi-all {
      label = "qspi-all";
      reg = <0x00000000 0x02000000>; /* 32M */
    };
    partition@0 {
      label = "qspi-fsbl-uboot";
      reg = <0x00000000 0x00100000>;
    };
    partition@1 {
      label = "qspi-uboot-env";
      reg = <0x00100000 0x00020000>;
    };
    partition@2 {
      label = "qspi-nvmfs";
      reg = <0x00120000 0x000e0000>;
    };
    partition@3 {
      label = "qspi-linux";
      reg = <0x00200000 0x01e00000>;
    };

  };
};

&adc {
  xlnx,channels {
    #address-cells = <1>;
    #size-cells = <0>;
    channel@0 {
      reg = <0>;
    };
  };
};

&axi_ad9361_adc_dma {
  compatible = "adi,axi-dmac-1.00.a";
  interrupts = <0 57 4>; /* Lane (8+5)=13: 57 +32=(84+5)89 +32=121  Zynq PS IRQ config [61:68][84:91] */
  clocks = <&clkc 16>;
  #dma-cells = <1>;

  adi,channels {
    #size-cells = <0>;
    #address-cells = <1>;

    dma-channel@0 {
      reg = <0>;
      adi,source-bus-width = <64>;
      adi,source-bus-type = <2>;
      adi,destination-bus-width = <64>;
      adi,destination-bus-type = <0>;
    };
  };
};

&axi_ad9361_dac_dma {
  compatible = "adi,axi-dmac-1.00.a";
  interrupts = <0 56 4>; /* Lane  (8+4)=12: 56 +32=(84+4)88 +32=120  Zynq PS IRQ config [61:68][84:91] */
  clocks = <&clkc 16>;
  #dma-cells = <1>;

  adi,channels {
    #size-cells = <0>;
    #address-cells = <1>;

    dma-channel@0 {
      reg = <0>;
      adi,source-bus-width = <64>;
      adi,source-bus-type = <0>;
      adi,destination-bus-width = <64>;
      adi,destination-bus-type = <2>;
    };
  };
};

/ {

  fpga_axi: fpga-axi0 {
    compatible = "simple-bus";
    #address-cells = <0x1>;
    #size-cells = <0x1>;
    ranges;

    cf_ad9364_adc_core_0: cf-ad9361-lpc@79020000 {
      compatible = "adi,axi-ad9361-6.00.a";
      reg = <0x79020000 0x6000>;
      dmas = <&axi_ad9361_adc_dma 0>;
      dma-names = "rx";
      spibus-connected = <&adc0_ad9364>;
      adi,axi-decimation-core-available;
    };

    cf_ad9364_dac_core_0: cf-ad9361-dds-core-lpc@79024000 {
      compatible = "adi,axi-ad9364-dds-6.00.a";
      reg = <0x79024000 0x1000>;
      clocks = <&adc0_ad9364 13>;
      clock-names = "sampl_clk";
      dmas = <&axi_ad9361_dac_dma 0>;
      dma-names = "tx";
    adi,axi-interpolation-core-available;
      adi,axi-dds-default-scale = <0>;
    };

    mwipcore@43c00000 {
      compatible = "mathworks,mwipcore-axi4lite-v1.00";
      reg = <0x43c00000 0xffff>;
    };
  };

};

&spi0 {
  status = "okay";

  adc0_ad9364: ad9361-phy@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    #clock-cells = <1>;
    compatible = "adi,ad9364";

    /* SPI Setup */
    reg = <0>;
    spi-cpha;
    spi-max-frequency = <10000000>;

    /* Clocks */
    clocks = <&ad9364_clkin 0>;
    clock-names = "ad9364_ext_refclk", "ext_tx_lo", "ext_rx_lo";
    clock-output-names = "rx_sampl_clk", "tx_sampl_clk";

    /* Digital Interface Control */

    /* adi,digital-interface-tune-skip-mode:
      * 0 = TUNE RX&TX
      * 1 = SKIP TX
      * 2 = SKIP ALL
      */
    adi,digital-interface-tune-skip-mode = <0>;

    adi,pp-tx-swap-enable;
    adi,pp-rx-swap-enable;
    adi,rx-frame-pulse-mode-enable;
    adi,lvds-mode-enable;
    adi,lvds-bias-mV = <150>;
    adi,lvds-rx-onchip-termination-enable;
    adi,rx-data-delay = <4>;
    adi,tx-fb-clock-delay = <7>;

    adi,xo-disable-use-ext-refclk-enable;


    /* Mode Setup */

    //adi,split-gain-table-mode-enable;

    /* ENSM Mode */
    adi,frequency-division-duplex-mode-enable;
    //adi,ensm-enable-pin-pulse-mode-enable;
    //adi,ensm-enable-txnrx-control-enable;

    /* adi,rx-rf-port-input-select:
     * 0 = (RX1A_N &  RX1A_P) and (RX2A_N & RX2A_P) enabled; balanced
     * 1 = (RX1B_N &  RX1B_P) and (RX2B_N & RX2B_P) enabled; balanced
     * 2 = (RX1C_N &  RX1C_P) and (RX2C_N & RX2C_P) enabled; balanced
     *
     * 3 = RX1A_N and RX2A_N enabled; unbalanced
     * 4 = RX1A_P and RX2A_P enabled; unbalanced
     * 5 = RX1B_N and RX2B_N enabled; unbalanced
     * 6 = RX1B_P and RX2B_P enabled; unbalanced
     * 7 = RX1C_N and RX2C_N enabled; unbalanced
     * 8 = RX1C_P and RX2C_P enabled; unbalanced
     */

    adi,rx-rf-port-input-select = <0>; /* (RX1A_N &  RX1A_P) and (RX2A_N & RX2A_P) enabled; balanced */

    /* adi,tx-rf-port-input-select:
     * 0  TX1A, TX2A
     * 1  TX1B, TX2B
     */

    adi,tx-rf-port-input-select = <0>; /* TX1A, TX2A */
    //adi,update-tx-gain-in-alert-enable;
    adi,tx-attenuation-mdB = <10000>;
    //adi,tx-lo-powerdown-managed-enable;

    adi,rf-rx-bandwidth-hz = <18000000>;
    adi,rf-tx-bandwidth-hz = <18000000>;
    adi,rx-synthesizer-frequency-hz = /bits/ 64 <2400000000>;
    adi,tx-synthesizer-frequency-hz = /bits/ 64 <2450000000>;

    /*        BBPLL     ADC        R2CLK     R1CLK    CLKRF    RSAMPL  */
    adi,rx-path-clock-frequencies = <983040000 245760000 122880000 61440000 30720000 30720000>;
    /*        BBPLL     DAC        T2CLK     T1CLK    CLKTF    TSAMPL  */
    adi,tx-path-clock-frequencies = <983040000 122880000 122880000 61440000 30720000 30720000>;

    /* Gain Control */

    /* adi,gc-rx[1|2]-mode:
     * 0 = RF_GAIN_MGC
     * 1 = RF_GAIN_FASTATTACK_AGC
     * 2 = RF_GAIN_SLOWATTACK_AGC
     * 3 = RF_GAIN_HYBRID_AGC
     */

    adi,gc-rx1-mode = <2>;
    adi,gc-rx2-mode = <2>;
    adi,gc-adc-ovr-sample-size = <4>; /* sum 4 samples */
    adi,gc-adc-small-overload-thresh = <47>; /* sum of squares */
    adi,gc-adc-large-overload-thresh = <58>; /* sum of squares */
    adi,gc-lmt-overload-high-thresh = <800>; /* mV */
    adi,gc-lmt-overload-low-thresh = <704>; /* mV */
    adi,gc-dec-pow-measurement-duration = <8192>; /* 0..524288 Samples */
    adi,gc-low-power-thresh = <24>; /* 0..-64 dBFS vals are set pos */
    //adi,gc-dig-gain-enable;
    //adi,gc-max-dig-gain = <15>;

    /* Manual Gain Control Setup */

    //adi,mgc-rx1-ctrl-inp-enable; /* uncomment to use ctrl inputs */
    //adi,mgc-rx2-ctrl-inp-enable; /* uncomment to use ctrl inputs */
    adi,mgc-inc-gain-step = <2>;
    adi,mgc-dec-gain-step = <2>;

    /* adi,mgc-split-table-ctrl-inp-gain-mode:
     * (relevant if adi,split-gain-table-mode-enable is set)
     * 0 = AGC determine this
     * 1 = only in LPF
     * 2 = only in LMT
     */

    adi,mgc-split-table-ctrl-inp-gain-mode = <0>;

    /* Automatic Gain Control Setup */

    adi,agc-attack-delay-extra-margin-us= <1>; /* us */
    adi,agc-outer-thresh-high = <5>; /* -dBFS */
    adi,agc-outer-thresh-high-dec-steps = <2>; /* 0..15 */
    adi,agc-inner-thresh-high = <10>; /* -dBFS */
    adi,agc-inner-thresh-high-dec-steps = <1>; /* 0..7 */
    adi,agc-inner-thresh-low = <12>; /* -dBFS */
    adi,agc-inner-thresh-low-inc-steps = <1>; /* 0..7 */
    adi,agc-outer-thresh-low = <18>; /* -dBFS */
    adi,agc-outer-thresh-low-inc-steps = <2>; /* 0..15 */

    adi,agc-adc-small-overload-exceed-counter = <10>; /* 0..15 */
    adi,agc-adc-large-overload-exceed-counter = <10>; /* 0..15 */
    adi,agc-adc-large-overload-inc-steps = <2>; /* 0..15 */
    //adi,agc-adc-lmt-small-overload-prevent-gain-inc-enable;
    adi,agc-lmt-overload-large-exceed-counter = <10>; /* 0..15 */
    adi,agc-lmt-overload-small-exceed-counter = <10>; /* 0..15 */
    adi,agc-lmt-overload-large-inc-steps = <2>; /* 0..7 */
    //adi,agc-dig-saturation-exceed-counter = <3>; /* 0..15 */
    //adi,agc-dig-gain-step-size = <4>; /* 1..8 */

    //adi,agc-sync-for-gain-counter-enable;
    adi,agc-gain-update-interval-us = <1000>;  /* 1ms */
    //adi,agc-immed-gain-change-if-large-adc-overload-enable;
    //adi,agc-immed-gain-change-if-large-lmt-overload-enable;

    /* Fast AGC */

    adi,fagc-dec-pow-measurement-duration = <64>; /* 64 Samples */
    //adi,fagc-allow-agc-gain-increase-enable;
    adi,fagc-lp-thresh-increment-steps = <1>;
    adi,fagc-lp-thresh-increment-time = <5>;

    adi,fagc-energy-lost-stronger-sig-gain-lock-exit-cnt = <8>;
    adi,fagc-final-overrange-count = <3>;
    //adi,fagc-gain-increase-after-gain-lock-enable;
    adi,fagc-gain-index-type-after-exit-rx-mode = <0>;
    adi,fagc-lmt-final-settling-steps = <1>;
    adi,fagc-lock-level = <10>;
    adi,fagc-lock-level-gain-increase-upper-limit = <5>;
    adi,fagc-lock-level-lmt-gain-increase-enable;

    adi,fagc-lpf-final-settling-steps = <1>;
    adi,fagc-optimized-gain-offset = <5>;
    adi,fagc-power-measurement-duration-in-state5 = <64>;
    adi,fagc-rst-gla-engergy-lost-goto-optim-gain-enable;
    adi,fagc-rst-gla-engergy-lost-sig-thresh-below-ll = <10>;
    adi,fagc-rst-gla-engergy-lost-sig-thresh-exceeded-enable;
    adi,fagc-rst-gla-if-en-agc-pulled-high-mode = <0>;
    adi,fagc-rst-gla-large-adc-overload-enable;
    adi,fagc-rst-gla-large-lmt-overload-enable;
    adi,fagc-rst-gla-stronger-sig-thresh-above-ll = <10>;
    adi,fagc-rst-gla-stronger-sig-thresh-exceeded-enable;
    adi,fagc-state-wait-time-ns = <260>;
    adi,fagc-use-last-lock-level-for-set-gain-enable;

    /* RSSI */

    /* adi,rssi-restart-mode:
     * 0 = AGC_IN_FAST_ATTACK_MODE_LOCKS_THE_GAIN,
     * 1 = EN_AGC_PIN_IS_PULLED_HIGH,
     * 2 = ENTERS_RX_MODE,
     * 3 = GAIN_CHANGE_OCCURS,
     * 4 = SPI_WRITE_TO_REGISTER,
     * 5 = GAIN_CHANGE_OCCURS_OR_EN_AGC_PIN_PULLED_HIGH,
     */
    adi,rssi-restart-mode = <3>;
    //adi,rssi-unit-is-rx-samples-enable;
    adi,rssi-delay = <1>; /* 1us */
    adi,rssi-wait = <1>; /* 1us */
    adi,rssi-duration = <1000>; /* 1ms */

    /* Control Outputs */
    adi,ctrl-outs-index = <0>;
    adi,ctrl-outs-enable-mask = <0xFF>;

    /* AuxADC Temp Sense Control */

    adi,temp-sense-measurement-interval-ms = <1000>;
    adi,temp-sense-offset-signed = <0xCE>;
    adi,temp-sense-periodic-measurement-enable;

    /* AuxDAC Control */

    adi,aux-dac-manual-mode-enable;

    adi,aux-dac1-default-value-mV = <0>;
    //adi,aux-dac1-active-in-rx-enable;
    //adi,aux-dac1-active-in-tx-enable;
    //adi,aux-dac1-active-in-alert-enable;
    adi,aux-dac1-rx-delay-us = <0>;
    adi,aux-dac1-tx-delay-us = <0>;

    adi,aux-dac2-default-value-mV = <0>;
    //adi,aux-dac2-active-in-rx-enable;
    //adi,aux-dac2-active-in-tx-enable;
    //adi,aux-dac2-active-in-alert-enable;
    adi,aux-dac2-rx-delay-us = <0>;
    adi,aux-dac2-tx-delay-us = <0>;

    /* Control GPIOs */
    en_agc-gpios = <&gpio0  98 0>; /* GPIO offset=54(MIO)+emio_gpio[44] */
    sync-gpios   = <&gpio0  99 0>; /* GPIO offset=54(MIO)+emio_gpio[45] */
    reset-gpios  = <&gpio0 100 0>; /* GPIO offset=54(MIO)+emio_gpio[46] */
    enable-gpios = <&gpio0 101 0>; /* GPIO offset=54(MIO)+emio_gpio[47] */
    txnrx-gpios  = <&gpio0 102 0>; /* GPIO offset=54(MIO)+emio_gpio[48] */

    /* Clock Output Setup */
    /* adi,clk-output-mode-select
     * CLKOUT CLKOUT Frequency
     * 0      Disabled
     * 1      XTALN (or DCXO) (buffered)
     * 2      ADC_CLK / 2
     * 3      ADC_CLK / 3
     * 4      ADC_CLK / 4
     * 5      ADC_CLK / 8
     * 6      ADC_CLK / 16
     * 7      ADC_CLK / 32
     * 8      ADC_CLK / 64
    */
    adi,clk-output-mode-select = <2>;
  };
};

&i2c0 {
  status = "okay";
  
  ad7291-pzsdr@20 {
    compatible = "ad7291";
    reg = <0x20>;
  };

  ad7291-carrier@2c {
    compatible = "ad7291";
    reg = <0x2c>;
  };

  eeprom@50 {
    compatible = "atmel,24c32";
    reg = <0x50>;
  };
};


