

================================================================
== Vitis HLS Report for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.065 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       80|       80|         2|          2|        100|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     66|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     86|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      86|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |add_42ns_42ns_42_1_1_U398  |add_42ns_42ns_42_1_1  |        0|   1|  0|   0|    0|
    |mul_25s_25s_50_1_1_U395    |mul_25s_25s_50_1_1    |        0|   2|  0|  26|    0|
    |sparsemux_9_2_25_1_1_U396  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U397  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0|  66|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_233_p2       |         +|   0|  0|  13|           6|           1|
    |i_22_fu_245_p2           |         +|   0|  0|  12|           4|           1|
    |k_3_fu_381_p2            |         +|   0|  0|  10|           3|           1|
    |icmp_ln71_fu_227_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln74_3_fu_386_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln74_fu_251_p2      |      icmp|   0|  0|  12|           3|           4|
    |select_ln71_5_fu_265_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_6_fu_345_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln71_fu_257_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 103|          28|          23|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load               |   9|          2|    3|          6|
    |i_fu_104                              |   9|          2|    4|          8|
    |indvar_flatten_fu_108                 |   9|          2|    6|         12|
    |k_fu_100                              |   9|          2|    3|          6|
    |temp_fu_96                            |   9|          2|   25|         50|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  86|         19|   53|        107|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |C_0_addr_reg_491       |   4|   0|    4|          0|
    |add_ln71_reg_441       |   6|   0|    6|          0|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_104               |   4|   0|    4|          0|
    |icmp_ln74_reg_446      |   1|   0|    1|          0|
    |indvar_flatten_fu_108  |   6|   0|    6|          0|
    |k_fu_100               |   3|   0|    3|          0|
    |select_ln71_5_reg_456  |   4|   0|    4|          0|
    |select_ln71_reg_451    |   3|   0|    3|          0|
    |temp_fu_96             |  25|   0|   25|          0|
    |tmp_8_reg_486          |  25|   0|   25|          0|
    |trunc_ln74_reg_481     |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  86|   0|   86|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|weights_0_address0  |  out|    4|   ap_memory|                                                           weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|                                                           weights_0|         array|
|weights_0_q0        |   in|   25|   ap_memory|                                                           weights_0|         array|
|weights_1_address0  |  out|    4|   ap_memory|                                                           weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|                                                           weights_1|         array|
|weights_1_q0        |   in|   25|   ap_memory|                                                           weights_1|         array|
|weights_2_address0  |  out|    4|   ap_memory|                                                           weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|                                                           weights_2|         array|
|weights_2_q0        |   in|   25|   ap_memory|                                                           weights_2|         array|
|weights_3_address0  |  out|    4|   ap_memory|                                                           weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|                                                           weights_3|         array|
|weights_3_q0        |   in|   25|   ap_memory|                                                           weights_3|         array|
|p_read              |   in|   25|     ap_none|                                                              p_read|        scalar|
|p_read1             |   in|   25|     ap_none|                                                             p_read1|        scalar|
|p_read2             |   in|   25|     ap_none|                                                             p_read2|        scalar|
|p_read3             |   in|   25|     ap_none|                                                             p_read3|        scalar|
|C_0_address0        |  out|    4|   ap_memory|                                                                 C_0|         array|
|C_0_ce0             |  out|    1|   ap_memory|                                                                 C_0|         array|
|C_0_we0             |  out|    1|   ap_memory|                                                                 C_0|         array|
|C_0_d0              |  out|   25|   ap_memory|                                                                 C_0|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

