$comment
	File created using the following command:
		vcd file fabrica.msim.vcd -direction
$end
$date
	Thu Feb 29 16:24:07 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fabrica_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - c~output_o $end
$var wire 1 . d~output_o $end
$var wire 1 / e~output_o $end
$var wire 1 0 a~input_o $end
$var wire 1 1 b~input_o $end
$var wire 1 2 Mux0~0_combout $end
$var wire 1 3 Mux1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
0%
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
11
12
13
$end
#1000000
