INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/lab2/lab2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module long_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/lab2/lab2.srcs/sim_1/new/tb_long_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_long_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
