
*** Running vivado
    with args -log axi_spi_top_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_spi_top_xbar_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_spi_top_xbar_0.tcl -notrace
Command: synth_design -top axi_spi_top_xbar_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 425.379 ; gain = 107.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_xbar_0' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/synth/axi_spi_top_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000111100000000000000000000000000001111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 4'b0001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 4'b0001 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (3#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (4#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (4#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' (5#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 4 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (5#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' (6#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (7#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' (7#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (7#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (8#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (8#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' (9#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' (10#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_xbar_0' (11#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/synth/axi_spi_top_xbar_0.v:59]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[31]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[30]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[29]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[28]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[27]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlock[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlock[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awcache[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 580.574 ; gain = 262.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 580.574 ; gain = 262.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 580.574 ; gain = 262.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/axi_spi_top_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/axi_spi_top_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 875.344 ; gain = 1.645
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_17_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_16_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[1]' (FDR) to 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[2]' (FDR) to 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[3] )
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_17_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 875.344 ; gain = 557.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 896.188 ; gain = 578.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |    27|
|3     |LUT3 |    13|
|4     |LUT4 |    82|
|5     |LUT5 |    16|
|6     |LUT6 |   132|
|7     |FDRE |   142|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------------+------+
|      |Instance                             |Module                                         |Cells |
+------+-------------------------------------+-----------------------------------------------+------+
|1     |top                                  |                                               |   417|
|2     |  inst                               |axi_crossbar_v2_1_17_axi_crossbar              |   417|
|3     |    \gen_sasd.crossbar_sasd_0        |axi_crossbar_v2_1_17_crossbar_sasd             |   417|
|4     |      addr_arbiter_inst              |axi_crossbar_v2_1_17_addr_arbiter_sasd         |   243|
|5     |      \gen_decerr.decerr_slave_inst  |axi_crossbar_v2_1_17_decerr_slave              |    11|
|6     |      reg_slice_r                    |axi_register_slice_v2_1_16_axic_register_slice |   145|
|7     |      splitter_ar                    |axi_crossbar_v2_1_17_splitter__parameterized0  |     4|
|8     |      splitter_aw                    |axi_crossbar_v2_1_17_splitter                  |     6|
+------+-------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 326 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 905.207 ; gain = 292.645
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 905.207 ; gain = 587.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 905.223 ; gain = 599.465
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_xbar_0_synth_1/axi_spi_top_xbar_0.dcp' has been generated.
