Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xinlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5188af5ee96c467ebe7808edb5da4bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_7Seg_testbench_behav xil_defaultlib.lab2_7Seg_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'rnd' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'D7Seg0' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.fatbitcount
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.UpdateBall
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.UpdateWall
Compiling module xil_defaultlib.Ball
Compiling module xil_defaultlib.Wall
Compiling module xil_defaultlib.State
Compiling module xil_defaultlib.CountSec
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.RingCount
Compiling module xil_defaultlib.Selector
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab2_7Seg_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_7Seg_testbench_behav
