---
title: Adc0CfgAndUse_IntegrationManual
linkTitle: Adc0CfgAndUse_IntegrationManual
weight: 2
---

<p><strong>Integration Manual</strong></p>
<p><strong>For</strong></p>
<p><strong>Adc0 Cfg And Use</strong></p>
<p><strong>VERSION:</strong> <strong>3.0</strong></p>
<p><strong>DATE:</strong> <strong>09-Jun-2016</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Software Group,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong><br />
Location:</strong> The official version of this document is stored in the Nexteer Configuration Management System.</p>
<p><strong>Revision History</strong></p>
<table>
<caption><p>: ARM Cortex R4 Memory Usage</p></caption>
<colgroup>
<col style="width: 5%" />
<col style="width: 45%" />
<col style="width: 17%" />
<col style="width: 13%" />
<col style="width: 16%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Sl. No.</strong></td>
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>Initial version</td>
<td>Selva Sengottaiyan</td>
<td>1.0</td>
<td>4-May-2015</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Updated for design rev. 2.0.0</td>
<td>Rijvi</td>
<td>2.0</td>
<td>05-Feb-2016</td>
</tr>
<tr class="even">
<td>3</td>
<td>Updated fro design rev 2.1.0</td>
<td>Avinash James</td>
<td>3.0</td>
<td>09-Jun-2016</td>
</tr>
</tbody>
</table>
<p><strong><u><br />
Table of Contents</u></strong></p>
<p>1 Abbrevations And Acronyms 4</p>
<p>2 References 5</p>
<p>3 Dependencies 6</p>
<p>3.1 SWCs 6</p>
<p>3.2 Global Functions(Non RTE) to be provided to Integration Project 6</p>
<p>4 Configuration REQUIREMeNTS 7</p>
<p>4.1 Build Time Config 7</p>
<p>4.2 Configuration Files to be provided by Integration Project 7</p>
<p>4.3 Da Vinci Parameter Configuration Changes 7</p>
<p>4.4 DaVinci Interrupt Configuration Changes 7</p>
<p>4.5 Manual Configuration Changes 7</p>
<p>5 Integration DATAFLOW REQUIREMENTS 8</p>
<p>5.1 Required Global Data Inputs 8</p>
<p>5.2 Required Global Data Outputs 8</p>
<p>5.3 Specific Include Path present 8</p>
<p>6 Runnable Scheduling 9</p>
<p>7 Memory Map REQUIREMENTS 10</p>
<p>7.1 Mapping 10</p>
<p>7.2 Usage 10</p>
<p>7.3 NvM Blocks 10</p>
<p>8 Compiler Settings 11</p>
<p>8.1 Preprocessor MACRO 11</p>
<p>8.2 Optimization Settings 11</p>
<p>1 Appendix 12</p>
<h1 id="abbrevations-and-acronyms">Abbrevations And Acronyms</h1>
<table>
<colgroup>
<col style="width: 28%" />
<col style="width: 71%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DFD</td>
<td>Design functional diagram</td>
</tr>
<tr class="even">
<td>MDD</td>
<td>Module design Document</td>
</tr>
<tr class="odd">
<td></td>
<td>&lt;ADD more to the table if applicable&gt;</td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="references">References</h1>
<p>This section lists the title &amp; version of all the documents that are referred for development of this document</p>
<table>
<colgroup>
<col style="width: 11%" />
<col style="width: 65%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Sr. No.</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;1&gt;</td>
<td>FDD – CM300A Adc0CfgAndUse</td>
<td>See synergy sub project version</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="dependencies">Dependencies</h1>
<h2 id="swcs">SWCs</h2>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 69%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Module</strong></th>
<th><strong>Required Feature</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>MotCtrlMgr</strong></td>
<td>Generated struct type declarations for the Motor Control loop / RTE interface data; macros for access of Motor Control loop data</td>
</tr>
</tbody>
</table>
<p>Note : Referencing the external components should be avoided in most cases. Only in unavoidable circumstance external components should be referred. Developer should track the references.</p>
<h2 id="global-functionsnon-rte-to-be-provided-to-integration-project">Global Functions(Non RTE) to be provided to Integration Project</h2>
<h1 id="configuration-requirements">Configuration REQUIREMeNTS</h1>
<h2 id="build-time-config">Build Time Config</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 36%" />
<col style="width: 53%" />
<col style="width: 9%" />
</colgroup>
<thead>
<tr class="header">
<th>Adc0CfgAndUsePer1 : To be called ever other motor control ISR loop and updates the start and end pointers of ADC diagnostics and scan group 1 <strong>Modules</strong></th>
<th><strong>Notes</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>None</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="configuration-files-to-be-provided-by-integration-project">Configuration Files to be provided by Integration Project</h2>
<p>Yes</p>
<h2 id="da-vinci-parameter-configuration-changes">Da Vinci Parameter Configuration Changes</h2>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Parameter</strong></th>
<th><strong>Notes</strong></th>
<th><strong>SWC</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Refer the . m file in the design</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="davinci-interrupt-configuration-changes">DaVinci Interrupt Configuration Changes</h2>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 38%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>ISR Name</strong></th>
<th><strong>VIM #</strong></th>
<th><strong>Priority Dependency</strong></th>
<th><strong>Notes</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>N/A</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="manual-configuration-changes">Manual Configuration Changes</h2>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Constant</strong></th>
<th><strong>Notes</strong></th>
<th><strong>SWC</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>N/A</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="integration-dataflow-requirements">Integration DATAFLOW REQUIREMENTS</h1>
<h2 id="required-global-data-inputs">Required Global Data Inputs</h2>
<p>Refer DataDict.m file</p>
<h2 id="required-global-data-outputs">Required Global Data Outputs</h2>
<p>Refer DataDict.m file</p>
<h2 id="specific-include-path-present">Specific Include Path present</h2>
<p>Yes</p>
<h1 id="runnable-scheduling">Runnable Scheduling </h1>
<p>This section specifies the required runnable scheduling.</p>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Init</strong></th>
<th><strong>Scheduling Requirements</strong></th>
<th><strong>Trigger</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Adc0CfgAndUseInit1</td>
<td>None</td>
<td>RTE/Init</td>
</tr>
</tbody>
</table>
<table>
<colgroup>
<col style="width: 40%" />
<col style="width: 43%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Runnable</strong></th>
<th><strong>Scheduling Requirements</strong></th>
<th><strong>Trigger</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Adc0CfgAndUsePer1</strong></td>
<td>None</td>
<td>Non RTE/2xMotor Control ISR rate</td>
</tr>
</tbody>
</table>
<h1 id="memory-map-requirements">Memory Map REQUIREMENTS</h1>
<h2 id="mapping">Mapping</h2>
<table>
<colgroup>
<col style="width: 45%" />
<col style="width: 26%" />
<col style="width: 28%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Memory Section</strong></th>
<th><strong>Contents</strong></th>
<th><strong>Notes</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>CDD_Adc0CfgAndUse_MotCtrl_START_SEC</strong></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.</p>
<h2 id="usage">Usage</h2>
<table>
<colgroup>
<col style="width: 55%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Feature</strong></th>
<th><strong>RAM</strong></th>
<th><strong>ROM</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>None</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="nvm-blocks">NvM Blocks</h2>
<p>*See DataDict.m</p>
<h2 class="unnumbered" id="section"></h2>
<h1 id="compiler-settings">Compiler Settings</h1>
<h2 id="preprocessor-macro"> Preprocessor MACRO</h2>
<p>None</p>
<h2 id="optimization-settings">Optimization Settings</h2>
<p>None</p>
<h1 id="appendix">Appendix</h1>
<p><em>None</em></p>
