# do cpu_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/aug/intelFPGA/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/cpu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/BancoRegistrador.v 
# -- Compiling module BancoRegistrador
# 
# Top level modules:
# 	BancoRegistrador
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Controle.v 
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Rom.v 
# -- Compiling module Rom
# 
# Top level modules:
# 	Rom
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Ram.v 
# -- Compiling module Ram
# 
# Top level modules:
# 	Ram
# End time: 15:45:18 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:19 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 15:45:19 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/SomadorPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:19 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/SomadorPC.v 
# -- Compiling module SomadorPC
# 
# Top level modules:
# 	SomadorPC
# End time: 15:45:19 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/Mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:19 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 15:45:19 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aug/Documents/projeto_final_cepedi {/home/aug/Documents/projeto_final_cepedi/mux_write_reg_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:19 on Nov 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aug/Documents/projeto_final_cepedi" /home/aug/Documents/projeto_final_cepedi/mux_write_reg_data.v 
# -- Compiling module mux_write_reg_data
# 
# Top level modules:
# 	mux_write_reg_data
# End time: 15:45:19 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Nov 26,2025
# vlog -reportprogress 300 -work work /home/aug/Documents/projeto_final_cepedi/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:45:26 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 15:45:35 on Nov 26,2025
# Loading work.testbench
# Loading work.cpu_top
# Loading work.Controle
# Loading work.Rom
# Loading work.mux_write_reg_data
# Loading work.BancoRegistrador
# Loading work.ALU
# Loading work.Ram
# Loading work.Mux2x1
# Loading work.SomadorPC
# Loading work.ProgramCounter
# ** Warning: (vsim-3017) /home/aug/Documents/projeto_final_cepedi/testbench.v(9): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: /home/aug/Documents/projeto_final_cepedi/cpu_top.v
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(9): [TFMPC] - Missing connection for port 'debug_alu_result'.
# ** Warning: (vsim-3722) /home/aug/Documents/projeto_final_cepedi/testbench.v(9): [TFMPC] - Missing connection for port 'debug_PC'.
add wave -position insertpoint sim:/testbench/DUT/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# === Iniciando Simulação ===
# t=0ns | PC=xx | Instr=xx | A=xx | B=xx | ALU=xx |	Zero=x | EQ=x | write_reg_data=xxxxxxxx | ram_write_data=xxxxxxxx | ram_data_out=00000000
# t=10ns | PC=00 | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000
# t=30ns | PC=01 | Instr=37 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=50ns | PC=02 | Instr=47 | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000001
# t=70ns | PC=03 | Instr=69 | A=01 | B=01 | ALU=01 |	Zero=0 | EQ=1 | write_reg_data=00001001 | ram_write_data=00000001 | ram_data_out=00000000
# t=90ns | PC=04 | Instr=10 | A=09 | B=01 | ALU=08 |	Zero=0 | EQ=0 | write_reg_data=00001000 | ram_write_data=00001000 | ram_data_out=00000000
# t=110ns | PC=05 | Instr=36 | A=08 | B=01 | ALU=09 |	Zero=0 | EQ=0 | write_reg_data=00001001 | ram_write_data=00001001 | ram_data_out=00000000
# t=130ns | PC=06 | Instr=00 | A=08 | B=01 | ALU=09 |	Zero=0 | EQ=0 | write_reg_data=00001001 | ram_write_data=00001001 | ram_data_out=00000000
# t=150ns | PC=07 | Instr=34 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00001010 | ram_write_data=00001010 | ram_data_out=00000000
# t=170ns | PC=08 | Instr=56 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00001010 | ram_write_data=00001010 | ram_data_out=00000000
# t=190ns | PC=09 | Instr=20 | A=09 | B=01 | ALU=0a |	Zero=0 | EQ=0 | write_reg_data=00000000 | ram_write_data=00001010 | ram_data_out=00000000
# t=210ns | PC=0a | Instr=40 | A=00 | B=01 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000000 | ram_write_data=00000001 | ram_data_out=00000000
# t=230ns | PC=0b | Instr=7f | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000
# t=250ns | PC=0f | Instr=ac | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000
# t=270ns | PC=0c | Instr=80 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000
# t=290ns | PC=0d | Instr=90 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000000 | ram_write_data=00000000 | ram_data_out=00000000
# t=310ns | PC=0e | Instr=61 | A=00 | B=00 | ALU=00 |	Zero=1 | EQ=1 | write_reg_data=00000001 | ram_write_data=00000000 | ram_data_out=00000000
# t=330ns | PC=0f | Instr=ac | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=350ns | PC=10 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=370ns | PC=11 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=390ns | PC=12 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=410ns | PC=13 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=430ns | PC=14 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=450ns | PC=15 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=470ns | PC=16 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=490ns | PC=17 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=510ns | PC=18 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=530ns | PC=19 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=550ns | PC=1a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=570ns | PC=1b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=590ns | PC=1c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=610ns | PC=1d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=630ns | PC=1e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=650ns | PC=1f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=670ns | PC=20 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=690ns | PC=21 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=710ns | PC=22 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=730ns | PC=23 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=750ns | PC=24 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=770ns | PC=25 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=790ns | PC=26 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=810ns | PC=27 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=830ns | PC=28 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=850ns | PC=29 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=870ns | PC=2a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=890ns | PC=2b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=910ns | PC=2c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=930ns | PC=2d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=950ns | PC=2e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=970ns | PC=2f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=990ns | PC=30 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1010ns | PC=31 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1030ns | PC=32 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1050ns | PC=33 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1070ns | PC=34 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1090ns | PC=35 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1110ns | PC=36 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1130ns | PC=37 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1150ns | PC=38 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1170ns | PC=39 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1190ns | PC=3a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1210ns | PC=3b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1230ns | PC=3c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1250ns | PC=3d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1270ns | PC=3e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1290ns | PC=3f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1310ns | PC=40 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1330ns | PC=41 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1350ns | PC=42 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1370ns | PC=43 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1390ns | PC=44 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1410ns | PC=45 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1430ns | PC=46 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1450ns | PC=47 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1470ns | PC=48 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1490ns | PC=49 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1510ns | PC=4a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1530ns | PC=4b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1550ns | PC=4c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1570ns | PC=4d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1590ns | PC=4e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1610ns | PC=4f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1630ns | PC=50 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1650ns | PC=51 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1670ns | PC=52 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1690ns | PC=53 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1710ns | PC=54 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1730ns | PC=55 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1750ns | PC=56 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1770ns | PC=57 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1790ns | PC=58 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1810ns | PC=59 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1830ns | PC=5a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1850ns | PC=5b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1870ns | PC=5c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1890ns | PC=5d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1910ns | PC=5e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1930ns | PC=5f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1950ns | PC=60 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1970ns | PC=61 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=1990ns | PC=62 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2010ns | PC=63 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2030ns | PC=64 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2050ns | PC=65 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2070ns | PC=66 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2090ns | PC=67 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2110ns | PC=68 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2130ns | PC=69 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2150ns | PC=6a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2170ns | PC=6b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2190ns | PC=6c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2210ns | PC=6d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2230ns | PC=6e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2250ns | PC=6f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2270ns | PC=70 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2290ns | PC=71 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2310ns | PC=72 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2330ns | PC=73 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2350ns | PC=74 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2370ns | PC=75 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2390ns | PC=76 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2410ns | PC=77 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2430ns | PC=78 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2450ns | PC=79 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2470ns | PC=7a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2490ns | PC=7b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2510ns | PC=7c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2530ns | PC=7d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2550ns | PC=7e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2570ns | PC=7f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2590ns | PC=80 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2610ns | PC=81 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2630ns | PC=82 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2650ns | PC=83 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2670ns | PC=84 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2690ns | PC=85 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2710ns | PC=86 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2730ns | PC=87 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2750ns | PC=88 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2770ns | PC=89 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2790ns | PC=8a | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2810ns | PC=8b | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2830ns | PC=8c | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2850ns | PC=8d | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2870ns | PC=8e | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2890ns | PC=8f | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2910ns | PC=90 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2930ns | PC=91 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2950ns | PC=92 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2970ns | PC=93 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# t=2990ns | PC=94 | Instr=xx | A=01 | B=00 | ALU=01 |	Zero=0 | EQ=0 | write_reg_data=00000001 | ram_write_data=00000001 | ram_data_out=00000000
# === Fim da Simulação ===
# ** Note: $stop    : /home/aug/Documents/projeto_final_cepedi/testbench.v(59)
#    Time: 3 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/aug/Documents/projeto_final_cepedi/testbench.v line 59
# End time: 15:47:59 on Nov 26,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 10
