# ğŸ—“ï¸ Date: 2025-08-06

## âœ… Work Done

### ğŸ“„ Research Paper Review

#### ğŸ§¾ Paper Title
**Early RTL Delay Prediction Using Neural Networks**

#### ğŸ”— Citation / DOI
[https://doi.org/10.1016/j.micpro.2022.104671](https://doi.org/10.1016/j.micpro.2022.104671)

---

#### 1. ğŸ¯ Problem Statement

âœï¸ **My Notes:**  
>   in  digital chip design flow starts with spec. which are mapped to RTL model using diff. arch. , by doing so , a h/w designer predicts and resolves time-critical parts to achieve an RTL-design that meets all constraints after synthesis. However, wrong predictions can be detected only later in the design flow, thus leading to long design iterations.
>   Traditional methods used to estimate delay early in the design process either work only for specific types of components or become very slow and inefficient when used on large circuits.

---

#### 2. ğŸ¯ Motivation

âœï¸ **My Notes:**  
>  This paper proposes a machine learning-based approach to estimate pin-to-pin delays in RTL combinational circuits. The motivation is to improve early delay prediction accuracy by combining slew and delay estimation, as they are interdependent. To train the ML model, the authors generate synthetic RTL components using a model-driven hardware generator. Ground truth values for delays and slews are obtained using open-source tools like Yosys (for logic synthesis) and OpenSTA (for static timing analysis). This allows them to build a diverse dataset and overcome challenges like data scarcity and high synthesis times in traditional methods.

---

#### 3. ğŸ› ï¸ Methodology

âœï¸ **Your Notes:**

#### 3.1. RTL Design Generation (MetaRTL HW Generator)
â€¢	Random RTL circuits are generated using MetaRTL based on:
o	Primitive component types (logic, mux, demux, branch, arithmetic)
o	Configurable bit widths, number of inputs, and connections

##### 3.2.RTL â†’ Gate-Level Netlist (Yosys)
â€¢	The Verilog RTL designs are synthesized using Yosys (open-source logic synthesis tool).
â€¢	Output: Gate-level netlist mapped to 40nm CMOS cells.

##### 3.3.Static Timing Analysis (OpenSTA)
â€¢	The synthesized netlist is analyzed with OpenSTA to extract:
o	Pin-to-pin slew (rise/fall)
o	Pin-to-pin delay (rise/fall)
â€¢	Timing arcs include:
o	Register-to-Register
o	Input-to-Output
o	Register-to-Output
o	Input-to-Register

##### 3.4. Feature Extraction & Dataset Construction
â€¢	For each pin-to-pin connection:
o	Extract features like:
ï‚§	Component type (one-hot or embedded)
ï‚§	Bit widths (input/output)
ï‚§	Number of inputs/outputs
ï‚§	Fanout (input/output connections)
ï‚§	Slew-in
ï‚§	Pin index
o	Extract labels (targets):
ï‚§	Slew out (rise/fall)
ï‚§	Delay (rise/fall)
â€¢	Create two datasets:
o	DS-I: Logic & MUX only
o	DS-II: All 37 primitives (logic + mux + arithmetic + branch)

##### 3.5. Model Training (MLP / TabMLP)
â€¢	Two architectures:
o	MLP: Uses one-hot encoded component type
o	TabMLP: Uses embedded component type + numeric features
â€¢	Objective: Multi-output regression for:
o	Slew rise
o	Slew fall
o	Delay rise
o	Delay fall
â€¢	Use TPE for hyperparameter tuning

##### 3.6. Slew Propagation Algorithm
â€¢	For components not connected to primary inputs:
o	Use predicted output slew of previous gate as input slew
â€¢	Predict sequentially from input gates to deeper logic
â€¢	Slew propagation affects delay prediction accuracy

##### 3.7. Model Evaluation
â€¢	Evaluate on 4-bit adders (BKA, KSA, SKA)
â€¢	Metrics used:
o	RÂ² score
o	MAE, MSE
â€¢	Compare predictions with OpenSTA results
â€¢	Test generalization to unknown input slew values

##### 3.8. Runtime Benchmark
â€¢	Compare runtime of NN models vs. full Yosys + OpenSTA flow
â€¢	ML models are ~8.4Ã— faster than synthesis + STA tools
---

#### 6. ğŸ“‰ Limitations

- What are the weaknesses in the paper?
  - Limited dataset?
  - No sequential logic support?
  - Poor generalization to large designs?

âœï¸ **Your Notes:**  
>

---

#### 7. ğŸ’¡ Key Takeaways

- Summarize the main contributions in your own words
- List any new concepts or methods you learned

âœï¸ **Your Notes:**  
>

---

#### 8. ğŸ” Questions and Confusions

- What parts didnâ€™t you understand fully?
- What would you ask the authors?

âœï¸ **Your Notes:**  
>

---

#### 9. ğŸ’­ Your Ideas & Extensions

- How could this work be improved?
- Can you think of a new feature or model?
- Can this be extended to power or area?

âœï¸ **Your Notes:**  
>

---

#### 10. ğŸ§  Relevance to My Work

- How does this relate to your Early RTL Delay Prediction repo?
- Can you apply any part of it?
- What skills do you need to replicate/extend it?

âœï¸ **Your Notes:**  
>

---

### â— Issues Faced


### ğŸ“ Learnings


### ğŸ”œ Next Steps


