{"Source Block": ["hdl/library/axi_dmac/address_generator.v@99:116@HdlStmProcess", "    else if (~addr_valid)\n      enabled <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (addr_valid == 1'b0) begin\n    if (eot == 1'b1)\n      length <= last_burst_len;\n    else\n      length <= MAX_BEATS_PER_BURST - 1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    last <= 1'b0;\n  end else if (addr_valid == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@108:124", "    else\n      length <= MAX_BEATS_PER_BURST - 1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    last <= 1'b0;\n  end else if (addr_valid == 1'b0) begin\n    last <= eot;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    address <= 'h00;\n    last_burst_len <= 'h00;\n"], ["hdl/library/axi_dmac/address_generator.v@88:107", "reg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    enabled <= 1'b0;\n  end else begin\n    if (enable)\n      enabled <= 1'b1;\n    else if (~addr_valid)\n      enabled <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (addr_valid == 1'b0) begin\n    if (eot == 1'b1)\n      length <= last_burst_len;\n"]], "Diff Content": {"Delete": [[109, "      length <= MAX_BEATS_PER_BURST - 1;\n"]], "Add": [[109, "      length <= MAX_LENGTH;\n"]]}}