** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=6e-6 W=19e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=31e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=6e-6 W=88e-6
mDiodeTransistorNmos4 FirstStageYout1 FirstStageYout1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=6e-6 W=182e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=14e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=26e-6
mNormalTransistorNmos7 outFirstStage FirstStageYout1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=6e-6 W=182e-6
mNormalTransistorNmos8 out outFirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=188e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=438e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=220e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=6e-6 W=88e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=101e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=101e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=6e-6 W=223e-6
mNormalTransistorPmos15 outFirstStage outInputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=118e-6
mNormalTransistorPmos16 out outInputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=563e-6
mNormalTransistorPmos17 FirstStageYout1 outInputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=118e-6
mNormalTransistorPmos18 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=17e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=17e-6
mNormalTransistorPmos20 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=463e-6
Capacitor1 outFirstStage out 2.30001e-12
Capacitor2 out sourceNmos 10e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_3

** Expected Performance Values: 
** Gain: 131 dB
** Power consumption: 14.2671 mW
** Area: 11952 (mu_m)^2
** Transit frequency: 27.5991 MHz
** Transit frequency with error factor: 27.599 MHz
** Slew rate: 26.8069 V/mu_s
** Phase margin: 61.3065Â°
** CMRR: 146 dB
** VoutMax: 3.38001 V
** VoutMin: 0.560001 V
** VcmMax: 4.85001 V
** VcmMin: 1.28001 V


** Expected Currents: 
** NormalTransistorNmos: 142.147 muA
** NormalTransistorPmos: -57.7749 muA
** NormalTransistorPmos: -93.1699 muA
** NormalTransistorPmos: -57.7749 muA
** NormalTransistorPmos: -93.1699 muA
** DiodeTransistorNmos: 57.7741 muA
** DiodeTransistorNmos: 57.7731 muA
** NormalTransistorNmos: 57.7741 muA
** NormalTransistorNmos: 57.7731 muA
** NormalTransistorNmos: 70.7891 muA
** NormalTransistorNmos: 70.7881 muA
** NormalTransistorNmos: 35.3941 muA
** NormalTransistorNmos: 35.3941 muA
** NormalTransistorNmos: 2514.96 muA
** NormalTransistorPmos: -2514.95 muA
** NormalTransistorPmos: -2514.95 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -142.146 muA
** DiodeTransistorPmos: -142.147 muA


** Expected Voltages: 
** ibias: 1.15401  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.970001  V
** outInputVoltageBiasXXpXX1: 2.56801  V
** outSourceVoltageBiasXXnXX1: 0.556001  V
** outSourceVoltageBiasXXpXX1: 3.88201  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.599001  V
** innerTransistorStack1Load2: 0.620001  V
** innerTransistorStack2Load2: 0.620001  V
** out1: 1.17501  V
** sourceGCC1: 3.29701  V
** sourceGCC2: 3.29701  V
** sourceTransconductance: 1.92401  V
** innerStageBias: 3.63001  V


.END