Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: yuv_to_rgb_conversion.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "yuv_to_rgb_conversion.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "yuv_to_rgb_conversion"
Output Format                      : NGC
Target Device                      : xc3s4000-4-fg676

---- Source Options
Top Module Name                    : yuv_to_rgb_conversion
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/hdl/register_8_bit.v" in library work
Compiling verilog file "../../src/hdl/register_16_bit.v" in library work
Module <register_8_bit> compiled
Compiling verilog file "../../src/hdl/counter_18bit.v" in library work
Module <register_16_bit> compiled
Compiling verilog file "../../src/hdl/yuv_to_rgb_datapath.v" in library work
Module <counter_18bit> compiled
Compiling verilog file "../../src/hdl/yuv_to_rgb_controller.v" in library work
Module <yuv_to_rgb_datapath> compiled
Compiling verilog file "../../src/hdl/yuv_to_rgb_conversion.v" in library work
Module <yuv_to_rgb_controller> compiled
Module <yuv_to_rgb_conversion> compiled
No errors in compilation
Analysis of file <"yuv_to_rgb_conversion.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <yuv_to_rgb_conversion> in library <work> with parameters.
	ADDR_ORDER_PIXEL = "00000000000000011100001000000000"
	ADDR_REORDER_PIXEL = "00000000000000000000000000000000"
	AW = "00000000000000000000000000010010"
	DW = "00000000000000000000000000010000"
	H = "00000000000000000000000011110000"
	W = "00000000000000000000000101000000"

Analyzing hierarchy for module <yuv_to_rgb_datapath> in library <work>.

Analyzing hierarchy for module <yuv_to_rgb_controller> in library <work> with parameters.
	CALC_B = "0111"
	CALC_B2 = "1010"
	CALC_G = "0110"
	CALC_G2 = "1001"
	CALC_R = "0101"
	CALC_R2 = "1000"
	DONE = "1100"
	IDLE = "0000"
	LOAD_U = "0011"
	LOAD_V = "0100"
	LOAD_Y = "0010"
	START = "0001"
	WRITE_BG = "1011"

Analyzing hierarchy for module <counter_18bit> in library <work>.

Analyzing hierarchy for module <register_16_bit> in library <work>.

Analyzing hierarchy for module <register_8_bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <yuv_to_rgb_conversion>.
	ADDR_ORDER_PIXEL = 32'sb00000000000000011100001000000000
	ADDR_REORDER_PIXEL = 32'sb00000000000000000000000000000000
	AW = 32'sb00000000000000000000000000010010
	DW = 32'sb00000000000000000000000000010000
	H = 32'sb00000000000000000000000011110000
	W = 32'sb00000000000000000000000101000000
Module <yuv_to_rgb_conversion> is correct for synthesis.
 
Analyzing module <yuv_to_rgb_datapath> in library <work>.
Module <yuv_to_rgb_datapath> is correct for synthesis.
 
Analyzing module <counter_18bit> in library <work>.
Module <counter_18bit> is correct for synthesis.
 
Analyzing module <register_16_bit> in library <work>.
Module <register_16_bit> is correct for synthesis.
 
Analyzing module <register_8_bit> in library <work>.
Module <register_8_bit> is correct for synthesis.
 
Analyzing module <yuv_to_rgb_controller> in library <work>.
	CALC_B = 4'b0111
	CALC_B2 = 4'b1010
	CALC_G = 4'b0110
	CALC_G2 = 4'b1001
	CALC_R = 4'b0101
	CALC_R2 = 4'b1000
	DONE = 4'b1100
	IDLE = 4'b0000
	LOAD_U = 4'b0011
	LOAD_V = 4'b0100
	LOAD_Y = 4'b0010
	START = 4'b0001
	WRITE_BG = 4'b1011
Module <yuv_to_rgb_controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <yuv_to_rgb_controller>.
    Related source file is "../../src/hdl/yuv_to_rgb_controller.v".
WARNING:Xst:2474 - Clock and clock enable of register <ps> are driven by the same logic. The clock enable is removed.
    Using one-hot encoding for signal <ps>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ps> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ps> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 13-bit register for signal <ps>.
Unit <yuv_to_rgb_controller> synthesized.


Synthesizing Unit <counter_18bit>.
    Related source file is "../../src/hdl/counter_18bit.v".
    Found 18-bit register for signal <r_addr>.
    Found 1-bit register for signal <count_done>.
    Found 18-bit comparator equal for signal <count_done$cmp_eq0000> created at line 19.
    Found 18-bit adder for signal <r_addr$addsub0000> created at line 22.
    Found 18-bit comparator not equal for signal <r_addr$cmp_ne0000> created at line 19.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <counter_18bit> synthesized.


Synthesizing Unit <register_16_bit>.
    Related source file is "../../src/hdl/register_16_bit.v".
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_16_bit> synthesized.


Synthesizing Unit <register_8_bit>.
    Related source file is "../../src/hdl/register_8_bit.v".
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_8_bit> synthesized.


Synthesizing Unit <yuv_to_rgb_datapath>.
    Related source file is "../../src/hdl/yuv_to_rgb_datapath.v".
WARNING:Xst:646 - Signal <to_div<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <filter<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divBig<25:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../../src/hdl/yuv_to_rgb_datapath.v" line 46: The result of a 26x18-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../src/hdl/yuv_to_rgb_datapath.v" line 47: The result of a 26x18-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../src/hdl/yuv_to_rgb_datapath.v" line 48: The result of a 26x18-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 18-bit adder for signal <r_addr>.
    Found 10-bit comparator greater for signal <filter$cmp_gt0000> created at line 59.
    Found 26-bit adder for signal <to_div>.
    Found 26-bit adder for signal <to_div$addsub0000> created at line 51.
    Found 10-bit subtractor for signal <u_min$sub0000> created at line 42.
    Found 26x18-bit multiplier for signal <u_num$mult0001> created at line 47.
    Found 10-bit subtractor for signal <v_min$sub0000> created at line 43.
    Found 26x18-bit multiplier for signal <v_num$mult0001> created at line 48.
    Found 10-bit subtractor for signal <y_min$sub0000> created at line 41.
    Found 26x18-bit multiplier for signal <y_num$mult0001> created at line 46.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   1 Comparator(s).
Unit <yuv_to_rgb_datapath> synthesized.


Synthesizing Unit <yuv_to_rgb_conversion>.
    Related source file is "../../src/hdl/yuv_to_rgb_conversion.v".
WARNING:Xst:646 - Signal <rd_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <yuv_to_rgb_conversion> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 26x18-bit multiplier                                  : 3
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 3
 18-bit adder                                          : 3
 26-bit adder                                          : 2
# Registers                                            : 11
 1-bit register                                        : 2
 13-bit register                                       : 1
 16-bit register                                       : 3
 18-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 18-bit comparator equal                               : 2
 18-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 10x18-bit multiplier                                  : 2
 26x18-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 3
 18-bit adder                                          : 3
 25-bit adder                                          : 2
# Registers                                            : 123
 Flip-Flops                                            : 123
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 18-bit comparator equal                               : 2
 18-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <yuv_to_rgb_conversion> ...

Optimizing unit <counter_18bit> ...

Optimizing unit <register_16_bit> ...

Optimizing unit <register_8_bit> ...

Optimizing unit <yuv_to_rgb_controller> ...

Optimizing unit <yuv_to_rgb_datapath> ...
WARNING:Xst:2677 - Node <count_done> of sequential type is unconnected in block <read_counter>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block yuv_to_rgb_conversion, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : yuv_to_rgb_conversion.ngr
Top Level Output File Name         : yuv_to_rgb_conversion
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 73

Cell Usage :
# BELS                             : 427
#      GND                         : 3
#      INV                         : 3
#      LUT1                        : 35
#      LUT2                        : 70
#      LUT2_L                      : 1
#      LUT3                        : 84
#      LUT3_L                      : 1
#      LUT4                        : 22
#      LUT4_L                      : 2
#      MUXCY                       : 108
#      MUXF5                       : 16
#      VCC                         : 3
#      XORCY                       : 79
# FlipFlops/Latches                : 122
#      FDC                         : 12
#      FDE                         : 108
#      FDP                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 18
#      OBUF                        : 54
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s4000fg676-4 

 Number of Slices:                      170  out of  27648     0%  
 Number of Slice Flip Flops:            122  out of  55296     0%  
 Number of 4 input LUTs:                218  out of  55296     0%  
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    489    14%  
 Number of MULT18X18s:                    3  out of     96     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 122   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.343ns (Maximum Frequency: 54.517MHz)
   Minimum input arrival time before clock: 4.696ns
   Maximum output required time after clock: 11.704ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.343ns (frequency: 54.517MHz)
  Total number of paths / destination ports: 4555952 / 182
-------------------------------------------------------------------------
Delay:               18.343ns (Levels of Logic = 12)
  Source:            c/ps_7 (FF)
  Destination:       dp/b_reg/data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c/ps_7 to dp/b_reg/data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  ps_7 (ps_7)
     LUT3:I0->O           25   0.551   1.839  selPixel1 (selPixel)
     end scope: 'c'
     begin scope: 'dp'
     LUT4:I3->O           10   0.551   1.134  y_min<8>1 (y_min<8>)
     MULT18X18:A8->P22     1   4.214   1.140  Mmult_y_num_mult0001 (y_num<22>)
     LUT2:I0->O            1   0.551   0.000  Madd_to_div_addsub0000_Madd_lut<22> (Madd_to_div_addsub0000_Madd_lut<22>)
     MUXCY:S->O            1   0.500   0.000  Madd_to_div_addsub0000_Madd_cy<22> (Madd_to_div_addsub0000_Madd_cy<22>)
     XORCY:CI->O           1   0.904   0.996  Madd_to_div_addsub0000_Madd_xor<23> (to_div_addsub0000<23>)
     LUT2:I1->O            1   0.551   0.000  Madd_to_div_Madd_lut<23> (Madd_to_div_Madd_lut<23>)
     MUXCY:S->O            0   0.500   0.000  Madd_to_div_Madd_cy<23> (Madd_to_div_Madd_cy<23>)
     XORCY:CI->O           8   0.904   1.278  Madd_to_div_Madd_xor<24> (to_div<24>)
     LUT2:I1->O            3   0.551   0.000  filter<7>1 (filter<7>)
     begin scope: 'b_reg'
     FDE:D                     0.203          data_out_7
    ----------------------------------------
    Total                     18.343ns (10.700ns logic, 7.643ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 87 / 87
-------------------------------------------------------------------------
Offset:              4.696ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dp/read_counter/r_addr_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to dp/read_counter/r_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.821   1.305  reset_IBUF (reset_IBUF)
     begin scope: 'dp'
     begin scope: 'read_counter'
     LUT3:I2->O           18   0.551   1.417  r_addr_not00011 (r_addr_not0001)
     FDE:CE                    0.602          r_addr_0
    ----------------------------------------
    Total                      4.696ns (1.974ns logic, 2.722ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 255 / 54
-------------------------------------------------------------------------
Offset:              11.704ns (Levels of Logic = 13)
  Source:            c/ps_3 (FF)
  Destination:       raddr<17> (PAD)
  Source Clock:      clk rising

  Data Path: c/ps_3 to raddr<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.720   2.136  ps_3 (ps_3)
     end scope: 'c'
     begin scope: 'dp'
     LUT3:I0->O            1   0.551   0.000  Madd_r_addr_lut<9> (Madd_r_addr_lut<9>)
     MUXCY:S->O            1   0.500   0.000  Madd_r_addr_cy<9> (Madd_r_addr_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<10> (Madd_r_addr_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<11> (Madd_r_addr_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<12> (Madd_r_addr_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<13> (Madd_r_addr_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<14> (Madd_r_addr_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_r_addr_cy<15> (Madd_r_addr_cy<15>)
     MUXCY:CI->O           0   0.064   0.000  Madd_r_addr_cy<16> (Madd_r_addr_cy<16>)
     XORCY:CI->O           1   0.904   0.801  Madd_r_addr_xor<17> (r_addr<17>)
     end scope: 'dp'
     OBUF:I->O                 5.644          raddr_17_OBUF (raddr<17>)
    ----------------------------------------
    Total                     11.704ns (8.767ns logic, 2.937ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.84 secs
 
--> 

Total memory usage is 290960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

