/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(celloutsig_0_0z[4] ? celloutsig_0_0z[3] : in_data[89]);
  assign celloutsig_1_12z = celloutsig_1_11z | celloutsig_1_6z[13];
  assign celloutsig_1_8z = { celloutsig_1_6z[8], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z } & { in_data[103], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_10z[3], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_12z } / { 1'h1, celloutsig_1_18z[7:2], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_1_1z = { in_data[133:128], celloutsig_1_0z } == in_data[115:109];
  assign celloutsig_1_2z = { in_data[158], celloutsig_1_0z } === { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z } <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_10z[7:1], celloutsig_1_12z, celloutsig_1_2z } <= celloutsig_1_8z[15:7];
  assign celloutsig_1_4z = { in_data[137:113], celloutsig_1_3z } || { in_data[121:98], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_15z = in_data[150:141] < celloutsig_1_14z[10:1];
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[176:173] : { in_data[106], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[91] ? in_data[60:57] : { in_data[52:50], celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[188:183] !== { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_4z } !== { celloutsig_1_8z[12], celloutsig_1_10z };
  assign celloutsig_1_0z = | in_data[146:141];
  assign celloutsig_1_6z = in_data[155:142] << in_data[144:131];
  assign celloutsig_1_18z = { in_data[165:161], celloutsig_1_0z, celloutsig_1_3z } << celloutsig_1_9z[10:1];
  assign celloutsig_1_10z = celloutsig_1_8z[16:8] >> { in_data[124:117], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_9z[13:1], celloutsig_1_13z } >> celloutsig_1_8z[17:4];
  assign celloutsig_1_16z = celloutsig_1_3z >> celloutsig_1_14z[12:9];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_0z } <<< { in_data[128:120], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[85:81] - in_data[81:77];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { in_data[85:83], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z[2:0];
  assign { out_data[137:128], out_data[105:96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
