// Seed: 3508121554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output tri1 id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_5;
  assign id_4#(
      .id_6(1),
      .id_5({-1{1}})
  ) = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_8,
      id_4,
      id_5,
      id_8,
      id_5,
      id_8
  );
endmodule
