INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFF' [/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv:23]
INFO: [VRFC 10-311] analyzing module bit_add_sub
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bit_add_sub' [/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_add_sub.sv:23]
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
