0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sim_1/new/16bit_extend_sim.v,1591831818,verilog,,,,bit16_extend_sim,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sim_1/new/ALU_sim.v,1593161196,verilog,,,,ALU_sim,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sim_1/new/mycpu_tb.v,1592743197,verilog,,,,mycpu_tb,,,../../../../Multi_cycle_cpu.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1593060926,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../Multi_cycle_cpu.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v,1593143356,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v,,cpuclk;cpuclk_cpuclk_clk_wiz,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v,1593143421,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v,,prgrom;prgrom_bindec;prgrom_blk_mem_gen_generic_cstr;prgrom_blk_mem_gen_mux;prgrom_blk_mem_gen_prim_width;prgrom_blk_mem_gen_prim_width__parameterized0;prgrom_blk_mem_gen_prim_width__parameterized1;prgrom_blk_mem_gen_prim_width__parameterized10;prgrom_blk_mem_gen_prim_width__parameterized11;prgrom_blk_mem_gen_prim_width__parameterized12;prgrom_blk_mem_gen_prim_width__parameterized13;prgrom_blk_mem_gen_prim_width__parameterized2;prgrom_blk_mem_gen_prim_width__parameterized3;prgrom_blk_mem_gen_prim_width__parameterized4;prgrom_blk_mem_gen_prim_width__parameterized5;prgrom_blk_mem_gen_prim_width__parameterized6;prgrom_blk_mem_gen_prim_width__parameterized7;prgrom_blk_mem_gen_prim_width__parameterized8;prgrom_blk_mem_gen_prim_width__parameterized9;prgrom_blk_mem_gen_prim_wrapper_init;prgrom_blk_mem_gen_prim_wrapper_init__parameterized0;prgrom_blk_mem_gen_prim_wrapper_init__parameterized1;prgrom_blk_mem_gen_prim_wrapper_init__parameterized10;prgrom_blk_mem_gen_prim_wrapper_init__parameterized11;prgrom_blk_mem_gen_prim_wrapper_init__parameterized12;prgrom_blk_mem_gen_prim_wrapper_init__parameterized13;prgrom_blk_mem_gen_prim_wrapper_init__parameterized2;prgrom_blk_mem_gen_prim_wrapper_init__parameterized3;prgrom_blk_mem_gen_prim_wrapper_init__parameterized4;prgrom_blk_mem_gen_prim_wrapper_init__parameterized5;prgrom_blk_mem_gen_prim_wrapper_init__parameterized6;prgrom_blk_mem_gen_prim_wrapper_init__parameterized7;prgrom_blk_mem_gen_prim_wrapper_init__parameterized8;prgrom_blk_mem_gen_prim_wrapper_init__parameterized9;prgrom_blk_mem_gen_top;prgrom_blk_mem_gen_v8_4_2;prgrom_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/ram/ram_sim_netlist.v,1593143413,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v,,glbl;ram;ram_bindec;ram_blk_mem_gen_generic_cstr;ram_blk_mem_gen_mux;ram_blk_mem_gen_prim_width;ram_blk_mem_gen_prim_width__parameterized0;ram_blk_mem_gen_prim_width__parameterized1;ram_blk_mem_gen_prim_width__parameterized10;ram_blk_mem_gen_prim_width__parameterized11;ram_blk_mem_gen_prim_width__parameterized12;ram_blk_mem_gen_prim_width__parameterized13;ram_blk_mem_gen_prim_width__parameterized2;ram_blk_mem_gen_prim_width__parameterized3;ram_blk_mem_gen_prim_width__parameterized4;ram_blk_mem_gen_prim_width__parameterized5;ram_blk_mem_gen_prim_width__parameterized6;ram_blk_mem_gen_prim_width__parameterized7;ram_blk_mem_gen_prim_width__parameterized8;ram_blk_mem_gen_prim_width__parameterized9;ram_blk_mem_gen_prim_wrapper_init;ram_blk_mem_gen_prim_wrapper_init__parameterized0;ram_blk_mem_gen_prim_wrapper_init__parameterized1;ram_blk_mem_gen_prim_wrapper_init__parameterized10;ram_blk_mem_gen_prim_wrapper_init__parameterized11;ram_blk_mem_gen_prim_wrapper_init__parameterized12;ram_blk_mem_gen_prim_wrapper_init__parameterized13;ram_blk_mem_gen_prim_wrapper_init__parameterized2;ram_blk_mem_gen_prim_wrapper_init__parameterized3;ram_blk_mem_gen_prim_wrapper_init__parameterized4;ram_blk_mem_gen_prim_wrapper_init__parameterized5;ram_blk_mem_gen_prim_wrapper_init__parameterized6;ram_blk_mem_gen_prim_wrapper_init__parameterized7;ram_blk_mem_gen_prim_wrapper_init__parameterized8;ram_blk_mem_gen_prim_wrapper_init__parameterized9;ram_blk_mem_gen_top;ram_blk_mem_gen_v8_4_2;ram_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v,1593084014,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/para.v,ALU_mux,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v,1593162208,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/cpuclk.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/para.v,control32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/cpuclk.v,1592362641,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/dmemory32.v,,cpuclk0,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/dmemory32.v,1592005963,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v,,dmemory32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v,1593083005,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/extend.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/para.v,executs32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/extend.v,1593083691,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v,,extend,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v,1593083941,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v,,NPC,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v,1593082738,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/minisys.v,,ifetc32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/minisys.v,1593093075,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v,,minisys,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/para.v,1593011939,verilog,,,,,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v,1593008577,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/regfile.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/para.v,reg_mux,,,../../../../Multi_cycle_cpu.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/regfile.v,1592744815,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sim_1/new/mycpu_tb.v,,regfile,,,../../../../Multi_cycle_cpu.srcs/sources_1/ip/cpuclk,,,,,
