/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [12:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [19:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire [14:0] celloutsig_0_39z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_4z;
  assign celloutsig_0_4z = ~((celloutsig_0_2z[0] | celloutsig_0_2z[4]) & _00_);
  reg [2:0] _04_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 3'h0;
    else _04_ <= in_data[38:36];
  assign { _01_[2:1], _00_ } = _04_;
  assign celloutsig_0_0z = in_data[15:4] == in_data[73:62];
  assign celloutsig_1_3z = { in_data[135], celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[19:11], celloutsig_0_4z } == { celloutsig_0_1z[12:5], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_2z = ! in_data[177:165];
  assign celloutsig_1_6z = ! { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_17z = ! celloutsig_0_9z[5:1];
  assign celloutsig_1_4z = { in_data[158:155], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } < in_data[154:146];
  assign celloutsig_0_8z = { in_data[90:87], celloutsig_0_0z } < celloutsig_0_1z[7:3];
  assign celloutsig_1_0z = in_data[154] & ~(in_data[120]);
  assign celloutsig_1_1z = in_data[124] & ~(in_data[107]);
  assign celloutsig_0_11z = celloutsig_0_4z & ~(celloutsig_0_1z[5]);
  assign celloutsig_1_8z = { celloutsig_1_7z[5:1], celloutsig_1_1z } % { 1'h1, in_data[166], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_9z[8:7], celloutsig_1_8z } % { 1'h1, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_9z[11:1] % { 1'h1, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, _01_[2:1], _00_ };
  assign celloutsig_0_26z = { celloutsig_0_21z[3:2], celloutsig_0_17z } % { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_5z = in_data[47:37] % { 1'h1, celloutsig_0_1z[0], _01_[2:1], _00_, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_6z[7:4] % { 1'h1, in_data[34:32] };
  assign celloutsig_0_39z = { in_data[55:42], celloutsig_0_8z } * celloutsig_0_25z[16:2];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, _01_[2:1], _00_, celloutsig_0_4z } * { in_data[13:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_14z[7:6], celloutsig_0_13z, celloutsig_0_10z } | { celloutsig_0_12z[7:3], celloutsig_0_21z };
  assign celloutsig_0_38z = | { celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_1_10z = { in_data[189], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } << { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { _01_[2:1], _00_, celloutsig_0_0z } << celloutsig_0_6z[8:5];
  assign celloutsig_0_25z = { celloutsig_0_18z[10:6], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_0z } << { in_data[28:20], celloutsig_0_15z };
  assign celloutsig_1_7z = { in_data[179:175], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } >> { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_12z = in_data[77:70] >> { celloutsig_0_5z[7], _01_[2:1], _00_, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_1z[8:7], celloutsig_0_7z } <<< { celloutsig_0_5z[5:4], celloutsig_0_0z, _01_[2:1], _00_ };
  assign celloutsig_0_2z = celloutsig_0_1z[14:10] <<< celloutsig_0_1z[16:12];
  assign celloutsig_0_31z = { celloutsig_0_6z[9:3], celloutsig_0_26z } <<< { celloutsig_0_18z[11:3], celloutsig_0_4z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } >>> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_7z } >>> { in_data[107:99], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_18z[7], celloutsig_1_0z, celloutsig_1_2z } >>> { celloutsig_1_9z[3:2], celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_1z[18:4] - { celloutsig_0_1z[6:3], celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[42:24], celloutsig_0_0z } ~^ in_data[40:21];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_14z = { celloutsig_0_7z[1], celloutsig_0_7z, _01_[2:1], _00_, celloutsig_0_11z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_18z = 13'h0000;
    else if (!clkin_data[96]) celloutsig_0_18z = { celloutsig_0_5z[9:7], celloutsig_0_14z };
  assign _01_[0] = _00_;
  assign { out_data[135:128], out_data[98:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
