{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "swizzle.v:1.1-8.10"
      },
      "ports": {
        "signal_0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "signal_1": {
          "direction": "output",
          "bits": [ 29, 30, 31, 32, "1", "1", "1", "1", 10, 11, 12, 13, 14, 15, 16, 17, 18, "0", "0", "0", "0", "1", "1", "1", "1", 2, 3, 4, 5, 6, 7, 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "signal_0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "swizzle.v:2.15-2.23"
          }
        },
        "signal_1": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, "1", "1", "1", "1", 10, 11, 12, 13, 14, 15, 16, 17, 18, "0", "0", "0", "0", "1", "1", "1", "1", 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "swizzle.v:3.20-3.28"
          }
        }
      }
    }
  }
}
