

================================================================
== Vivado HLS Report for 'Conv1DBuffer_new_2'
================================================================
* Date:           Wed Apr 26 21:02:34 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.266|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12295|  12295|  12295|  12295|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      3|      3|         2|          1|          1|      3|    yes   |
        |- Loop 2  |  12288|  12288|         2|          1|          1|  12288|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str466, i32 0, i32 0, [1 x i8]* @p_str467, [1 x i8]* @p_str468, [1 x i8]* @p_str469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str470, [1 x i8]* @p_str471)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str445, i32 0, i32 0, [1 x i8]* @p_str446, [1 x i8]* @p_str447, [1 x i8]* @p_str448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str449, [1 x i8]* @p_str450)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputBuf_0_V = alloca [3 x i8], align 1" [S1/conv1d.h:222]   --->   Operation 10 'alloca' 'inputBuf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "br label %.preheader89" [S1/conv1d.h:226]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ptr_simd = phi i2 [ %ptr_simd_3, %0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 12 'phi' 'ptr_simd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.89ns)   --->   "%tmp = icmp eq i2 %ptr_simd, -1" [S1/conv1d.h:226]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.27ns)   --->   "%ptr_simd_3 = add i2 %ptr_simd, 1" [S1/conv1d.h:226]   --->   Operation 15 'add' 'ptr_simd_3' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader86.preheader, label %0" [S1/conv1d.h:226]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.15>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2279)" [S1/conv1d.h:226]   --->   Operation 17 'specregionbegin' 'tmp_176' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:227]   --->   Operation 18 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i2 %ptr_simd to i64" [S1/conv1d.h:229]   --->   Operation 19 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:229]   --->   Operation 20 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr = getelementptr [3 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_s" [S1/conv1d.h:229]   --->   Operation 21 'getelementptr' 'inputBuf_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.75ns)   --->   "store i8 %tmp_V, i8* %inputBuf_0_V_addr, align 1" [S1/conv1d.h:229]   --->   Operation 22 'store' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2279, i32 %tmp_176)" [S1/conv1d.h:230]   --->   Operation 23 'specregionend' 'empty_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.preheader89" [S1/conv1d.h:226]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.30>
ST_4 : Operation 25 [1/1] (1.30ns)   --->   "br label %.preheader86" [S1/conv1d.h:245]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.30>

State 5 <SV = 3> <Delay = 6.26>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i14 [ %indvar_flatten_next1, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 26 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%op1_assign = phi i10 [ %op1_assign_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S1/conv1d.h:234]   --->   Operation 27 'phi' 'op1_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ %indvar_flatten_next, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%nm = phi i4 [ %nm_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S1/conv1d.h:236]   --->   Operation 29 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ptr_simd4 = phi i2 [ %ptr_simd_4, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 30 'phi' 'ptr_simd4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.44ns)   --->   "%tmp_138 = icmp ult i10 %op1_assign, 511" [S1/conv1d.h:245]   --->   Operation 31 'icmp' 'tmp_138' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.09ns)   --->   "%tmp_140 = icmp eq i4 %nm, 7" [S1/conv1d.h:245]   --->   Operation 32 'icmp' 'tmp_140' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.80ns)   --->   "%or_cond = and i1 %tmp_138, %tmp_140" [S1/conv1d.h:245]   --->   Operation 33 'and' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten3, -4096"   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.71ns)   --->   "%indvar_flatten_next1 = add i14 %indvar_flatten3, 1"   --->   Operation 35 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %_ZcmILi2ELb0EE11ap_int_baseIXplT_Li32EELb0EXleplT_Li32ELi64EEEjRKS0_IXT_EXT0_EXleT_Li64EEE.exit"   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.70ns)   --->   "%ofm_iter = add i10 %op1_assign, 1" [S1/conv1d.h:234]   --->   Operation 37 'add' 'ofm_iter' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.18ns)   --->   "%exitcond_flatten3 = icmp eq i6 %indvar_flatten, 24"   --->   Operation 38 'icmp' 'exitcond_flatten3' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.83ns)   --->   "%nm_mid = select i1 %exitcond_flatten3, i4 0, i4 %nm" [S1/conv1d.h:236]   --->   Operation 39 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.44ns)   --->   "%tmp_138_mid1 = icmp ult i10 %ofm_iter, 511" [S1/conv1d.h:245]   --->   Operation 40 'icmp' 'tmp_138_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid1)   --->   "%tmp_138_mid2 = select i1 %exitcond_flatten3, i1 %tmp_138_mid1, i1 %tmp_138" [S1/conv1d.h:245]   --->   Operation 41 'select' 'tmp_138_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten3, true" [S1/conv1d.h:245]   --->   Operation 42 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid = and i1 %or_cond, %not_exitcond_flatten" [S1/conv1d.h:245]   --->   Operation 43 'and' 'or_cond_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.89ns)   --->   "%tmp_368 = icmp eq i2 %ptr_simd4, -1" [S1/conv1d.h:236]   --->   Operation 44 'icmp' 'tmp_368' <Predicate = (!exitcond_flatten)> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.80ns)   --->   "%tmp_141_mid = and i1 %tmp_368, %not_exitcond_flatten" [S1/conv1d.h:236]   --->   Operation 45 'and' 'tmp_141_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.99ns)   --->   "%op1_assign_mid2 = select i1 %exitcond_flatten3, i10 %ofm_iter, i10 %op1_assign" [S1/conv1d.h:234]   --->   Operation 46 'select' 'op1_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.52ns)   --->   "%nm_5 = add i4 %nm_mid, 1" [S1/conv1d.h:235]   --->   Operation 47 'add' 'nm_5' <Predicate = (!exitcond_flatten)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ptr_simd4_mid2)   --->   "%tmp_369 = or i1 %tmp_141_mid, %exitcond_flatten3" [S1/conv1d.h:236]   --->   Operation 48 'or' 'tmp_369' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.81ns) (out node of the LUT)   --->   "%ptr_simd4_mid2 = select i1 %tmp_369, i2 0, i2 %ptr_simd4" [S1/conv1d.h:236]   --->   Operation 49 'select' 'ptr_simd4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.09ns)   --->   "%tmp_140_mid1 = icmp eq i4 %nm_5, 7" [S1/conv1d.h:245]   --->   Operation 50 'icmp' 'tmp_140_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid1 = and i1 %tmp_138_mid2, %tmp_140_mid1" [S1/conv1d.h:245]   --->   Operation 51 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %tmp_141_mid, i1 %or_cond_mid1, i1 %or_cond_mid" [S1/conv1d.h:245]   --->   Operation 52 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.83ns)   --->   "%nm_mid2 = select i1 %tmp_141_mid, i4 %nm_5, i4 %nm_mid" [S1/conv1d.h:236]   --->   Operation 53 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_142 = zext i2 %ptr_simd4_mid2 to i64" [S1/conv1d.h:243]   --->   Operation 54 'zext' 'tmp_142' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr_3 = getelementptr [3 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_142" [S1/conv1d.h:243]   --->   Operation 55 'getelementptr' 'inputBuf_0_V_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (1.75ns)   --->   "%tmp_V_61 = load i8* %inputBuf_0_V_addr_3, align 1" [S1/conv1d.h:243]   --->   Operation 56 'load' 'tmp_V_61' <Predicate = (!exitcond_flatten)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %or_cond_mid2, label %1, label %._crit_edge" [S1/conv1d.h:245]   --->   Operation 57 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.27ns)   --->   "%ptr_simd_4 = add i2 %ptr_simd4_mid2, 1" [S1/conv1d.h:236]   --->   Operation 58 'add' 'ptr_simd_4' <Predicate = (!exitcond_flatten)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.61ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 59 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.97ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten3, i6 1, i6 %indvar_flatten_op"   --->   Operation 60 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 5.15>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2280)" [S1/conv1d.h:237]   --->   Operation 61 'specregionbegin' 'tmp_177' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:238]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (1.75ns)   --->   "%tmp_V_61 = load i8* %inputBuf_0_V_addr_3, align 1" [S1/conv1d.h:243]   --->   Operation 63 'load' 'tmp_V_61' <Predicate = (!exitcond_flatten)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 64 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V_61)" [S1/conv1d.h:243]   --->   Operation 64 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 65 [1/1] (3.40ns)   --->   "%tmp_V_62 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:248]   --->   Operation 65 'read' 'tmp_V_62' <Predicate = (or_cond_mid2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (1.75ns)   --->   "store i8 %tmp_V_62, i8* %inputBuf_0_V_addr_3, align 1" [S1/conv1d.h:248]   --->   Operation 66 'store' <Predicate = (or_cond_mid2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:249]   --->   Operation 67 'br' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2280, i32 %tmp_177)" [S1/conv1d.h:250]   --->   Operation 68 'specregionend' 'empty_151' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader86" [S1/conv1d.h:236]   --->   Operation 69 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:254]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ptr_simd') with incoming values : ('ptr_simd', S1/conv1d.h:226) [8]  (1.3 ns)

 <State 2>: 1.27ns
The critical path consists of the following:
	'phi' operation ('ptr_simd') with incoming values : ('ptr_simd', S1/conv1d.h:226) [8]  (0 ns)
	'add' operation ('ptr_simd', S1/conv1d.h:226) [11]  (1.27 ns)

 <State 3>: 5.16ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (S1/conv1d.h:229) [17]  (3.4 ns)
	'store' operation (S1/conv1d.h:229) of variable 'tmp.V', S1/conv1d.h:229 on array 'inputBuf[0].V', S1/conv1d.h:222 [19]  (1.75 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next1') [25]  (1.3 ns)

 <State 5>: 6.27ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [27]  (0 ns)
	'icmp' operation ('exitcond_flatten3') [38]  (1.19 ns)
	'select' operation ('nm_mid', S1/conv1d.h:236) [39]  (0.836 ns)
	'add' operation ('nm_5', S1/conv1d.h:235) [47]  (1.52 ns)
	'icmp' operation ('tmp_140_mid1', S1/conv1d.h:245) [50]  (1.09 ns)
	'and' operation ('or_cond_mid1', S1/conv1d.h:245) [51]  (0.813 ns)
	'select' operation ('or_cond_mid2', S1/conv1d.h:245) [52]  (0.813 ns)

 <State 6>: 5.16ns
The critical path consists of the following:
	'load' operation ('tmp.V', S1/conv1d.h:243) on array 'inputBuf[0].V', S1/conv1d.h:222 [58]  (1.75 ns)
	fifo write on port 'out_V_V' (S1/conv1d.h:243) [59]  (3.4 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
