synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Sep 13 13:38:30 2024


Command Line:  synthesis -f FipsyBaseline_Implementation_lattice.synproj -gui -msgset C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Fipsy_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200 (searchpath added)
-p C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/Implementation (searchpath added)
-p C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200 (searchpath added)
Verilog design file = C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/Source/Fipsy_Top.v
Verilog design file = C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/Source/AppModules/FreqDiv20Bit.v
NGD file = FipsyBaseline_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/enact/projects/fipsy-fpga-edu/fipsybaseline_diamondproject/fipsyv2_x02-1200/source/fipsy_top.v. VERI-1482
Analyzing Verilog file c:/users/enact/projects/fipsy-fpga-edu/fipsybaseline_diamondproject/fipsyv2_x02-1200/source/appmodules/freqdiv20bit.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Fipsy_Top
INFO - synthesis: c:/users/enact/projects/fipsy-fpga-edu/fipsybaseline_diamondproject/fipsyv2_x02-1200/source/fipsy_top.v(45): compiling module Fipsy_Top. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH. VERI-1018
INFO - synthesis: c:/users/enact/projects/fipsy-fpga-edu/fipsybaseline_diamondproject/fipsyv2_x02-1200/source/appmodules/freqdiv20bit.v(20): compiling module FreqDiv20Bit. VERI-1018
WARNING - synthesis: c:/users/enact/projects/fipsy-fpga-edu/fipsybaseline_diamondproject/fipsyv2_x02-1200/source/appmodules/freqdiv20bit.v(55): expression size 32 truncated to fit in target size 20. VERI-1209
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Fipsy_Top.
######## Converting I/O port PIN7 to output.
######## Converting I/O port PIN8 to output.
######## Converting I/O port PIN9 to output.
######## Converting I/O port PIN10 to input.
######## Converting I/O port PIN11 to output.
######## Converting I/O port PIN12 to output.
######## Converting I/O port PIN13 to output.
######## Converting I/O port PIN14 to output.
######## Converting I/O port PIN17 to output.
######## Converting I/O port PIN18 to output.
######## Converting I/O port PIN19 to output.
######## Converting I/O port PIN20 to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Fipsy_Top_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FipsyBaseline_Implementation.ngd.

################### Begin Area Report (Fipsy_Top)######################
Number of register bits => 20 of 1346 (1 % )
CCU2D => 11
FD1S3IX => 20
GSR => 1
IB => 1
LUT4 => 1
OB => 12
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : PIN11_c, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : PIN10_c, loads : 20
  Net : FreqDiv20Bit_inst/PIN20_c_19, loads : 2
  Net : LEDn_c, loads : 1
  Net : FreqDiv20Bit_inst/n86, loads : 1
  Net : FreqDiv20Bit_inst/n20, loads : 1
  Net : FreqDiv20Bit_inst/n105, loads : 1
  Net : FreqDiv20Bit_inst/n2, loads : 1
  Net : FreqDiv20Bit_inst/n87, loads : 1
  Net : FreqDiv20Bit_inst/n3, loads : 1
  Net : FreqDiv20Bit_inst/n88, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets PIN11_c]                 |  200.000 MHz|  181.028 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 51.590  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.109  secs
--------------------------------------------------------------
