// Seed: 3446815633
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  wire id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output reg id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_5;
  always_comb id_6 <= 1 ? id_4 : id_2;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  rtran (1'b0 && -1'd0 && id_5, (id_6 (1 - id_6)));
  wire id_7;
  parameter id_8 = -1;
endmodule
