* Name of circuit:  c17.bench
* Primary inputs :
  1 2 3 6 7 
  
* Primary outputs:
  22 23 

* Test patterns and fault free responses:

7 /1
      1: x00x0 00
11->19 /1
      1: xx111 x0
16->23 /1
      1: x10x0 11
      2: x1100 11
23 /0
      1: x10xx 11
      2: x110x 11
      3: x00x1 01
      4: x0101 x1
19 /1
      1: x00x1 01
      2: x0101 x1
23 /1
      1: x0xx0 x0
      2: x0111 x0
      3: x111x x0
6 /1
      1: 0110x 1x
11 /1
      1: 0111x 0x
      2: 11110 10
      3: 11111 10
      4: x0111 x0
3->11 /1
      1: x101x 1x
      2: x0011 01
11 /0
      1: x10xx 1x
      2: 0110x 1x
      3: 11100 11
      4: 11101 11
      5: x00x1 01
      6: x0101 x1
2 /1
      1: 000xx 0x
11->16 /1
      1: x111x x0
16 /0
      1: 00xxx 0x
      2: 0111x 00
      3: 100xx 0x
      4: 101x0 10
      5: 10111 10
      6: 1111x 10
16 /1
      1: 010xx 1x
      2: 0110x 1x
      3: 110xx 1x
      4: 11100 11
3 /1
      1: 100xx 0x
3 /0
      1: 101xx 1x
1 /1
      1: 001xx 0x
3->10 /1
      1: 100xx 0x
16->22 /1
      1: 010xx 11
      2: 0110x 11
      3: 110xx 11
22 /0
      1: 1x1xx 1x
      2: 110xx 11
      3: 010xx 11
      4: 0110x 11
10 /1
      1: 101xx 1x
      2: 1111x 10
22 /1
      1: 00xxx 0x
      2: 0111x 00
      3: 100xx 0x
