<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width,initial-scale=1" />
  <title>Bon Woong Ku — Resume</title>
  <meta name="description" content="Bon Woong Ku — Senior Staff EDA Algorithm Engineer. Resume." />
  <link rel="stylesheet" href="css/resume.css" />
</head>
<body>
  <main class="page">
    <header class="header">
      <div class="name">Bon Woong Ku</div>
      <div class="headline">Senior Staff EDA Algorithm Engineer</div>
      <div class="meta">
        <span>Mountain View, CA</span>
        <span class="dot">•</span>
        <a href="mailto:bon.ku@synopsys.com">bon.ku@synopsys.com</a>
        <span class="dot">•</span>
        <a href="tel:+16692251858">+1 (669) 225-1858</a>
      </div>
      <div class="cta">
        <a class="btn" href="resume.pdf">Download PDF</a>
        <button class="btn btn-ghost" onclick="window.print()">Print / Save as PDF</button>
      </div>
    </header>

    <section>
      <h2>Summary</h2>
      <p>
        EDA algorithm engineer with <strong>10+ years</strong> of experience designing
        <strong>production-grade placement, routing, timing, and signoff optimization systems</strong>
        for advanced nodes and 3D ICs. Proven track record of shipping core algorithms at scale and
        applying machine learning to augment or replace heuristic design loops. Ph.D. with deep expertise spanning
        <strong>PPA optimization</strong>, <strong>signoff closure</strong>, and <strong>ML-driven physical design</strong>,
        interested in building <strong>self-improving chip design systems</strong>.
      </p>
    </section>

    <section>
      <h2>Core expertise</h2>
      <ul class="cols">
        <li><strong>EDA algorithms & systems:</strong> placement, routing, legalization, timing closure, physical ECO, signoff (EM/IR, DRC/LVS), RC extraction</li>
        <li><strong>Optimization methods:</strong> heuristic search, co-optimization loops, large-scale experiments & QoR evaluation, ML-guided PD (CNN/RNN)</li>
        <li><strong>Software engineering:</strong> C/C++, Python, Rust, Tcl, Shell (EDA environments)</li>
      </ul>
    </section>

    <section>
      <h2>Experience</h2>

      <div class="role">
        <div class="role-top">
          <div class="role-title">Synopsys — PrimeTime ECO / PrimeECO / PrimeClosure</div>
          <div class="role-date">Aug 2019 – Present</div>
        </div>
        <div class="role-sub">Senior Staff R&amp;D Engineer · Mountain View, CA · Timing-driven physical ECO &amp; signoff optimization</div>
        <ul>
          <li>Designed and shipped <strong>timing-aware ECO placement and legalization algorithms</strong> integrated with commercial signoff flows.</li>
          <li>Built <strong>co-optimized timer–router–legalizer loops</strong> improving timing QoR while maintaining legality.</li>
          <li>Developed <strong>surgical wire ECO optimization</strong> techniques for noise and timing closure in post-route signoff stages.</li>
          <li>Led algorithm work from concept → production, impacting large-scale customer designs.</li>
          <li><strong>Patent:</strong> signoff timing-aware surgical wire optimization for ECO.</li>
        </ul>
      </div>

      <div class="role">
        <div class="role-top">
          <div class="role-title">Intel Labs — Microarchitecture Research Lab</div>
          <div class="role-date">Jan 2019 – Apr 2019</div>
        </div>
        <div class="role-sub">Research Intern · Santa Clara, CA · ML-driven routing automation</div>
        <ul>
          <li>Applied <strong>deep learning (CNN, RNN)</strong> to automate routing decisions in advanced Intel technology nodes.</li>
          <li>Built feature extraction and evaluation pipelines to reduce or replace manual routing heuristics.</li>
          <li>Demonstrated feasibility of <strong>learning-guided routing optimization</strong> using PyTorch on real design data.</li>
        </ul>
      </div>

      <div class="role">
        <div class="role-top">
          <div class="role-title">Synopsys — StarRC</div>
          <div class="role-date">May 2016 – Aug 2016</div>
        </div>
        <div class="role-sub">Research Intern · Mountain View, CA</div>
        <ul>
          <li>Developed transistor-level parasitic extraction and power integrity flows for monolithic 3D ICs.</li>
          <li>Explored co-optimization of RC extraction and PDN design for emerging integration technologies.</li>
        </ul>
      </div>

      <div class="role">
        <div class="role-top">
          <div class="role-title">IMEC — Design Technology Exploration Team</div>
          <div class="role-date">Jun 2015 – Apr 2016</div>
        </div>
        <div class="role-sub">Research Intern · Leuven, Belgium</div>
        <ul>
          <li>Developed full-chip physical design flows and tier-partitioning algorithms for gate-level monolithic 3D ICs.</li>
          <li>Evaluated PPA-cost tradeoffs at 10nm and 7nm using experimental PDKs.</li>
        </ul>
      </div>
    </section>

    <section>
      <h2>Research</h2>
      <div class="role">
        <div class="role-top">
          <div class="role-title">Georgia Institute of Technology — GTCAD Lab</div>
          <div class="role-date">Aug 2014 – May 2019</div>
        </div>
        <div class="role-sub">Ph.D. Research Assistant · Atlanta, GA</div>
        <ul>
          <li>Designed scalable physical design methodologies for monolithic 3D ICs across logic, memory, and heterogeneous systems.</li>
          <li>Built C++ MPI-based large-scale spiking neural network simulators on supercomputing infrastructure (Oak Ridge).</li>
          <li>Co-designed architecture + physical design for 3D neuromorphic accelerators; developed RISC-V-based gate-level M3D systems.</li>
        </ul>
      </div>
    </section>

    <section class="grid2">
      <div>
        <h2>Education</h2>
        <ul>
          <li><strong>Georgia Institute of Technology</strong> — Ph.D. &amp; M.S., ECE</li>
          <li><strong>Seoul National University</strong> — B.S., ECE</li>
        </ul>
      </div>
      <div>
        <h2>Honors</h2>
        <ul>
          <li>IEEE TCAD Donald O. Pederson Best Paper Award (2022)</li>
          <li>Synopsys Customer Success Award (Q4 FY21)</li>
          <li>Synopsys Signoff Platform &amp; Innovation Recognition (Q4 FY20)</li>
        </ul>
      </div>
    </section>

    <section>
      <h2>Patent</h2>
      <p>“Signoff Timing-aware Surgical Wire Optimization for Engineering Change Orders,” App No. 63/121,853.</p>
    </section>

    <section>
      <h2>Selected publications</h2>
      <ul>
        <li><em>Compact-2D</em>: A Physical Design Methodology to Build Two-Tier Gate-level 3D ICs — IEEE TCAD (Best Paper Award)</li>
        <li>ML-based Wire RC Prediction in Monolithic 3D ICs with an Application to Full-Chip Optimization — ISPD</li>
        <li>RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs — DAC</li>
        <li>Machine Learning Integrated Pseudo-3D Flow for Monolithic 3D ICs — IEEE JXCDC</li>
      </ul>
    </section>

    <footer class="footer">
      <span>Last updated: <span id="updated"></span></span>
    </footer>
  </main>

<script>
  const d = new Date();
  const fmt = d.toLocaleDateString(undefined, { year: 'numeric', month: 'short', day: '2-digit' });
  document.getElementById('updated').textContent = fmt;
</script>
</body>
</html>
