#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 17 18:27:13 2024
# Process ID: 16280
# Current directory: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.runs/impl_1
# Command line: vivado -log u96v2_sbc_base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source u96v2_sbc_base_wrapper.tcl -notrace
# Log file: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.runs/impl_1/u96v2_sbc_base_wrapper.vdi
# Journal file: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_base_wrapper.tcl -notrace
source /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/int/xo/ip_repo/xilinx_com_hls_mmult_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.160 ; gain = 0.000 ; free physical = 17592 ; free virtual = 27551
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2361.160 ; gain = 0.000 ; free physical = 17517 ; free virtual = 27477
Command: link_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/u96v2_sbc_base_mmult_fpga_1_0.dcp' for cell 'u96v2_sbc_base_i/mmult_fpga_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.dcp' for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.dcp' for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_11/u96v2_sbc_base_auto_ds_11.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_12/u96v2_sbc_base_auto_ds_12.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP2_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2822.984 ; gain = 0.000 ; free physical = 16134 ; free virtual = 26267
INFO: [Netlist 29-17] Analyzing 3183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96v2_sbc_base_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96v2_sbc_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_clk_wiz_0_0' for instance 'u96v2_sbc_base_i/clk_wiz_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_6_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_6'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_6_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_6'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_5_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_5'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_5_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_5'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_4_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_4'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_4_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_4'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_3_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_3'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_3_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_3'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_2_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_2'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_2_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_2'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_1_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_1_0' for instance 'u96v2_sbc_base_i/proc_sys_reset_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_0_1' for instance 'u96v2_sbc_base_i/proc_sys_reset_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_0_1' for instance 'u96v2_sbc_base_i/proc_sys_reset_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_clk_wiz_0_0' for instance 'u96v2_sbc_base_i/clk_wiz_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' for instance 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_intc_0_0' for instance 'u96v2_sbc_base_i/axi_intc_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_system_management_wiz_0_0' for instance 'u96v2_sbc_base_i/system_management_wiz_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_system_management_wiz_0_0' for instance 'u96v2_sbc_base_i/system_management_wiz_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_2_0' for instance 'u96v2_sbc_base_i/axi_gpio_2'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_2_0' for instance 'u96v2_sbc_base_i/axi_gpio_2'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_1_0' for instance 'u96v2_sbc_base_i/axi_gpio_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_1_0' for instance 'u96v2_sbc_base_i/axi_gpio_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_0_0' for instance 'u96v2_sbc_base_i/axi_gpio_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_gpio_0_0' for instance 'u96v2_sbc_base_i/axi_gpio_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_uart16550_1_0' for instance 'u96v2_sbc_base_i/axi_uart16550_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_uart16550_1_0' for instance 'u96v2_sbc_base_i/axi_uart16550_1'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_uart16550_0_0' for instance 'u96v2_sbc_base_i/axi_uart16550_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_uart16550_0_0' for instance 'u96v2_sbc_base_i/axi_uart16550_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_0_0' for instance 'u96v2_sbc_base_i/rst_ps8_0_100M'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_proc_sys_reset_0_0' for instance 'u96v2_sbc_base_i/rst_ps8_0_100M'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_board.xdc will not be read for this cell.
Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'u96v2_sbc_base_axi_intc_0_0' for instance 'u96v2_sbc_base_i/axi_intc_0'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_0' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_1' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_2' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_3' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_4' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_5' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_6' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_7' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_8' for instance 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_9' for instance 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_10' for instance 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_11' for instance 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD/s00_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_11/u96v2_sbc_base_auto_ds_11_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'u96v2_sbc_base_auto_ds_12' for instance 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP2_FPD/s00_couplers/auto_ds'. The XDC file /mnt/castor/seas_home/s/songqij/ese532_code/hw6/saved_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_12/u96v2_sbc_base_auto_ds_12_clocks.xdc will not be read for this cell.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
65 Infos, 2 Warnings, 46 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 3527.168 ; gain = 1166.008 ; free physical = 16717 ; free virtual = 26888
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 18:28:33 2024...
