Classic Timing Analyzer report for ROM_data
Wed Jun 29 10:00:39 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.110 ns                                       ; address[2]                                                                                                       ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.038 ns                                      ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]                          ; rom_data[4]                                                                                                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.920 ns                                       ; address[0]                                                                                                       ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]                          ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                  ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C50F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                          ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.110 ns   ; address[2] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 3.096 ns   ; address[3] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; -0.650 ns  ; address[1] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; -0.651 ns  ; address[0] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 10.038 ns  ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] ; rom_data[4] ; clk        ;
; N/A   ; None         ; 9.812 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; rom_data[1] ; clk        ;
; N/A   ; None         ; 8.766 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3] ; rom_data[3] ; clk        ;
; N/A   ; None         ; 8.605 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; rom_data[2] ; clk        ;
; N/A   ; None         ; 6.967 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; rom_data[5] ; clk        ;
; N/A   ; None         ; 6.742 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; rom_data[7] ; clk        ;
; N/A   ; None         ; 6.730 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; rom_data[0] ; clk        ;
; N/A   ; None         ; 6.479 ns   ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6] ; rom_data[6] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                 ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.920 ns  ; address[0] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; 0.919 ns  ; address[1] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.827 ns ; address[3] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.841 ns ; address[2] ; lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Jun 29 10:00:39 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM_data -c ROM_data --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 260.01 MHz between source memory "lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.894 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]'
            Info: Total cell delay = 2.894 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.026 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.790 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.049 ns) + CELL(0.635 ns) = 2.790 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]'
                Info: Total cell delay = 1.624 ns ( 58.21 % )
                Info: Total interconnect delay = 1.166 ns ( 41.79 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.650 ns ( 58.59 % )
                Info: Total interconnect delay = 1.166 ns ( 41.41 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "address[2]", clock pin = "clk") is 3.110 ns
    Info: + Longest pin to memory delay is 5.891 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'address[2]'
        Info: 2: + IC(4.909 ns) + CELL(0.142 ns) = 5.891 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.982 ns ( 16.67 % )
        Info: Total interconnect delay = 4.909 ns ( 83.33 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.650 ns ( 58.59 % )
        Info: Total interconnect delay = 1.166 ns ( 41.41 % )
Info: tco from clock "clk" to destination pin "rom_data[4]" through memory "lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]" is 10.038 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.049 ns) + CELL(0.635 ns) = 2.790 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]'
        Info: Total cell delay = 1.624 ns ( 58.21 % )
        Info: Total interconnect delay = 1.166 ns ( 41.79 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 7.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]'
        Info: 2: + IC(4.163 ns) + CELL(2.788 ns) = 7.039 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'rom_data[4]'
        Info: Total cell delay = 2.876 ns ( 40.86 % )
        Info: Total interconnect delay = 4.163 ns ( 59.14 % )
Info: th for memory "lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "address[0]", clock pin = "clk") is 0.920 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.650 ns ( 58.59 % )
        Info: Total interconnect delay = 1.166 ns ( 41.41 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'address[0]'
        Info: 2: + IC(1.009 ns) + CELL(0.142 ns) = 2.130 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.121 ns ( 52.63 % )
        Info: Total interconnect delay = 1.009 ns ( 47.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Jun 29 10:00:40 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


