{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701877719594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701877719594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 16:48:39 2023 " "Processing started: Wed Dec  6 16:48:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701877719594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701877719594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gate_finder -c gate_finder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off gate_finder -c gate_finder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701877719594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701877719790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701877719791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_finder.v 1 1 " "Found 1 design units, including 1 entities, in source file gate_finder.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate_finder " "Found entity 1: gate_finder" {  } { { "gate_finder.v" "" { Text "C:/Users/Stratos/Documents/0_projects/PV200/gate_finder/gate_finder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701877723793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701877723793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1hz_clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file 1hz_clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "1hz_clock_div.v" "" { Text "C:/Users/Stratos/Documents/0_projects/PV200/gate_finder/1hz_clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701877723794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701877723794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gate_finder " "Elaborating entity \"gate_finder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701877723805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indexes gate_finder.v(10) " "Verilog HDL or VHDL warning at gate_finder.v(10): object \"indexes\" assigned a value but never read" {  } { { "gate_finder.v" "" { Text "C:/Users/Stratos/Documents/0_projects/PV200/gate_finder/gate_finder.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701877723806 "|gate_finder"}
{ "Error" "EVRFX_SV_1027_UNCONVERTED" "gate_finder.v(10) " "SystemVerilog error at gate_finder.v(10): assignments to unpacked arrays must be aggregate expressions" {  } { { "gate_finder.v" "" { Text "C:/Users/Stratos/Documents/0_projects/PV200/gate_finder/gate_finder.v" 10 0 0 } }  } 0 10673 "SystemVerilog error at %1!s!: assignments to unpacked arrays must be aggregate expressions" 0 0 "Design Software" 0 -1 1701877723806 ""}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "gate_finder.v(10) " "Verilog HDL error at gate_finder.v(10): unsized constants are not allowed in concatenations" {  } { { "gate_finder.v" "" { Text "C:/Users/Stratos/Documents/0_projects/PV200/gate_finder/gate_finder.v" 10 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Design Software" 0 -1 1701877723806 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1701877723806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701877723817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  6 16:48:43 2023 " "Processing ended: Wed Dec  6 16:48:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701877723817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701877723817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701877723817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701877723817 ""}
