###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41869   # Number of WRITE/WRITEP commands
num_reads_done                 =      2132951   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1827878   # Number of read row buffer hits
num_read_cmds                  =      2132933   # Number of READ/READP commands
num_writes_done                =        41900   # Number of read requests issued
num_write_row_hits             =        25389   # Number of write row buffer hits
num_act_cmds                   =       323860   # Number of ACT commands
num_pre_cmds                   =       323831   # Number of PRE commands
num_ondemand_pres              =       296412   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646401   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638866   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353599   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361134   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1996215   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        83686   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        28628   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18261   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        15425   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9615   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6191   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4356   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3020   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7462   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           67   # Write cmd latency (cycles)
write_latency[120-139]         =           80   # Write cmd latency (cycles)
write_latency[140-159]         =           69   # Write cmd latency (cycles)
write_latency[160-179]         =           87   # Write cmd latency (cycles)
write_latency[180-199]         =          133   # Write cmd latency (cycles)
write_latency[200-]            =        41367   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           24   # Read request latency (cycles)
read_latency[20-39]            =       528251   # Read request latency (cycles)
read_latency[40-59]            =       214948   # Read request latency (cycles)
read_latency[60-79]            =       189790   # Read request latency (cycles)
read_latency[80-99]            =       128779   # Read request latency (cycles)
read_latency[100-119]          =       104211   # Read request latency (cycles)
read_latency[120-139]          =        91178   # Read request latency (cycles)
read_latency[140-159]          =        74573   # Read request latency (cycles)
read_latency[160-179]          =        62936   # Read request latency (cycles)
read_latency[180-199]          =        54041   # Read request latency (cycles)
read_latency[200-]             =       684220   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.0901e+08   # Write energy
read_energy                    =  8.59999e+09   # Read energy
act_energy                     =  8.86081e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69728e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73344e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01935e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01465e+09   # Active standby energy rank.1
average_read_latency           =      260.216   # Average read request latency (cycles)
average_interarrival           =      4.59787   # Average request interarrival latency (cycles)
total_energy                   =  2.27768e+10   # Total energy (pJ)
average_power                  =      2277.68   # Average power (mW)
average_bandwidth              =      18.5587   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41477   # Number of WRITE/WRITEP commands
num_reads_done                 =      2137869   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1783080   # Number of read row buffer hits
num_read_cmds                  =      2137859   # Number of READ/READP commands
num_writes_done                =        41484   # Number of read requests issued
num_write_row_hits             =        24870   # Number of write row buffer hits
num_act_cmds                   =       373824   # Number of ACT commands
num_pre_cmds                   =       373803   # Number of PRE commands
num_ondemand_pres              =       346146   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646610   # Cyles of rank active rank.0
rank_active_cycles.1           =      9642144   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353390   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       357856   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2004450   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        79398   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        28133   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18273   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        15195   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9891   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6455   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4492   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2191   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7778   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           15   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           51   # Write cmd latency (cycles)
write_latency[140-159]         =           68   # Write cmd latency (cycles)
write_latency[160-179]         =           57   # Write cmd latency (cycles)
write_latency[180-199]         =           76   # Write cmd latency (cycles)
write_latency[200-]            =        41174   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       482301   # Read request latency (cycles)
read_latency[40-59]            =       205427   # Read request latency (cycles)
read_latency[60-79]            =       196849   # Read request latency (cycles)
read_latency[80-99]            =       134100   # Read request latency (cycles)
read_latency[100-119]          =       111060   # Read request latency (cycles)
read_latency[120-139]          =        98146   # Read request latency (cycles)
read_latency[140-159]          =        79651   # Read request latency (cycles)
read_latency[160-179]          =        66994   # Read request latency (cycles)
read_latency[180-199]          =        57369   # Read request latency (cycles)
read_latency[200-]             =       705958   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07053e+08   # Write energy
read_energy                    =  8.61985e+09   # Read energy
act_energy                     =  1.02278e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69627e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71771e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01948e+09   # Active standby energy rank.0
act_stb_energy.1               =   6.0167e+09   # Active standby energy rank.1
average_read_latency           =      253.206   # Average read request latency (cycles)
average_interarrival           =       4.5885   # Average request interarrival latency (cycles)
total_energy                   =  2.29319e+10   # Total energy (pJ)
average_power                  =      2293.19   # Average power (mW)
average_bandwidth              =      18.5971   # Average bandwidth
