Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Feb 26 12:02:43 2026
| Host         : koyanagi running 64-bit major release  (build 9200)
| Command      : report_methodology -file project1_wrapper_methodology_drc_routed.rpt -pb project1_wrapper_methodology_drc_routed.pb -rpx project1_wrapper_methodology_drc_routed.rpx
| Design       : project1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 8
+-----------+----------+---------------------------------------------+--------+
| Rule      | Severity | Description                                 | Checks |
+-----------+----------+---------------------------------------------+--------+
| CKBF-1    | Warning  | connects_I_driver_BUFR                      | 2      |
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1      |
| TIMING-18 | Warning  | Missing input or output delay               | 3      |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 2      |
+-----------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG I pin is driven by a BUFR cell project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

CKBF-1#2 Warning
connects_I_driver_BUFR  
The BUFG cell project1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U I pin is driven by a BUFR cell project1_i/axi_dynclk_0/U0/BUFR_inst. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_2.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_2.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on hdmi_in_ddc_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_2.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ */*SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/dvi2rgb.xdc (Line: 13)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


