# This section declares variables for use in the makefile
CC = gcc
CFLAGS = -Wall -g -O2
SOURCES = src/main.c src/utils.c src/file_manager.c
OBJECTS = main.o utils.o file_manager.o
OUT_FILE = program

# Defining phony targets, these are used for organization and to avoid confusion with file names
.PHONY: all compile clean

# Default target, this will execute when the make command is run without specifying a target
all: compile

# Target for compiling the source code into an executable
compile: $(OBJECTS)
	$(CC) $(CFLAGS) $(OBJECTS) -o $(OUT_FILE)

# Target for cleaning up the compiled files and the executable
clean:
	rm -f $(OBJECTS) $(OUT_FILE)

# Creating a pattern rule to handle any .c file
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@