http://scholar.google.com/scholar?q=Proceedings+of+the+35th+Annual+International+Symposium+on+Microarchitecture%2C+Istanbul%2C+Turkey%2C+November+18-22%2C+2002
http://scholar.google.com/scholar?q=Cherry%3A+checkpointed+early+resource+recycling+in+out-of-order+microprocessors.
http://scholar.google.com/scholar?q=Characterizing+and+predicting+value+degree+of+use.
http://scholar.google.com/scholar?q=Hierarchical+Scheduling+Windows.
http://scholar.google.com/scholar?q=Three+extensions+to+register+integration.
http://scholar.google.com/scholar?q=Instruction+fetch+deferral+using+static+slack.
http://scholar.google.com/scholar?q=Pointer+cache+assisted+prefetching.
http://scholar.google.com/scholar?q=Microarchitectural+support+for+precomputation+microthreads.
http://scholar.google.com/scholar?q=Master%2Fslave+speculative+parallelization.
http://scholar.google.com/scholar?q=Reduced+code+size+modulo+scheduling+in+the+absence+of+hardware+support.
http://scholar.google.com/scholar?q=Convergent+scheduling.
http://scholar.google.com/scholar?q=Effective+instruction+scheduling+techniques+for+an+interleaved+cache+clustered+VLIW+processor.
http://scholar.google.com/scholar?q=Compiler+managed+micro-cache+bypassing+for+high+performance+EPIC+processors.
http://scholar.google.com/scholar?q=Three-dimensional+memory+vectorization+for+high+bandwidth+media+memory+systems.
http://scholar.google.com/scholar?q=Dynamic+addressing+memory+arrays+with+physical+locality.
http://scholar.google.com/scholar?q=Reducing+register+ports+for+higher+speed+and+lower+energy.
http://scholar.google.com/scholar?q=Generating+physical+addresses+directly+for+saving+instruction+TLB+energy.
http://scholar.google.com/scholar?q=Energy+efficient+frequent+value+data+cache+design.
http://scholar.google.com/scholar?q=Compiler-directed+instruction+cache+leakage+optimization.
http://scholar.google.com/scholar?q=Drowsy+instruction+caches%3A+leakage+power+reduction+using+dynamic+voltage+scaling+and+cache+sub-bank+prediction.
http://scholar.google.com/scholar?q=Vacuum+packing%3A+extracting+hardware-detected+program+phases+for+post-link+optimization.
http://scholar.google.com/scholar?q=A+faster+optimal+register+allocator.
http://scholar.google.com/scholar?q=DELI%3A+a+new+run-time+control+point.
http://scholar.google.com/scholar?q=Microarchitectural+exploration+with+Liberty.
http://scholar.google.com/scholar?q=Vector+vs.+superscalar+and+VLIW+architectures+for+embedded+multimedia+benchmarks.
http://scholar.google.com/scholar?q=Orion%3A+a+power-performance+simulator+for+interconnection+networks.
http://scholar.google.com/scholar?q=Using+modern+graphics+architectures+for+general-purpose+computing%3A+a+framework+and+analysis.
http://scholar.google.com/scholar?q=Managing+static+leakage+energy+in+microprocessor+functional+units.
http://scholar.google.com/scholar?q=Optimizing+pipelines+for+power+and+performance.
http://scholar.google.com/scholar?q=Power+protocol%3A+reducing+power+dissipation+on+off-chip+data+buses.
http://scholar.google.com/scholar?q=Dynamic+frequency+and+voltage+control+for+a+multiple+clock+domain+microarchitecture.
http://scholar.google.com/scholar?q=Fetching+instruction+streams.
http://scholar.google.com/scholar?q=Register+write+specialization+register+read+specialization%3A+a+path+to+complexity-effective+wide-issue+superscalar+processors.
http://scholar.google.com/scholar?q=Exploiting+data-width+locality+to+increase+superscalar+execution+bandwidth.
http://scholar.google.com/scholar?q=Microarchitectural+denial+of+service%3A+insuring+microarchitectural+fairness.
http://scholar.google.com/scholar?q=Compiling+for+instruction+cache+performance+on+a+multithreaded+architecture.
http://scholar.google.com/scholar?q=A+quantitative+framework+for+automated+pre-execution+thread+selection.
