INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:24:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 buffer108/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer134/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.914ns (14.845%)  route 5.243ns (85.155%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2443, unset)         0.508     0.508    buffer108/clk
                         FDRE                                         r  buffer108/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer108/dataReg_reg[3]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer108/control/Memory_reg[0][4]_0[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.275 r  buffer108/control/Memory[0][3]_i_1__11/O
                         net (fo=9, unplaced)         0.746     2.021    buffer108/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.064 r  buffer108/control/Memory[0][4]_i_2__7/O
                         net (fo=4, unplaced)         0.268     2.332    buffer160/fifo/D[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.375 f  buffer160/fifo/dataReg[0]_i_4__3/O
                         net (fo=3, unplaced)         0.240     2.615    fork68/control/generateBlocks[1].regblock/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.658 r  fork68/control/generateBlocks[1].regblock/dataReg[0]_i_3__6/O
                         net (fo=27, unplaced)        0.311     2.969    buffer184/fifo/fork68_outs_1_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     3.012 f  buffer184/fifo/dataReg[0]_i_3__5/O
                         net (fo=7, unplaced)         0.279     3.291    control_merge5/tehb/control/dataReg_reg[0]_2
                         LUT4 (Prop_lut4_I1_O)        0.043     3.334 f  control_merge5/tehb/control/transmitValue_i_2__64/O
                         net (fo=12, unplaced)        0.292     3.626    control_merge6/tehb/control/transmitValue_reg_19
                         LUT5 (Prop_lut5_I0_O)        0.047     3.673 f  control_merge6/tehb/control/fullReg_i_4__19/O
                         net (fo=13, unplaced)        0.294     3.967    fork43/control/generateBlocks[1].regblock/dataReg_reg[4]
                         LUT2 (Prop_lut2_I1_O)        0.043     4.010 r  fork43/control/generateBlocks[1].regblock/dataReg[4]_i_4__2/O
                         net (fo=6, unplaced)         0.276     4.286    fork39/control/generateBlocks[1].regblock/Memory_reg[0][0]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     4.329 r  fork39/control/generateBlocks[1].regblock/D_storeEn_INST_0_i_4/O
                         net (fo=9, unplaced)         0.285     4.614    buffer127/fifo/join_inputs/Tail[1]_i_2_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.657 r  buffer127/fifo/Tail[1]_i_5/O
                         net (fo=3, unplaced)         0.262     4.919    buffer139/fifo/Head_reg[0]_3
                         LUT6 (Prop_lut6_I2_O)        0.043     4.962 f  buffer139/fifo/join_inputs/Head[1]_i_2__1/O
                         net (fo=11, unplaced)        0.290     5.252    fork56/control/generateBlocks[4].regblock/buffer155_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     5.295 r  fork56/control/generateBlocks[4].regblock/transmitValue_i_2__11/O
                         net (fo=2, unplaced)         0.716     6.011    fork56/control/generateBlocks[5].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     6.054 r  fork56/control/generateBlocks[5].regblock/transmitValue_i_3__2/O
                         net (fo=13, unplaced)        0.294     6.348    buffer134/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     6.391 r  buffer134/fifo/Memory[0][4]_i_1__17/O
                         net (fo=5, unplaced)         0.274     6.665    buffer134/fifo/WriteEn3_out
                         FDRE                                         r  buffer134/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2443, unset)         0.483    13.683    buffer134/fifo/clk
                         FDRE                                         r  buffer134/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer134/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  6.790    




