[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2:FP32radianCaclulatorV2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2_1:FP32radianCaclulatorV2",
    "index":0.05555555555555555
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2_2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2_2:FP32radianCaclulatorV2",
    "index":0.1111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2_3",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2_3:FP32radianCaclulatorV2",
    "index":0.16666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.2222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2",
    "index":0.2777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2",
    "index":0.3888888888888889
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder_2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_2:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2_2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_2:dualPortIndexCalculatorV2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder_3",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_3:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2_3",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_3:dualPortIndexCalculatorV2",
    "index":0.6111111111111112
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder:encoder",
    "index":0.7222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder_1:encoder",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder_2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder_2:encoder",
    "index":0.8333333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder_3",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder_3:encoder",
    "index":0.8888888888888888
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]