// Seed: 4177157376
`define pp_2 0
module module_0 (
    input  logic id_0,
    output tri1  id_1
);
  assign id_1[1'd0] = 1;
endmodule
