# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LabFinalProject.srcs/sources_1/new/ALU.vhd" \
"../../../../LabFinalProject.srcs/sources_1/new/FullAdderA.vhd" \
"../../../../LabFinalProject.srcs/sources_1/new/LogicalOperations.vhd" \
"../../../../LabFinalProject.srcs/sources_1/new/Shifter.vhd" \
"../../../../../Lab4ForReal/Lab4ForReal.srcs/sources_1/new/fullAdder.vhd" \
"../../../../LabFinalProject.srcs/sim_1/new/ALUTB.vhd" \

# Do not sort compile order
nosort
