Analysis & Synthesis report for TR5_FMC_HDMI
Tue Dec 01 21:29:24 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_mul_cell_result_sel
 12. State Machine - |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Source assignments for TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram
 20. Source assignments for TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram
 21. Source assignments for TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated
 22. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 24. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 26. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002
 27. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003
 28. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004
 29. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005
 30. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 31. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007
 32. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008
 33. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009
 34. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_010
 35. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_011
 36. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_012
 37. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_013
 38. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_014
 39. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_015
 40. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_016
 41. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_017
 42. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_018
 43. Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_019
 44. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller
 45. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001
 48. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component
 51. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated
 52. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_ch6:rdptr_g1p
 53. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_8vb:wrptr_g1p
 54. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|altsyncram_80f1:fifo_ram
 55. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_brp
 56. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_bwp
 57. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
 58. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9
 59. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 60. Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe9
 61. Source assignments for tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component
 62. Source assignments for tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_55j:auto_generated
 63. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 64. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 65. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2
 66. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 68. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 69. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 70. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 71. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 72. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 73. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 74. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator
 75. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 76. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator
 77. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator
 78. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator
 79. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator
 80. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator
 81. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator
 82. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator
 83. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator
 84. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator
 85. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator
 86. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator
 87. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator
 88. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator
 89. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 90. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 91. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 92. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 95. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 98. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
101. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
104. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent
107. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
110. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent
113. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent
116. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent
119. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent
122. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent
125. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent
128. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent
131. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent
134. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent
137. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent
140. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent
143. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent
146. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent
149. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_004|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_005|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_006|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_007|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_008|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_009|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_010|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_011|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_012|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_013|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_014|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_015|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_016|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_017|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_018|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_019|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_020|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_021|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
174. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
175. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
184. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
185. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
186. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
187. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
188. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
189. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
190. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
191. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
192. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
193. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
194. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
195. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
196. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
197. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
198. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
199. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
200. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
201. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
202. Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019
203. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller
204. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
205. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
206. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001
207. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: fifo:fifo_inst|dcfifo:dcfifo_component
210. Parameter Settings for User Entity Instance: pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
211. Parameter Settings for User Entity Instance: tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component
212. scfifo Parameter Settings by Entity Instance
213. dcfifo Parameter Settings by Entity Instance
214. altsyncram Parameter Settings by Entity Instance
215. Port Connectivity Checks: "pll:tx_pll_inst"
216. Port Connectivity Checks: "fifo:fifo_inst"
217. Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
218. Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller_001"
219. Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
220. Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller"
221. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
224. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode"
225. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
226. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
227. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
228. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent"
230. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent"
232. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent"
234. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent"
236. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent"
238. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent"
240. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent"
242. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent"
244. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent"
246. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent"
248. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo"
249. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent"
250. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent"
252. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent"
254. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
255. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
256. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent"
258. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
260. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
261. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
262. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
263. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
264. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
265. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
266. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
267. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
268. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
269. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
270. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator"
271. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator"
272. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator"
273. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator"
274. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator"
275. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator"
276. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator"
277. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator"
278. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator"
279. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator"
280. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator"
281. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator"
282. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator"
283. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
284. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator"
285. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
286. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
287. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
288. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
289. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
290. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
291. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
292. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2"
293. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0"
294. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic"
295. Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart"
296. Port Connectivity Checks: "TR5_QSYS:u0"
297. Post-Synthesis Netlist Statistics for Top Partition
298. Elapsed Time Per Partition
299. Analysis & Synthesis Messages
300. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 01 21:29:24 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; TR5_FMC_HDMI                                    ;
; Top-level Entity Name           ; TR5_FMC_HDMI                                    ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2415                                            ;
; Total pins                      ; 150                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,113,664                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI STD RX PCSs          ; 0                                               ;
; Total HSSI 10G RX PCSs          ; 0                                               ;
; Total HSSI GEN3 RX PCSs         ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI STD TX PCSs          ; 0                                               ;
; Total HSSI 10G TX PCSs          ; 0                                               ;
; Total HSSI GEN3 TX PCSs         ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total HSSI PIPE GEN1_2s         ; 0                                               ;
; Total HSSI GEN3s                ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXEA7H3F35C3     ;                    ;
; Top-level entity name                                                           ; TR5_FMC_HDMI       ; TR5_FMC_HDMI       ;
; Family name                                                                     ; Stratix V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; pll/pll.v                                                                                     ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll.v                                                                                     ; pll         ;
; pll/pll/pll_0002.v                                                                            ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v                                                                            ; pll         ;
; TR5_FMC_HDMI.v                                                                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v                                                                                ;             ;
; TR5_QSYS/synthesis/TR5_QSYS.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v                                                                 ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v                                       ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_irq_mapper.sv                                          ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v                                    ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv                           ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv                         ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv                       ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv                           ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv                         ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv                        ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv                        ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv                        ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv                            ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                   ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                               ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                              ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_timer.v                                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_timer.v                                                ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_sw.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sw.v                                                   ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_sii9678_int.v                                          ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sii9678_int.v                                          ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.hex                                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v                                       ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v                                         ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v                                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                     ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v                           ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v                          ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_led.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_led.v                                                  ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v                                            ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_button.v                                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_button.v                                               ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_adv7619_int.v                                          ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_adv7619_int.v                                          ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SDA.v                                              ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SDA.v                                              ; TR5_QSYS    ;
; TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SCL.v                                              ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SCL.v                                              ; TR5_QSYS    ;
; fifo.v                                                                                        ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v                                                                                        ;             ;
; tx_ddio/tx_ddio.v                                                                             ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v                                                                             ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                              ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                          ;             ;
; db/scfifo_rfd1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/scfifo_rfd1.tdf                                                                            ;             ;
; db/a_dpfifo_tkb1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_1i7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_1i7.tdf                                                                               ;             ;
; db/altsyncram_v632.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_v632.tdf                                                                        ;             ;
; db/cntr_lhb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_lhb.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_k7o1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_k7o1.tdf                                                                        ;             ;
; db/altsyncram_lun1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lun1.tdf                                                                        ;             ;
; db/altsyncram_hrn1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_hrn1.tdf                                                                        ;             ;
; db/altsyncram_n6n1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_n6n1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                           ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                     ;             ;
; db/altera_mult_add_5nh2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                   ;             ;
; db/altsyncram_t6n1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_t6n1.tdf                                                                        ;             ;
; db/altsyncram_s1q1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_s1q1.tdf                                                                        ;             ;
; db/altsyncram_3on1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_3on1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                               ;             ;
; db/altsyncram_i0i1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_i0i1.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                ;             ;
; db/altsyncram_lqr1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf                                                                        ;             ;
; db/decode_ama.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/decode_ama.tdf                                                                             ;             ;
; db/mux_7ib.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7ib.tdf                                                                                ;             ;
; dcfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                              ;             ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; a_graycounter.inc                                                                             ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                       ;             ;
; a_fefifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                            ;             ;
; a_gray2bin.inc                                                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                          ;             ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                             ;             ;
; alt_sync_fifo.inc                                                                             ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                       ;             ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;             ;
; altsyncram_fifo.inc                                                                           ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                     ;             ;
; db/dcfifo_dhp1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf                                                                            ;             ;
; db/a_gray2bin_fab.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_gray2bin_fab.tdf                                                                         ;             ;
; db/a_graycounter_ch6.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_ch6.tdf                                                                      ;             ;
; db/a_graycounter_8vb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_8vb.tdf                                                                      ;             ;
; db/altsyncram_80f1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_80f1.tdf                                                                        ;             ;
; db/dffpipe_uu8.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_uu8.tdf                                                                            ;             ;
; db/alt_synch_pipe_e9l.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/alt_synch_pipe_e9l.tdf                                                                     ;             ;
; db/dffpipe_vu8.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_vu8.tdf                                                                            ;             ;
; db/cmpr_tv5.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cmpr_tv5.tdf                                                                               ;             ;
; db/mux_7s7.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7s7.tdf                                                                                ;             ;
; altera_pll.v                                                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                            ;             ;
; altddio_out.tdf                                                                               ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                         ;             ;
; stratix_ddio.inc                                                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                        ;             ;
; cyclone_ddio.inc                                                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                        ;             ;
; stratix_lcell.inc                                                                             ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                       ;             ;
; db/ddio_out_55j.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ddio_out_55j.tdf                                                                           ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sld8acfcfd7/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 1794             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 2764             ;
;     -- 7 input functions                    ; 64               ;
;     -- 6 input functions                    ; 646              ;
;     -- 5 input functions                    ; 472              ;
;     -- 4 input functions                    ; 560              ;
;     -- <=3 input functions                  ; 1022             ;
;                                             ;                  ;
; Dedicated logic registers                   ; 2361             ;
;                                             ;                  ;
; I/O pins                                    ; 150              ;
; I/O registers                               ; 54               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 2113664          ;
;                                             ;                  ;
; Total DSP Blocks                            ; 2                ;
;                                             ;                  ;
; Total PLLs                                  ; 2                ;
;     -- PLLs                                 ; 2                ;
;                                             ;                  ;
; Maximum fan-out node                        ; OSC_50_B8D~input ;
; Maximum fan-out                             ; 2495             ;
; Total fan-out                               ; 27217            ;
; Average fan-out                             ; 4.62             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |TR5_FMC_HDMI                                                                                                                           ; 2764 (2)            ; 2361 (0)                  ; 2113664           ; 2          ; 150  ; 0            ; |TR5_FMC_HDMI                                                                                                                                                                                                                                                                                                                                                                                                             ; TR5_FMC_HDMI                                     ; work         ;
;    |TR5_QSYS:u0|                                                                                                                        ; 2613 (0)            ; 2216 (0)                  ; 2111936           ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                 ; TR5_QSYS                                         ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:adv7619_rst|                                                                                                    ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:adv7619_rst                                                                                                                                                                                                                                                                                                                                                                    ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:hdmi_tx_fmc_i2c_scl|                                                                                            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:hdmi_tx_fmc_i2c_scl                                                                                                                                                                                                                                                                                                                                                            ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:i2c_scl|                                                                                                        ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:i2c_scl                                                                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:rx0_edid_i2c_scl|                                                                                               ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:rx0_edid_i2c_scl                                                                                                                                                                                                                                                                                                                                                               ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:rx1_edid_i2c_scl|                                                                                               ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:rx1_edid_i2c_scl                                                                                                                                                                                                                                                                                                                                                               ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SCL:sii9136_rst_n|                                                                                                  ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:sii9136_rst_n                                                                                                                                                                                                                                                                                                                                                                  ; TR5_QSYS_I2C_SCL                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|                                                                                            ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda                                                                                                                                                                                                                                                                                                                                                            ; TR5_QSYS_I2C_SDA                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SDA:i2c_sda|                                                                                                        ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda                                                                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS_I2C_SDA                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|                                                                                               ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda                                                                                                                                                                                                                                                                                                                                                               ; TR5_QSYS_I2C_SDA                                 ; TR5_QSYS     ;
;       |TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda                                                                                                                                                                                                                                                                                                                                                               ; TR5_QSYS_I2C_SDA                                 ; TR5_QSYS     ;
;       |TR5_QSYS_adv7619_int:adv7619_int|                                                                                                ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int                                                                                                                                                                                                                                                                                                                                                                ; TR5_QSYS_adv7619_int                             ; TR5_QSYS     ;
;       |TR5_QSYS_adv7619_int:sii9136_int|                                                                                                ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int                                                                                                                                                                                                                                                                                                                                                                ; TR5_QSYS_adv7619_int                             ; TR5_QSYS     ;
;       |TR5_QSYS_button:button|                                                                                                          ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_button:button                                                                                                                                                                                                                                                                                                                                                                          ; TR5_QSYS_button                                  ; TR5_QSYS     ;
;       |TR5_QSYS_jtag_uart:jtag_uart|                                                                                                    ; 125 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                    ; TR5_QSYS_jtag_uart                               ; TR5_QSYS     ;
;          |TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                        ; TR5_QSYS_jtag_uart_scfifo_r                      ; TR5_QSYS     ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                           ; scfifo                                           ; work         ;
;                |scfifo_rfd1:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated                                                                                                                                                                                                                                                                ; scfifo_rfd1                                      ; work         ;
;                   |a_dpfifo_tkb1:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo                                                                                                                                                                                                                                           ; a_dpfifo_tkb1                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                   ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_1i7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_1i7:count_usedw                                                                                                                                                                                              ; cntr_1i7                                         ; work         ;
;                      |altsyncram_v632:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram                                                                                                                                                                                                                   ; altsyncram_v632                                  ; work         ;
;                      |cntr_lhb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count                                                                                                                                                                                                                     ; cntr_lhb                                         ; work         ;
;                      |cntr_lhb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:wr_ptr                                                                                                                                                                                                                           ; cntr_lhb                                         ; work         ;
;          |TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                        ; TR5_QSYS_jtag_uart_scfifo_w                      ; TR5_QSYS     ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                           ; scfifo                                           ; work         ;
;                |scfifo_rfd1:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated                                                                                                                                                                                                                                                                ; scfifo_rfd1                                      ; work         ;
;                   |a_dpfifo_tkb1:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo                                                                                                                                                                                                                                           ; a_dpfifo_tkb1                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                   ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_1i7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_1i7:count_usedw                                                                                                                                                                                              ; cntr_1i7                                         ; work         ;
;                      |altsyncram_v632:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram                                                                                                                                                                                                                   ; altsyncram_v632                                  ; work         ;
;                      |cntr_lhb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count                                                                                                                                                                                                                     ; cntr_lhb                                         ; work         ;
;                      |cntr_lhb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:wr_ptr                                                                                                                                                                                                                           ; cntr_lhb                                         ; work         ;
;          |alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|                                                                       ; 45 (45)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                ; work         ;
;       |TR5_QSYS_led:led|                                                                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_led:led                                                                                                                                                                                                                                                                                                                                                                                ; TR5_QSYS_led                                     ; TR5_QSYS     ;
;       |TR5_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 563 (0)             ; 304 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; TR5_QSYS_mm_interconnect_0                       ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; TR5_QSYS_mm_interconnect_0_cmd_demux             ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; TR5_QSYS_mm_interconnect_0_cmd_demux_001         ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; TR5_QSYS_mm_interconnect_0_cmd_mux_001           ; TR5_QSYS     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                           ; 61 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                 ; TR5_QSYS_mm_interconnect_0_cmd_mux_001           ; TR5_QSYS     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_router:router|                                                                                     ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; TR5_QSYS_mm_interconnect_0_router                ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_router_001:router_001|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; TR5_QSYS_mm_interconnect_0_router_001            ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                             ; TR5_QSYS_mm_interconnect_0_rsp_demux_001         ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                             ; TR5_QSYS_mm_interconnect_0_rsp_demux_001         ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; TR5_QSYS_mm_interconnect_0_rsp_mux               ; TR5_QSYS     ;
;          |TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; TR5_QSYS_mm_interconnect_0_rsp_mux_001           ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; TR5_QSYS     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; TR5_QSYS     ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                       ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:adv7619_int_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:i2c_sda_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:sii9136_int_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:adv7619_int_s1_translator|                                                                     ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:adv7619_rst_s1_translator|                                                                     ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:button_s1_translator|                                                                          ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator|                                                             ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|                                                             ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:i2c_scl_s1_translator|                                                                         ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:i2c_sda_s1_translator|                                                                         ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator|                                                                ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|                                                                ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator|                                                                ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|                                                                ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:sii9136_int_s1_translator|                                                                     ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:sii9136_rst_n_s1_translator|                                                                   ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:sii9678_int_s1_translator|                                                                     ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 3 (3)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; TR5_QSYS     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 10 (10)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                    ; TR5_QSYS     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                    ; TR5_QSYS     ;
;       |TR5_QSYS_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1678 (0)            ; 1595 (0)                  ; 62912             ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; TR5_QSYS_nios2_gen2_0                            ; TR5_QSYS     ;
;          |TR5_QSYS_nios2_gen2_0_cpu:cpu|                                                                                                ; 1678 (1402)         ; 1595 (1166)               ; 62912             ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; TR5_QSYS_nios2_gen2_0_cpu                        ; TR5_QSYS     ;
;             |TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                             ; TR5_QSYS_nios2_gen2_0_cpu_bht_module             ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                   |altsyncram_hrn1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_hrn1:auto_generated                                                                                                                                                                                                    ; altsyncram_hrn1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|                                                ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                     ; TR5_QSYS_nios2_gen2_0_cpu_dc_data_module         ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s1q1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_s1q1:auto_generated                                                                                                                                                                                            ; altsyncram_s1q1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|                                                  ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                       ; TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module          ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;                   |altsyncram_t6n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_t6n1:auto_generated                                                                                                                                                                                              ; altsyncram_t6n1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                 ; TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module       ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                   |altsyncram_3on1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_3on1:auto_generated                                                                                                                                                                                        ; altsyncram_3on1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                     ; TR5_QSYS_nios2_gen2_0_cpu_ic_data_module         ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_k7o1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated                                                                                                                                                                                            ; altsyncram_k7o1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                       ; TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module          ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;                   |altsyncram_lun1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lun1:auto_generated                                                                                                                                                                                              ; altsyncram_lun1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|                                               ; 2 (0)               ; 130 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                    ; TR5_QSYS_nios2_gen2_0_cpu_mult_cell              ; TR5_QSYS     ;
;                |altera_mult_add:the_altmult_add|                                                                                        ; 2 (0)               ; 130 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add                                                                                                                                                                                                                    ; altera_mult_add                                  ; work         ;
;                   |altera_mult_add_5nh2:auto_generated|                                                                                 ; 2 (0)               ; 130 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated                                                                                                                                                                                ; altera_mult_add_5nh2                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 2 (0)               ; 130 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                       ; altera_mult_add_rtl                              ; work         ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                   ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                           ; ama_data_split_reg_ext_function                  ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                  ; ama_dynamic_signed_function                      ; work         ;
;                            |ama_register_function:data_register_block_0|                                                                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0                                               ; ama_register_function                            ; work         ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                   ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                           ; ama_data_split_reg_ext_function                  ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                  ; ama_dynamic_signed_function                      ; work         ;
;                            |ama_register_function:data_register_block_0|                                                                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0                                               ; ama_register_function                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                              ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:output_reg_block|                                                                        ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                                                                ; ama_register_function                            ; work         ;
;                         |ama_register_function:signa_reg_block|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block                                                                                                 ; ama_register_function                            ; work         ;
;                         |ama_register_function:signb_reg_block|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block                                                                                                 ; ama_register_function                            ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|                                               ; 274 (2)             ; 299 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; TR5_QSYS_nios2_gen2_0_cpu_nios2_oci              ; TR5_QSYS     ;
;                |TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 90 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper    ; TR5_QSYS     ;
;                   |TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 7 (7)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk     ; TR5_QSYS     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|                             ; 79 (79)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck                                                            ; TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck        ; TR5_QSYS     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 45 (45)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg       ; TR5_QSYS     ;
;                |TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|                                ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break        ; TR5_QSYS     ;
;                |TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 7 (7)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug        ; TR5_QSYS     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 98 (98)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem           ; TR5_QSYS     ;
;                   |TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module   ; TR5_QSYS     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_i0i1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_i0i1:auto_generated                  ; altsyncram_i0i1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_n6n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_n6n1:auto_generated                                                                                                                                                                            ; altsyncram_n6n1                                  ; work         ;
;             |TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module ; TR5_QSYS     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_n6n1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_n6n1:auto_generated                                                                                                                                                                            ; altsyncram_n6n1                                  ; work         ;
;       |TR5_QSYS_onchip_memory2:onchip_memory2|                                                                                          ; 40 (2)              ; 2 (0)                     ; 2048000           ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                          ; TR5_QSYS_onchip_memory2                          ; TR5_QSYS     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 38 (0)              ; 2 (0)                     ; 2048000           ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                ; altsyncram                                       ; work         ;
;             |altsyncram_lqr1:auto_generated|                                                                                            ; 38 (0)              ; 2 (2)                     ; 2048000           ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_lqr1                                  ; work         ;
;                |decode_ama:decode3|                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|decode_ama:decode3                                                                                                                                                                                                                                                                              ; decode_ama                                       ; work         ;
;                |mux_7ib:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|mux_7ib:mux2                                                                                                                                                                                                                                                                                    ; mux_7ib                                          ; work         ;
;       |TR5_QSYS_sii9678_int:sii9678_int|                                                                                                ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int                                                                                                                                                                                                                                                                                                                                                                ; TR5_QSYS_sii9678_int                             ; TR5_QSYS     ;
;       |TR5_QSYS_sw:sw|                                                                                                                  ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                                                                  ; TR5_QSYS_sw                                      ; TR5_QSYS     ;
;       |TR5_QSYS_timer:timer|                                                                                                            ; 129 (129)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                            ; TR5_QSYS_timer                                   ; TR5_QSYS     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; TR5_QSYS     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; TR5_QSYS     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; TR5_QSYS     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; TR5_QSYS     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; TR5_QSYS     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; TR5_QSYS     ;
;    |fifo:fifo_inst|                                                                                                                     ; 36 (0)              ; 60 (0)                    ; 1728              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst                                                                                                                                                                                                                                                                                                                                                                                              ; fifo                                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 36 (0)              ; 60 (0)                    ; 1728              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                                           ; work         ;
;          |dcfifo_dhp1:auto_generated|                                                                                                   ; 36 (8)              ; 60 (24)                   ; 1728              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated                                                                                                                                                                                                                                                                                                                                           ; dcfifo_dhp1                                      ; work         ;
;             |a_gray2bin_fab:rdptr_g_gray2bin|                                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_gray2bin_fab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_fab                                   ; work         ;
;             |a_gray2bin_fab:rs_dgwp_gray2bin|                                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_gray2bin_fab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_fab                                   ; work         ;
;             |a_graycounter_8vb:wrptr_g1p|                                                                                               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_8vb:wrptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_8vb                                ; work         ;
;             |a_graycounter_ch6:rdptr_g1p|                                                                                               ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_ch6:rdptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_ch6                                ; work         ;
;             |alt_synch_pipe_e9l:rs_dgwp|                                                                                                ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_e9l                               ; work         ;
;                |dffpipe_vu8:dffpipe9|                                                                                                   ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9                                                                                                                                                                                                                                                                                           ; dffpipe_vu8                                      ; work         ;
;             |altsyncram_80f1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1728              ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|altsyncram_80f1:fifo_ram                                                                                                                                                                                                                                                                                                                  ; altsyncram_80f1                                  ; work         ;
;             |dffpipe_uu8:rs_brp|                                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_brp                                                                                                                                                                                                                                                                                                                        ; dffpipe_uu8                                      ; work         ;
;             |dffpipe_uu8:rs_bwp|                                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_bwp                                                                                                                                                                                                                                                                                                                        ; dffpipe_uu8                                      ; work         ;
;    |pll:tx_pll_inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|pll:tx_pll_inst                                                                                                                                                                                                                                                                                                                                                                                             ; pll                                              ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|pll:tx_pll_inst|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                                           ; pll_0002                                         ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                 ; alt_sld_fab_alt_sld_fab_ident                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 108 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 108 (72)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; sld_shadow_jsm                                   ; altera_sld   ;
;    |tx_ddio:tx_ddio_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|tx_ddio:tx_ddio_inst                                                                                                                                                                                                                                                                                                                                                                                        ; tx_ddio                                          ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                                                                      ; altddio_out                                      ; work         ;
;          |ddio_out_55j:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_FMC_HDMI|tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_55j:auto_generated                                                                                                                                                                                                                                                                                                                          ; ddio_out_55j                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_hrn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_s1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_t6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_3on1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lun1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_i0i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_n6n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_n6n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 64000        ; 32           ; --           ; --           ; 2048000 ; TR5_QSYS_onchip_memory2.hex ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|altsyncram_80f1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 54           ; 32           ; 54           ; 1728    ; None                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Integer 36x36 / Complex 18x18 ; 2            ;
; Total number of DSP blocks    ; 2            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                    ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                  ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                              ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                    ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                  ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |TR5_FMC_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                    ;                   ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|fifo:fifo_inst                                                                                                                                                                                                                                                                                                                                                       ; fifo.v            ;
; Altera ; ALTDDIO_OUT                     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|tx_ddio:tx_ddio_inst                                                                                                                                                                                                                                                                                                                                                 ; tx_ddio/tx_ddio.v ;
; Altera ; altera_pll                      ; 18.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|pll:tx_pll_inst                                                                                                                                                                                                                                                                                                                                                      ; pll/pll.v         ;
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0                                                                                                                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int                                                                                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:adv7619_rst                                                                                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_button:button                                                                                                                                                                                                                                                                                                                                   ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:hdmi_tx_fmc_i2c_scl                                                                                                                                                                                                                                                                                                                     ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda                                                                                                                                                                                                                                                                                                                     ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:i2c_scl                                                                                                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda                                                                                                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_irq_mapper               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                           ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_jtag_uart         ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_led:led                                                                                                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                                                                                                                   ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent                                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent                                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                   ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                       ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                           ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                 ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_008                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_018                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_019                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_020                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_021                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                      ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent                                                                                                                                                                                                                                                            ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent                                                                                                                                                                                                                                                              ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                       ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                             ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                    ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                          ; TR5_QSYS.qsys     ;
; Altera ; altera_nios2_gen2               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                       ; TR5_QSYS.qsys     ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                   ; TR5_QSYS.qsys     ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                   ; TR5_QSYS.qsys     ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                               ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:rx0_edid_i2c_scl                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:rx1_edid_i2c_scl                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda                                                                                                                                                                                                                                                                                                                        ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int                                                                                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_I2C_SCL:sii9136_rst_n                                                                                                                                                                                                                                                                                                                           ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int                                                                                                                                                                                                                                                                                                                         ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                           ; TR5_QSYS.qsys     ;
; Altera ; altera_avalon_timer             ; 16.1    ; N/A          ; N/A          ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                     ; TR5_QSYS.qsys     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_mul_cell_result_sel ;
+--------------------------+--------------------------+--------------------------+-------------------------------------------------+
; Name                     ; A_mul_cell_result_sel.00 ; A_mul_cell_result_sel.10 ; A_mul_cell_result_sel.01                        ;
+--------------------------+--------------------------+--------------------------+-------------------------------------------------+
; A_mul_cell_result_sel.00 ; 0                        ; 0                        ; 0                                               ;
; A_mul_cell_result_sel.01 ; 1                        ; 0                        ; 1                                               ;
; A_mul_cell_result_sel.10 ; 1                        ; 1                        ; 0                                               ;
+--------------------------+--------------------------+--------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[5]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[5]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|rs_dgwp_reg[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe11a[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9|dffe10a[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 71                                                                                                                                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_chipselect_pre                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[4..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|d1_data_in[0..3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|d2_data_in[1..3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[1..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|d1_data_in                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|d2_data_in                                                                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[1..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[1..31]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[4..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d1_data_in[0..3]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[1..3]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[1..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[1..31]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[1..31]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[4]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|d2_data_in[0]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|edge_capture[0..3]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|edge_capture                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_button:button|edge_capture[0..3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq1                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq5                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq2                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_bwp|dffe8a[5]                                                                                                                                                                                                                                                              ; Lost fanout                            ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_brp|dffe8a[5]                                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..19]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[7..19]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                      ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1475                                                                                                                                                                                                                                                                                                                    ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[19],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[17],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[16],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[15],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[13],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[12],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[11],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[10],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[9],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[8],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[7],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[6],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[5],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[4],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[3],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[2],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[1],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0]                                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_button:button|edge_capture[0],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_button:button|edge_capture[1],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_button:button|edge_capture[2],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_button:button|edge_capture[3],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq2                                                                                                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_sw:sw|edge_capture[0],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_sw:sw|edge_capture[1],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_sw:sw|edge_capture[2],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_sw:sw|edge_capture[3],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq1                                                                                                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][81],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][81],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|d2_data_in,                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|edge_capture,                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq5                                                                                                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[14]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[13]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[9]                                                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[7]                                                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                               ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[6]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[4]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int|readdata[1]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:sii9136_int|readdata[1]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                               ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                               ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[31]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[30]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[29]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[28]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[27]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[26]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[25]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[24]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[23]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[22]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[21]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[20]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[19]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[18]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[17]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[16]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[15]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[14]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[13]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[12]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[11]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[10]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[9]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[8]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[7]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[6]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[5]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[4]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[3]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[2]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:hdmi_tx_fmc_i2c_sda|readdata[1]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[30]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[29]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[28]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[27]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[26]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[25]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[24]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[23]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[22]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[21]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[20]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[19]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[18]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[17]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[16]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[15]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[14]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[13]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[12]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[11]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[10]                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[9]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[8]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[7]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[6]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[5]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|readdata[4]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d1_data_in[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[3]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d1_data_in[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[2]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d1_data_in[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[1]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_button:button|d1_data_in[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_button:button|d2_data_in[0]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[1]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[31]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[30]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[29]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[28]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[27]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[26]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[25]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[24]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[23]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[22]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[21]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[20]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[19]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[18]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[17]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[16]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[15]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[14]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[13]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[12]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[11]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[10]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[9]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[8]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[7]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[6]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[5]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[4]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[3]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[2]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx1_edid_i2c_sda|readdata[1]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[31]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[30]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[29]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[27]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[26]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[25]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[24]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[23]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[22]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[21]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[20]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[19]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[18]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[17]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[16]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[15]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[14]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[13]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[12]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[11]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[10]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[9]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[8]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[7]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[6]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[5]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[4]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[3]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[2]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[1]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_I2C_SDA:rx0_edid_i2c_sda|readdata[28]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                           ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                           ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                           ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                 ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                            ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                         ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                      ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                     ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                           ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                       ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                          ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                      ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                      ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                  ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                    ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ; Stuck at GND              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2361  ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 1951  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1463  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; 19      ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                         ; 9       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; 3       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_ch6:rdptr_g1p|counter3a0                                                                                                                                                                                                                        ; 8       ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                       ; 34      ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_8vb:wrptr_g1p|counter5a0                                                                                                                                                                                                                        ; 8       ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                       ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                               ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ; 2       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                           ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                            ; 3       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                           ; 3       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                              ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                             ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                          ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                           ; 2       ;
; TR5_QSYS:u0|TR5_QSYS_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                          ; 2       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                     ; 8       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                               ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; 1       ;
; TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 83                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|readdata[29]                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_mul_cell_result_sel                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|mux_7ib:mux2|l2_w26_n0_mux_dataout                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_logic_result[7]                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_sh_cnt_col[1]                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|E_sh_cnt_row[1]                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|D_src2_reg[8]                                                                                                                                                                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|src_channel[12]                                                                                                                                                                                                                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|src_data[83]                                                                                                                                                                                                                                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_019 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated           ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_ch6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_8vb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|altsyncram_80f1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------+
; Assignment              ; Value       ; From ; To                             ;
+-------------------------+-------------+------+--------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                            ;
+-------------------------+-------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_55j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Stratix V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_rfd1 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Stratix V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_rfd1 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; TR5_QSYS_onchip_memory2.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 16                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 64000                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; TR5_QSYS_onchip_memory2.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 64000                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Stratix V                   ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_lqr1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 14    ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 14    ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_004|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_005|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_006|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_007|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_008|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_009|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_010|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_011|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_012|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_013|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_014|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_015|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_016|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_017|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_018|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_019|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_020|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_021|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 20    ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 20     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 54          ; Signed Integer                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; Stratix V   ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_dhp1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 148.5 MHz              ; String                                 ;
; fractional_vco_multiplier            ; true                   ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 2                      ; Signed Integer                         ;
; operation_mode                       ; normal                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 297.000000 MHz         ; String                                 ;
; phase_shift1                         ; 1178 ps                ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; WIDTH                  ; 27           ; Signed Integer                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY ; Stratix V    ; Untyped                                                     ;
; DEVICE_FAMILY          ; Stratix V    ; Untyped                                                     ;
; CBXI_PARAMETER         ; ddio_out_55j ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 54                                     ;
;     -- LPM_NUMWORDS        ; 32                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 64000                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:tx_pll_inst"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_inst" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; wrreq ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[39..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_scl_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx1_edid_i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx1_edid_i2c_sda_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_int_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_int_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_sda_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx0_edid_i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx0_edid_i2c_scl_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adv7619_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adv7619_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9678_int_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9678_int_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_rst_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_rst_n_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sii9136_int_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sii9136_int_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_scl_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_fmc_i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_fmc_i2c_sda_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_scl_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx1_edid_i2c_sda_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_int_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_sda_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx0_edid_i2c_scl_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adv7619_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9678_int_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_rst_n_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sii9136_int_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_scl_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_fmc_i2c_sda_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------+
; Port          ; Type   ; Severity ; Details                                ;
+---------------+--------+----------+----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                 ;
+---------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TR5_QSYS:u0"                                                                                                                                                                            ;
+----------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                   ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n                                ; Input   ; Info             ; Stuck at VCC                                                                                                                                 ;
; sii9679_rst_external_connection_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; in_port_to_the_button                  ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_port_from_the_led                  ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sii9678_int_external_connection_export ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sw_external_connection_export          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 189                         ;
; generic_pll           ; 2                           ;
; stratixv_ddio_out     ; 27                          ;
; stratixv_ff           ; 2276                        ;
;     CLR               ; 613                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 122                         ;
;     ENA CLR           ; 1205                        ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA CLR SLD       ; 70                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 33                          ;
;     plain             ; 193                         ;
; stratixv_io_obuf      ; 9                           ;
; stratixv_lcell_comb   ; 2651                        ;
;     arith             ; 180                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 63                          ;
;         7 data inputs ; 63                          ;
;     normal            ; 2403                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 394                         ;
;         3 data inputs ; 350                         ;
;         4 data inputs ; 540                         ;
;         5 data inputs ; 454                         ;
;         6 data inputs ; 616                         ;
;     shared            ; 5                           ;
;         2 data inputs ; 5                           ;
; stratixv_mac          ; 2                           ;
; stratixv_ram_block    ; 419                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 01 21:28:12 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_fmc_hdmi.v
    Info (12023): Found entity 1: TR5_FMC_HDMI File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/tr5_qsys.v
    Info (12023): Found entity 1: TR5_QSYS File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_irq_mapper.sv
    Info (12023): Found entity 1: TR5_QSYS_irq_mapper File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_avalon_st_adapter File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_mux_001 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_mux File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_demux_001 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_demux File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_mux_001 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_mux File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_demux_001 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_demux File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_router_003_default_decode File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: TR5_QSYS_mm_interconnect_0_router_003 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_router_002_default_decode File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: TR5_QSYS_mm_interconnect_0_router_002 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_router_001_default_decode File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: TR5_QSYS_mm_interconnect_0_router_001 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: TR5_QSYS_mm_interconnect_0_router_default_decode File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: TR5_QSYS_mm_interconnect_0_router File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_timer.v
    Info (12023): Found entity 1: TR5_QSYS_timer File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_sw.v
    Info (12023): Found entity 1: TR5_QSYS_sw File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_sii9678_int.v
    Info (12023): Found entity 1: TR5_QSYS_sii9678_int File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sii9678_int.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_onchip_memory2.v
    Info (12023): Found entity 1: TR5_QSYS_onchip_memory2 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_ic_data_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: TR5_QSYS_nios2_gen2_0_cpu_bht_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: TR5_QSYS_nios2_gen2_0_cpu_dc_data_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: TR5_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: TR5_QSYS_nios2_gen2_0_cpu File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_mult_cell File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_test_bench File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_led.v
    Info (12023): Found entity 1: TR5_QSYS_led File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_jtag_uart.v
    Info (12023): Found entity 1: TR5_QSYS_jtag_uart_sim_scfifo_w File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: TR5_QSYS_jtag_uart_scfifo_w File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: TR5_QSYS_jtag_uart_sim_scfifo_r File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: TR5_QSYS_jtag_uart_scfifo_r File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: TR5_QSYS_jtag_uart File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_button.v
    Info (12023): Found entity 1: TR5_QSYS_button File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_button.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_adv7619_int.v
    Info (12023): Found entity 1: TR5_QSYS_adv7619_int File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_adv7619_int.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_i2c_sda.v
    Info (12023): Found entity 1: TR5_QSYS_I2C_SDA File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SDA.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_i2c_scl.v
    Info (12023): Found entity 1: TR5_QSYS_I2C_SCL File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SCL.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx_ddio/tx_ddio.v
    Info (12023): Found entity 1: tx_ddio File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v Line: 40
Info (12127): Elaborating entity "TR5_FMC_HDMI" for the top level hierarchy
Warning (10034): Output port "LED" at TR5_FMC_HDMI.v(25) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 25
Warning (10034): Output port "FMC_GA" at TR5_FMC_HDMI.v(46) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 46
Warning (10034): Output port "FPGA_I2C_SCL" at TR5_FMC_HDMI.v(35) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 35
Warning (10034): Output port "TX_DSR3L" at TR5_FMC_HDMI.v(67) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 67
Warning (10034): Output port "TX_DSR3R" at TR5_FMC_HDMI.v(68) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 68
Info (12128): Elaborating entity "TR5_QSYS" for hierarchy "TR5_QSYS:u0" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 115
Info (12128): Elaborating entity "TR5_QSYS_I2C_SCL" for hierarchy "TR5_QSYS:u0|TR5_QSYS_I2C_SCL:i2c_scl" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 171
Info (12128): Elaborating entity "TR5_QSYS_I2C_SDA" for hierarchy "TR5_QSYS:u0|TR5_QSYS_I2C_SDA:i2c_sda" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 182
Info (12128): Elaborating entity "TR5_QSYS_adv7619_int" for hierarchy "TR5_QSYS:u0|TR5_QSYS_adv7619_int:adv7619_int" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 238
Info (12128): Elaborating entity "TR5_QSYS_button" for hierarchy "TR5_QSYS:u0|TR5_QSYS_button:button" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 261
Info (12128): Elaborating entity "TR5_QSYS_jtag_uart" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 296
Info (12128): Elaborating entity "TR5_QSYS_jtag_uart_scfifo_w" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rfd1.tdf
    Info (12023): Found entity 1: scfifo_rfd1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/scfifo_rfd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_rfd1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tkb1.tdf
    Info (12023): Found entity 1: a_dpfifo_tkb1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_tkb1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/scfifo_rfd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1i7.tdf
    Info (12023): Found entity 1: cntr_1i7 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_1i7.tdf Line: 25
Info (12128): Elaborating entity "cntr_1i7" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_1i7:count_usedw" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v632.tdf
    Info (12023): Found entity 1: altsyncram_v632 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_v632.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v632" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lhb.tdf
    Info (12023): Found entity 1: cntr_lhb File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_lhb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lhb" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf Line: 44
Info (12128): Elaborating entity "TR5_QSYS_jtag_uart_scfifo_r" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TR5_QSYS:u0|TR5_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "TR5_QSYS_led" for hierarchy "TR5_QSYS:u0|TR5_QSYS_led:led" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 307
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 338
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_test_bench" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_test_bench:the_TR5_QSYS_nios2_gen2_0_cpu_test_bench" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 5997
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_ic_data_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 6999
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7o1.tdf
    Info (12023): Found entity 1: altsyncram_k7o1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_k7o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k7o1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 7065
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lun1.tdf
    Info (12023): Found entity 1: altsyncram_lun1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lun1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lun1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lun1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_bht_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 7263
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrn1.tdf
    Info (12023): Found entity 1: altsyncram_hrn1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_hrn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hrn1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_hrn1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 8210
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6n1.tdf
    Info (12023): Found entity 1: altsyncram_n6n1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_n6n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n6n1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_n6n1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 8228
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_mult_cell" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 8774
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 64
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 64
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 64
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "selected_device_family" = "STRATIXV"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_result" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_5nh2.v
    Info (12023): Found entity 1: altera_mult_add_5nh2 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_5nh2" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v Line: 131
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v Line: 131
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v Line: 131
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Stratix V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "64"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2003
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2003
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5nh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 9196
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t6n1.tdf
    Info (12023): Found entity 1: altsyncram_t6n1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_t6n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t6n1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_t6n1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_dc_data_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 9262
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1q1.tdf
    Info (12023): Found entity 1: altsyncram_s1q1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_s1q1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s1q1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_s1q1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 9374
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3on1.tdf
    Info (12023): Found entity 1: altsyncram_3on1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_3on1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3on1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_3on1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 10283
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0i1.tdf
    Info (12023): Found entity 1: altsyncram_i0i1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_i0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i0i1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_i0i1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "TR5_QSYS_onchip_memory2" for hierarchy "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 352
Info (12128): Elaborating entity "altsyncram" for hierarchy "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TR5_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64000"
    Info (12134): Parameter "numwords_a" = "64000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lqr1.tdf
    Info (12023): Found entity 1: altsyncram_lqr1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_lqr1" for hierarchy "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ama.tdf
    Info (12023): Found entity 1: decode_ama File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/decode_ama.tdf Line: 22
Info (12128): Elaborating entity "decode_ama" for hierarchy "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|decode_ama:decode3" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7ib.tdf
    Info (12023): Found entity 1: mux_7ib File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7ib.tdf Line: 22
Info (12128): Elaborating entity "mux_7ib" for hierarchy "TR5_QSYS:u0|TR5_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lqr1:auto_generated|mux_7ib:mux2" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf Line: 44
Info (12128): Elaborating entity "TR5_QSYS_sii9678_int" for hierarchy "TR5_QSYS:u0|TR5_QSYS_sii9678_int:sii9678_int" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 387
Info (12128): Elaborating entity "TR5_QSYS_sw" for hierarchy "TR5_QSYS:u0|TR5_QSYS_sw:sw" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 399
Info (12128): Elaborating entity "TR5_QSYS_timer" for hierarchy "TR5_QSYS:u0|TR5_QSYS_timer:timer" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 410
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 537
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1439
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1499
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1563
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1627
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1691
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1755
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 1947
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 2860
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 2941
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 3025
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 3066
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 5457
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router:router|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv Line: 198
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_001" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 5473
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_001:router_001|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_002" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 5489
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_002:router_002|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_003" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 5505
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_router_003_default_decode" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_router_003:router_003|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 5843
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6024
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6047
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6064
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_cmd_mux_001" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6087
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6416
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_rsp_demux_001" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6439
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6882
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv Line: 598
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6905
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v Line: 6934
Info (12128): Elaborating entity "TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "TR5_QSYS:u0|TR5_QSYS_mm_interconnect_0:mm_interconnect_0|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "TR5_QSYS_irq_mapper" for hierarchy "TR5_QSYS:u0|TR5_QSYS_irq_mapper:irq_mapper" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 550
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TR5_QSYS:u0|altera_reset_controller:rst_controller" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 613
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TR5_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TR5_QSYS:u0|altera_reset_controller:rst_controller_001" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v Line: 676
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 156
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v Line: 76
Info (12130): Elaborated megafunction instantiation "fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v Line: 76
Info (12133): Instantiated megafunction "fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "54"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dhp1.tdf
    Info (12023): Found entity 1: dcfifo_dhp1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_dhp1" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_fab.tdf
    Info (12023): Found entity 1: a_gray2bin_fab File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_gray2bin_fab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_fab" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_gray2bin_fab:rdptr_g_gray2bin" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ch6.tdf
    Info (12023): Found entity 1: a_graycounter_ch6 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_ch6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ch6" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_ch6:rdptr_g1p" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8vb.tdf
    Info (12023): Found entity 1: a_graycounter_8vb File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_8vb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8vb" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|a_graycounter_8vb:wrptr_g1p" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80f1.tdf
    Info (12023): Found entity 1: altsyncram_80f1 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_80f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_80f1" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|altsyncram_80f1:fifo_ram" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|dffpipe_uu8:rs_brp" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe9" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tv5.tdf
    Info (12023): Found entity 1: cmpr_tv5 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cmpr_tv5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tv5" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|cmpr_tv5:rdempty_eq_comp1_lsb" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7s7.tdf
    Info (12023): Found entity 1: mux_7s7 File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7s7.tdf Line: 22
Info (12128): Elaborating entity "mux_7s7" for hierarchy "fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_dhp1:auto_generated|mux_7s7:rdemp_eq_comp_lsb_mux" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf Line: 89
Info (12128): Elaborating entity "pll" for hierarchy "pll:tx_pll_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 166
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:tx_pll_inst|pll_0002:pll_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:tx_pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "148.5 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "297.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "1178 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "tx_ddio" for hierarchy "tx_ddio:tx_ddio_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 173
Info (12128): Elaborating entity "altddio_out" for hierarchy "tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v Line: 65
Info (12130): Elaborated megafunction instantiation "tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v Line: 65
Info (12133): Instantiated megafunction "tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v Line: 65
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "27"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_55j.tdf
    Info (12023): Found entity 1: ddio_out_55j File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ddio_out_55j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_55j" for hierarchy "tx_ddio:tx_ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_55j:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Warning (12020): Port "jdo" on the entity instantiation of "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.01.21:28:50 Progress: Loading sld8acfcfd7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ADV7619_CSCL_FMC" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 41
    Warning (13035): Inserted always-enabled tri-state buffer between "RX0_DDC_SCL" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "RX1_DDC_SCL" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 49
    Warning (13035): Inserted always-enabled tri-state buffer between "SII9136_CSCL_FMC" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 61
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FPGA_I2C_SDA" has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 36
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ADV7619_CSCL_FMC~synth" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 41
    Warning (13010): Node "RX0_DDC_SCL~synth" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 47
    Warning (13010): Node "RX1_DDC_SCL~synth" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 49
    Warning (13010): Node "SII9136_CSCL_FMC~synth" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 25
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 25
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 25
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 25
    Warning (13410): Pin "FPGA_I2C_SCL" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 35
    Warning (13410): Pin "ADV7619_CS_n" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 43
    Warning (13410): Pin "FMC_GA[0]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 46
    Warning (13410): Pin "FMC_GA[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 46
    Warning (13410): Pin "TX_BD[0]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 65
    Warning (13410): Pin "TX_BD[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 65
    Warning (13410): Pin "TX_BD[2]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 65
    Warning (13410): Pin "TX_BD[3]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 65
    Warning (13410): Pin "TX_DSR3L" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 67
    Warning (13410): Pin "TX_DSR3R" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 68
    Warning (13410): Pin "TX_GD[0]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 69
    Warning (13410): Pin "TX_GD[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 69
    Warning (13410): Pin "TX_GD[2]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 69
    Warning (13410): Pin "TX_GD[3]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 69
    Warning (13410): Pin "TX_RD[0]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 74
    Warning (13410): Pin "TX_RD[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 74
    Warning (13410): Pin "TX_RD[2]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 74
    Warning (13410): Pin "TX_RD[3]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 74
Info (17049): 328 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 100 node(s), including 27 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OSC_50_B3B" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 9
    Warning (15610): No output dependent on input pin "OSC_50_B4A" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 10
    Warning (15610): No output dependent on input pin "OSC_50_B4D" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 11
    Warning (15610): No output dependent on input pin "OSC_50_B7A" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 12
    Warning (15610): No output dependent on input pin "OSC_50_B7D" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 13
    Warning (15610): No output dependent on input pin "OSC_50_B8A" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 14
    Warning (15610): No output dependent on input pin "BUTTON[1]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 18
    Warning (15610): No output dependent on input pin "BUTTON[2]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 18
    Warning (15610): No output dependent on input pin "BUTTON[3]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 18
    Warning (15610): No output dependent on input pin "CPU_RESET_n" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 19
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 22
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 22
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 22
    Warning (15610): No output dependent on input pin "FAN_ALERT_n" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 28
    Warning (15610): No output dependent on input pin "RZQ_DDR3" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 31
    Warning (15610): No output dependent on input pin "RZQ_FMC" File: D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v Line: 32
Info (21057): Implemented 4492 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 85 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 3886 logic cells
    Info (21064): Implemented 419 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 5120 megabytes
    Info: Processing ended: Tue Dec 01 21:29:24 2020
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.map.smsg.


