// Seed: 578992218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_4) id_3 = 1;
  assign id_3 = 1'd0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5
    , id_11,
    input tri0 id_6,
    input uwire id_7,
    input tri id_8,
    input tri1 id_9
);
  supply1 id_12 = 1;
  wire id_13;
  xor (id_1, id_11, id_0, id_6);
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13
  );
endmodule
