`define NPU_ARC_DEV              0
`define ARCHITT_BUILD            0
`define NPU_SYS_RTLA_TECH        07
`define NPU_VER                  18
`define NPU_SLICE_NUM            16
`define NPU_NUM_GROUPS           4
`define NPU_CSM_SIZE             67108864
`define NPU_CSM_RAM_GEN_CLK_REG  0
`define NPU_AXI_INITIATORS       5
`define NPU_AXI_TARGETS          1
`define NPU_AXI_TARGET_ID_WIDTH  16
`define NPU_AXI_DATA_WIDTH       512
`define NPU_STU_CHAN_NUM         8
`define NPU_SAFETY_LEVEL         0
`define NPU_MEM_ECC              1
`define NPU_MEM_ADDR_ECC         0
`define NPU_BUS_ECC              0
`define NPU_BUS_PARITY_MODE      1
`define NPU_DEV_CFG_NPU_E2E_SECDED 0
`define NPU_HAS_POWERDOMAINS     1
`define NPU_HAS_MMU              1
`define NPU_ARC_TRACE            1
`define RTT_CORESIGHT_OPTION     1
`define RTT_ATB_RATIO            2
`define ATDATA_WIDTH             64
`define SWE_ATDATA_WIDTH         64
`define HAS_NEXUS_IF             0
`define HAS_ON_CHIP_MEM          0
`define NEXUS_DATA_WDT           1
`define RTT_SYTM_OPTION          0
`define RTT_SYTM_CTR_OPTION      0
`define RTT_POWER_DOMAINS        0
`define EXTERNAL_TRACE_IF        0
`define RTT_USING_AHB            0
`define RTT_USING_AXI            1
`define ARC_RTT_CORE_NUM         0
`define ARC_RTT_MEM_BUS_WIDTH    64
`define NPU_CLK_ENA_RST          0
`define NPU_DEV_CFG_L0_GATE_EN   0
`define NPU_DEV_CFG_L0_GATE_THRESH 1024
`define NPU_HAS_FLOAT            1
`define NPU_SLICE_FLOAT_EN       16777215
`define NPU_DEV_ARC_SAFETY_LEVEL 0
`define NPU_DEV_ARC_MEM_ECC      1
`define NPU_STU_BUFFER_SIZE      2048
`define NPU_IDMA_BUFFER_SIZE     1024
`define NPU_ODMA_BUFFER_SIZE     1024
`define NPU_HAS_JTAG             0
`define NPU_RDF_HIER_LEVEL       2
`define NPU_EXPORT_RAM_PG        1
`define NPU_SLICE_MAC            4096
`define NPU_SLICE_MEM            2
`define NPU_MPY_IMPL             1
`define NPU_REORDER_BUFFER_SIZE  0
`define NPU_EXPORT_CTI_IF        0
`define NPU_SLICE_DSIZE          8
`define NPU_SLICE_VM_BANKS       32
`define NPU_SLICE_PD             1
`define NPU_DEV_GTOA_HAS_ALU1    1
`define NPU_DEV_GTOA_RF_MUX_ORBUS 1
`define NPU_DEV_GTOA_HAS_STR0    1
`define NPU_DEV_CFG_NPU_ECC_PIPELINE 0
`define NPU_DEV_CFG_NPU_MEM_SECDED 1
`define NPU_DEV_CFG_NPU_MEM_EXPORT_ERR_PORT 1
`define MEM_NPU_VEC_BANK         mem_ts07n0g41p11sacrl256sa24_1024x144_bwe1_bk2_cm2_cd1_pg1_b0r0_wrapper
`define MEM_NPU_ACC_BANK         mem_ts07n0g41p11sacrl256sa24_128x288_bwe1_bk1_cm1_cd1_pg1_b0r0_wrapper
`define CELLLIBRARYCLOCKGATE     HDBSVT08_CKGTPLT_V5Y2_1
`define CELLLIBRARY_SYNC2        HDBSVT08_SYNC2RBMSFQ_Y4_1
`define CELLLIBRARY_SYNC3        HDBSVT08_SYNC3RBMSFQ_Y4_1
`define NPU_REPLACE_CLKGATE      1
`define NPU_SLICE_AXI_HAS_UITF   1
`define NPU_ARC_CFG              npu_arc_se_ad1k_N64_mem_ecc_pg1
`define NPU_ARC_RDF              RDF_ts07_SVT_LVT_area_pg1
`define L1ARC_CFG                npu_arc_se_ad1k_N64_mem_ecc_pg1
`define HS_HAS_MMU               1
`define HS_HAS_ECC               1
`define NPU_CSM_SIZE_PER_GRP     16777216
`define NPU_CSM_BANKS            32
`define NPU_CSM_BANKS_PER_GRP    8
`define NPU_CSM_BANK_SIZE        2097152
`define NPU_CLN_PHYCHAN          3
`define NPU_CLN_SLV_DEV_FAST_WRSP 0
`define NPU_CLN_PERF_OPT         0
`define NPU_STU_HAS_CDC          1
`define NPU_ARC_CFG              npu_arc_se_ad1k_N64_mem_ecc_pg1
`define L2ARC_CFG                npu_arc_se_ad1k_N64_mem_ecc_pg1
`define HS_HAS_MMU               1
`define HS_HAS_ECC               1
`define NPU_HAS_L2ARC            1
`define ARCSYNC_NUM_CLUSTER      3
`define ARCSYNC_MAX_CORES_PER_CL 32
`define ARCSYNC_TYPE_CL_MASK     65536
`define ARCSYNC_NUM_CORE_CL0     18
`define ARCSYNC_TYPE_CL0         0
`define ARCSYNC_ITF_STUB_CL0     0
`define ARCSYNC_PFX_CL0          
`define ARCSYNC_NUM_CORE_CL1     4
`define ARCSYNC_TYPE_CL1         1
`define ARCSYNC_ITF_STUB_CL1     1
`define ARCSYNC_PFX_CL1          v0
`define ARCSYNC_NUM_CORE_CL2     1
`define ARCSYNC_TYPE_CL2         2
`define ARCSYNC_ITF_STUB_CL2     1
`define ARCSYNC_PFX_CL2          h0
`define ARCSYNC_NUM_CORE_CL3     0
`define ARCSYNC_TYPE_CL3         0
`define ARCSYNC_ITF_STUB_CL3     0
`define ARCSYNC_PFX_CL3          
`define ARCSYNC_NUM_CORE_CL4     0
`define ARCSYNC_TYPE_CL4         0
`define ARCSYNC_ITF_STUB_CL4     0
`define ARCSYNC_PFX_CL4          
`define ARCSYNC_NUM_CORE_CL5     0
`define ARCSYNC_TYPE_CL5         0
`define ARCSYNC_ITF_STUB_CL5     0
`define ARCSYNC_PFX_CL5          
`define ARCSYNC_NUM_CORE_CL6     0
`define ARCSYNC_TYPE_CL6         0
`define ARCSYNC_ITF_STUB_CL6     0
`define ARCSYNC_PFX_CL6          
`define ARCSYNC_NUM_CORE_CL7     0
`define ARCSYNC_TYPE_CL7         0
`define ARCSYNC_ITF_STUB_CL7     0
`define ARCSYNC_PFX_CL7          
`define ARCSYNC_NUM_CORE_CL8     0
`define ARCSYNC_TYPE_CL8         0
`define ARCSYNC_ITF_STUB_CL8     0
`define ARCSYNC_PFX_CL8          
`define ARCSYNC_NUM_CORE_CL9     0
`define ARCSYNC_TYPE_CL9         0
`define ARCSYNC_ITF_STUB_CL9     0
`define ARCSYNC_PFX_CL9          
`define ARCSYNC_NUM_CORE_CL10    0
`define ARCSYNC_TYPE_CL10        0
`define ARCSYNC_ITF_STUB_CL10    0
`define ARCSYNC_PFX_CL10         
`define ARCSYNC_NUM_CORE_CL11    0
`define ARCSYNC_TYPE_CL11        0
`define ARCSYNC_ITF_STUB_CL11    0
`define ARCSYNC_PFX_CL11         
`define ARCSYNC_NUM_CORE_CL12    0
`define ARCSYNC_TYPE_CL12        0
`define ARCSYNC_ITF_STUB_CL12    0
`define ARCSYNC_PFX_CL12         
`define ARCSYNC_NUM_CORE_CL13    0
`define ARCSYNC_TYPE_CL13        0
`define ARCSYNC_ITF_STUB_CL13    0
`define ARCSYNC_PFX_CL13         
`define ARCSYNC_NUM_CORE_CL14    0
`define ARCSYNC_TYPE_CL14        0
`define ARCSYNC_ITF_STUB_CL14    0
`define ARCSYNC_PFX_CL14         
`define ARCSYNC_NUM_CORE_CL15    0
`define ARCSYNC_TYPE_CL15        0
`define ARCSYNC_ITF_STUB_CL15    0
`define ARCSYNC_PFX_CL15         
`define ARCSYNC_NUM_ATOMIC_CNT   64
`define ARCSYNC_VIRT_MACHINES    8
`define ARCSYNC_NUM_IRQ_PER_CORE 1
`define ARCSYNC_NUM_EVT_PER_CORE 1
`define ARCSYNC_HAS_PMU          1
`define ARCSYNC_PMU_RESET_PMODE  1
`define ARCSYNC_CORE_CLK_ENA_RST 0
`define ARCSYNC_HAS_PAE40        1
`define ARCSYNC_SAFETY_LEVEL     0
`define ARCSYNC_ARC_DEV          0
`define NPU_DEV_CFG_NU4K5        0
`define NPU_SYS_VPX_CFG          npu64k_fp_csm64_0
`define NPU_DEV_CFG_HOST_AXI_INITIATORS 1
