fifo_write.v,verilog,xil_defaultlib,../../../../jtag_prog.srcs/sources_1/ip/fifo_write/sim/fifo_write.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
