vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/sim/design_1_axi_fifo_mm_s_0_0.vhd" \
"../../../bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/sim/bd_c443_bsip_0.vhd" \

nosort
