---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                12300662800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    12574400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   15316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    31436                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      7440430                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15945430                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      12508000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12321369200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    20706400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   18466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    51766                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      7854637                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16674637                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      20754500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12325636400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4267200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    7095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    10668                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       666998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2759498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4173500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12375089600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    49453200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   41509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    62194                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                61439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles         12348860                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles          12368734                       # Total number of cycles.
system.systolic_array_acc.tickCycles            19874                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     57374643                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                90472143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      49519000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12375380400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      290800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      727                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  148500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        256000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12378166400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2786000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6965                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1081647                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2026647                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2851000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12378909200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      742800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1857                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       229748                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  567248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        740500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12402521600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    23612400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            5880                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 14320                       # Total accelerator cycles
system.switch_cpus.idleCycles                   16280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    23352                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                35679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     32879050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                47369050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      23613000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12402553600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       32000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       80                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12404546800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1993200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      72                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     4983                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       259750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  574750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1774000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12405466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      919200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     2298                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       364899                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  634899                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1068500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12417832400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    12366400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     8925                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                21991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles            41669                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles             47144                       # Total number of cycles.
system.systolic_array_acc.tickCycles             5475                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     29622498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                38802498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      12039000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12417922400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       90000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      225                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        453000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12419544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1621600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4054                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        70500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  363000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1643500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12420102400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      558400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1396                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        79499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  169499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        411501                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12425514000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     5411600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            1500                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  3269                       # Total accelerator cycles
system.switch_cpus.numCycles                     5382                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 8147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      5428900                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 8106400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       5369499                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12425620400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      106400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      266                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       109500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  154500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        277500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                12428266400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2646000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6615                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       623898                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1253898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2710500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                12438447200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    10180800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    8897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    25452                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       781548                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 3909048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      10175000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12441949200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3502000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    2847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     8755                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       287749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1345249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3508000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12442685200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      736000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1840                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       163999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  433999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        680000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12491132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    48446800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           12396                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 31921                       # Total accelerator cycles
system.switch_cpus.idleCycles                   26834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    43910                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                77207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     68161696                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                97974196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      48500500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12491221200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      223                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   63000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         78000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12493077200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1856000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      65                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     4640                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       125500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  350500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1653500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12493737200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      660000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1650                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       116747                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  341747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        807001                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12513798800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    20061600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            7728                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 16942                       # Total accelerator cycles
system.switch_cpus.numCycles                     8016                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                42138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     45309699                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                60452199                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      19709499                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12513888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      223                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        468000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12515647200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1759200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4398                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        25999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      35000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  183499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1582000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12516404800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      757600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1894                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       171999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  464499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        904000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12521469600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     5064800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles             744                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  1776                       # Total accelerator cycles
system.switch_cpus.numCycles                     8414                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 4248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      4050797                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 6075797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4489500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12521559200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      224                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        669500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                12521943200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      384000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      960                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        387500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
final_tick                                12653358800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   131415600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   75861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   328539                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     48731552                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               103969052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     131432000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
