
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014039                       # Number of seconds simulated (Second)
simTicks                                  14038538500                       # Number of ticks simulated (Tick)
finalTick                                452160201500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.08                       # Real time elapsed on the host (Second)
hostTickRate                                451647022                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     782284                       # Number of bytes of host memory used (Byte)
simInsts                                     18330107                       # Number of instructions simulated (Count)
simOps                                       18342767                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   589714                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     590121                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28077077                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.531746                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.652850                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            9      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        679747     29.64%     29.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       672688     29.33%     58.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     58.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       799019     34.84%     93.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       133378      5.82%     99.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         8568      0.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2293409                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        68031     28.80%     28.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        60966     25.81%     54.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     54.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        84401     35.73%     90.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        20281      8.59%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2504      1.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        236187                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         8642      2.43%      2.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       170369     47.87%     50.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     50.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       125052     35.13%     85.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        46931     13.19%     98.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         4929      1.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       355928                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       611716     29.74%     29.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       611722     29.74%     59.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     59.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       714618     34.74%     94.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       113097      5.50%     99.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6064      0.29%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2057222                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         8642      2.43%      2.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       170369     47.87%     50.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     50.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       125052     35.13%     85.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        46931     13.19%     98.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         4929      1.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       355928                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       423245     18.45%     18.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1182577     51.56%     70.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       679747     29.64%     99.66% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         7840      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2293409                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        37109     45.18%     45.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        45011     54.80%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           17      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        82137                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            799028                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       399423                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            355928                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           7858                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       312718                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         43210                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2293409                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               301693                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1411746                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.615567                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            8224                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            8568                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7840                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              728                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            9      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       679747     29.64%     29.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       672688     29.33%     58.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     58.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       799019     34.84%     93.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       133378      5.82%     99.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         8568      0.37%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2293409                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            9      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       669711     75.96%     75.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         5798      0.66%     76.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     76.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       190687     21.63%     98.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         6890      0.78%     99.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         8568      0.97%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        881663                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       170369     56.47%     56.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     56.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        86025     28.51%     84.99% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        45299     15.01%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       301693                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       170369     56.47%     56.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     56.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        86025     28.51%     84.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        45299     15.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       301693                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         8568                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         7840                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          728                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2378                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13497                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               740719                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 740713                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             128997                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 611716                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              603074                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              8642                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             18330107                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               18342767                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.531746                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.652850                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      9050536     49.34%     49.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        84662      0.46%     49.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     49.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       361935      1.97%     51.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        54714      0.30%     52.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       386064      2.10%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       144774      0.79%     54.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       482580      2.63%     57.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        72387      0.39%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4312722     23.51%     81.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2735289     14.91%     96.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       618356      3.37%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         2219      0.01%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        13594      0.07%     99.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        13602      0.07%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         9328      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     18342767                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        7211886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7211886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7211886                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7211886                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        33517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           33517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        33517                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          33517                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1153713000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1153713000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1153713000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1153713000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7245403                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7245403                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7245403                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7245403                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004626                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004626                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004626                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004626                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 34421.726288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34421.726288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 34421.726288                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34421.726288                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        21286                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             21286                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2453                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2453                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2453                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2453                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        31064                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        31064                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        31064                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        31064                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    983187500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    983187500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    983187500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    983187500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 31650.383080                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 31650.383080                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 31650.383080                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 31650.383080                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  31064                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4463586                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4463586                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        27169                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         27169                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    815159500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    815159500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4490755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4490755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 30003.294196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 30003.294196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           79                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           79                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        27090                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        27090                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    785924500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    785924500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29011.609450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29011.609450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2748300                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2748300                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6348                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6348                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    338553500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    338553500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2754648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2754648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002304                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002304                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53332.309389                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53332.309389                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2374                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2374                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3974                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3974                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    197263000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    197263000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001443                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001443                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49638.399597                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49638.399597                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7982101                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              31064                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             256.956638                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          161                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          291                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           14521870                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          14521870                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       401038                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            10238756                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              1530627                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               13504                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            5572370                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3292823                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        5745876                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5745876                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5745876                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5745876                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        56782                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           56782                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        56782                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          56782                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    754029000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    754029000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    754029000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    754029000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5802658                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5802658                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5802658                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5802658                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009786                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009786                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009786                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009786                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13279.366701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13279.366701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13279.366701                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13279.366701                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        56781                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             56781                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        56782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        56782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        56782                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        56782                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    697247000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    697247000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    697247000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    697247000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.009786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.009786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12279.366701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12279.366701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12279.366701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12279.366701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  56781                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5745876                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5745876                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        56782                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         56782                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    754029000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    754029000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5802658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5802658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13279.366701                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13279.366701                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        56782                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        56782                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    697247000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    697247000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.009786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12279.366701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12279.366701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.666122                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16027487                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              56781                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             282.268488                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.666122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          432                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11662098                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11662098                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 18330107                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   18342767                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  56563                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  22597                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     79160                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 56563                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 22597                       # number of overall hits (Count)
system.l2.overallHits::total                    79160                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  219                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 8106                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    8325                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 219                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                8106                       # number of overall misses (Count)
system.l2.overallMisses::total                   8325                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18141000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       688781000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          706922000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18141000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      688781000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         706922000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              56782                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              30703                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 87485                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             56782                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             30703                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                87485                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.264013                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.095159                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.264013                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.095159                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82835.616438                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 84971.749321                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84915.555556                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82835.616438                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 84971.749321                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84915.555556                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3708                       # number of writebacks (Count)
system.l2.writebacks::total                      3708                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              219                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             8106                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                8325                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             219                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            8106                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               8325                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15951000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    607721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      623672000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15951000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    607721000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     623672000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003857                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.264013                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.095159                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003857                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.264013                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.095159                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72835.616438                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 74971.749321                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74915.555556                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72835.616438                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 74971.749321                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74915.555556                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           8869                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          361                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             361                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          361                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           361                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          361                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          361                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      6813500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      6813500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18873.961219                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18873.961219                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           56563                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              56563                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18141000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18141000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        56782                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          56782                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82835.616438                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82835.616438                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15951000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15951000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003857                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003857                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72835.616438                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72835.616438                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1640                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1640                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1976                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1976                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    163662000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      163662000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.546460                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.546460                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82824.898785                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82824.898785                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1976                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1976                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    143902000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    143902000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.546460                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.546460                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72824.898785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72824.898785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20957                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20957                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6130                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6130                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    525119000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    525119000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        27087                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         27087                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.226308                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.226308                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85663.784666                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85663.784666                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6130                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6130                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    463819000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    463819000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.226308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.226308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75663.784666                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75663.784666                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        56781                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            56781                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        56781                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        56781                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        21286                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            21286                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        21286                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        21286                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10214692                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8869                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1151.729846                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     457.515455                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       237.701272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3400.783274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.111698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.058033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.830269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   54                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  628                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2272                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1135                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1414397                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1414397                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3708.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      8031.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001344854500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          214                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          214                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               23688                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3503                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        8325                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3708                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      8325                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3708                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     75                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  8325                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3708                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    8240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      38.453271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.883708                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     27.757758                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               4      1.87%      1.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               2      0.93%      2.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              9      4.21%      7.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            17      7.94%     14.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            15      7.01%     21.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            42     19.63%     41.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            18      8.41%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            18      8.41%     58.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            11      5.14%     63.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             9      4.21%     67.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             9      4.21%     71.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2      0.93%     72.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             2      0.93%     73.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             7      3.27%     77.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             4      1.87%     78.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             2      0.93%     79.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             2      0.93%     80.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             3      1.40%     82.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             7      3.27%     85.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             3      1.40%     86.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             6      2.80%     89.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             5      2.34%     92.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             4      1.87%     93.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             2      0.93%     94.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.47%     95.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            4      1.87%     97.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1      0.47%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-115            2      0.93%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::116-119            2      0.93%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-127            1      0.47%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.345794                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.313139                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.062399                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               76     35.51%     35.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      1.87%     37.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              121     56.54%     93.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               11      5.14%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.47%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.47%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  532800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               237312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              37952668.64852064                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              16904323.76561136                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14038445500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1166662.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       513984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       237568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 998394.526609732187                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 36612358.188140451908                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 16922559.282079115510                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         8106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3708                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6946500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    274752500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 327889014500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31719.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33894.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  88427458.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       518784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         532800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       237312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       237312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         8106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            8325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3708                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3708                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         998395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       36954274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          37952669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       998395                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        998395                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     16904324                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         16904324                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     16904324                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        998395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      36954274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         54856992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 8250                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3712                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               127011500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              41250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          281699000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15395.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34145.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2652                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1378                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            32.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           37.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         7933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    96.520358                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    82.613719                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    86.694317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5710     71.98%     71.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1912     24.10%     96.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          164      2.07%     98.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           56      0.71%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           37      0.47%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      0.18%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           16      0.20%     99.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.14%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13      0.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         7933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            528000                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         237568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               37.610753                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               16.922559                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               33.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        26867820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        14276790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       29752380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       9985860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1108195920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2891747370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2955810720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7036636860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   501.237138                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7654643750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    468780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5915550250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        29788080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        15828945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       29181180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       9390780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1108195920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3484656240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2456351520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7133392665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   508.129295                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6354052000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    468780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7220394500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6349                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3708                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4741                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1976                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1976                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6349                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            361                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25460                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       770112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   770112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8686                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8686    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8686                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            34023000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           45220000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          17135                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         8449                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              83869                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        24994                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        56781                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            14939                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          56782                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         27087                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           361                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          361                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       170345                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        93192                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 263537                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7268032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3327296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                10595328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            8869                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    237312                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             96715                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004580                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.067524                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   96272     99.54%     99.54% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     443      0.46%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               96715                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 452160201500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          165912500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          85173000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          46244481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        175691                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        87845                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             443                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         2831999                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        25245078                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.029149                       # Number of seconds simulated (Second)
simTicks                                  29149257000                       # Number of ticks simulated (Tick)
finalTick                                467270920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.64                       # Real time elapsed on the host (Second)
hostTickRate                                553726129                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     783308                       # Number of bytes of host memory used (Byte)
simInsts                                     29245584                       # Number of instructions simulated (Count)
simOps                                       29258244                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   555555                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     555796                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         58298514                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.993413                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.501652                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          419      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1350446     29.55%     29.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1307619     28.62%     58.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          773      0.02%     58.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1511810     33.08%     91.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       383384      8.39%     99.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        15031      0.33%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4569482                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       135862     29.79%     29.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        93448     20.49%     50.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          356      0.08%     50.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       182429     40.00%     90.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        39237      8.60%     98.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4708      1.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        456044                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          414      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        15581      3.04%      3.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       214131     41.73%     44.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.00%     44.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       196324     38.26%     83.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        80121     15.61%     98.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         6539      1.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       513128                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          414      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1214585     29.53%     29.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1214171     29.52%     59.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          417      0.01%     59.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1329380     32.32%     91.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       344146      8.37%     99.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        10323      0.25%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      4113436                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          414      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        15581      3.04%      3.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       214131     41.73%     44.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.00%     44.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       196324     38.26%     83.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        80121     15.61%     98.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         6539      1.27%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       513128                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       789373     17.27%     17.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2415842     52.87%     70.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1350446     29.55%     99.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        13821      0.30%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4569482                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        90231     53.27%     53.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        79139     46.72%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       169392                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1512229                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       790162                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            513128                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          44963                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       435720                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         77408                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4569482                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               416610                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2865114                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.627011                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           45477                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           15804                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              13821                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1983                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          419      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1350446     29.55%     29.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1307619     28.62%     58.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          773      0.02%     58.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1511810     33.08%     91.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       383384      8.39%     99.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        15031      0.33%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4569482                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          419      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1334995     78.33%     78.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        25204      1.48%     79.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          767      0.05%     79.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       301943     17.72%     97.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        26009      1.53%     99.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        15031      0.88%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1704368                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       214131     51.40%     51.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     51.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       124392     29.86%     81.26% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        78087     18.74%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       416610                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       214131     51.40%     51.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       124392     29.86%     81.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        78087     18.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       416610                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        15804                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        13821                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1983                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3115                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        22361                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1444254                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1444250                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             229666                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1214585                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1199004                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             15581                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             29245584                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               29258244                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.993413                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.501652                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          415      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     15064728     51.49%     51.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       108064      0.37%     51.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.00%     51.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       361935      1.24%     53.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        54714      0.19%     53.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       386064      1.32%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       144774      0.49%     55.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       482580      1.65%     56.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     56.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        72387      0.25%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     56.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      7093148     24.24%     81.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4822391     16.48%     97.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       618356      2.11%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         2219      0.01%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        16237      0.06%     99.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        16245      0.06%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        13981      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     29258244                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       11465576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11465576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11465576                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11465576                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       208094                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          208094                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       208094                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         208094                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10071336000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10071336000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10071336000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10071336000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11673670                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11673670                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11673670                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11673670                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017826                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017826                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017826                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017826                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48398.012437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48398.012437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48398.012437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48398.012437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       143725                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            143725                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3584                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3584                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3584                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3584                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       204510                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       204510                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       204510                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       204510                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9695903500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9695903500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9695903500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9695903500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47410.412694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47410.412694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47410.412694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47410.412694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 204510                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6659995                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6659995                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       169282                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        169282                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8104489500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8104489500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6829277                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6829277                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.024788                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.024788                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47875.671956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47875.671956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1057                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1057                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       168225                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       168225                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7905399000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7905399000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.024633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.024633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46993.009362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46993.009362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4805581                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4805581                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        38812                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        38812                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1966846500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1966846500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4844393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4844393                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50676.247037                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50676.247037                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2527                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2527                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36285                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36285                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1790504500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1790504500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49345.583574                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49345.583574                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14263286                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             205022                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              69.569539                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          308                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          143                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23551850                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23551850                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       678090                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            16930150                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              1530627                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               20768                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            8628452                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           5592333                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       10726801                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10726801                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10726801                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10726801                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        79407                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           79407                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        79407                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          79407                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1073613000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1073613000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1073613000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1073613000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10806208                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10806208                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10806208                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10806208                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.007348                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.007348                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.007348                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.007348                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13520.382334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13520.382334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13520.382334                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13520.382334                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        79406                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             79406                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        79407                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        79407                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        79407                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        79407                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    994206000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    994206000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    994206000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    994206000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.007348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.007348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.007348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.007348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12520.382334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12520.382334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12520.382334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12520.382334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  79406                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10726801                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10726801                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        79407                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         79407                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1073613000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1073613000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10806208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10806208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.007348                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.007348                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13520.382334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13520.382334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        79407                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        79407                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    994206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    994206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.007348                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.007348                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12520.382334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12520.382334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.839201                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             48787633                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              79918                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             610.471145                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.839201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999686                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999686                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          430                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           21691823                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          21691823                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 29245584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   29258244                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   415                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  78825                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 105095                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    183920                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 78825                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                105095                       # number of overall hits (Count)
system.l2.overallHits::total                   183920                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  582                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                99054                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   99636                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 582                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               99054                       # number of overall misses (Count)
system.l2.overallMisses::total                  99636                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        47411500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8266530000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8313941500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       47411500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8266530000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8313941500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              79407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             204149                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                283556                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             79407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            204149                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               283556                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.007329                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.485204                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.351380                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.007329                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.485204                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.351380                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81463.058419                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83454.782240                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83443.148059                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81463.058419                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83454.782240                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83443.148059                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                46669                       # number of writebacks (Count)
system.l2.writebacks::total                     46669                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              582                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            99054                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               99636                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             582                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           99054                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              99636                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     41591500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7275990000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7317581500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     41591500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7275990000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7317581500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.007329                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.485204                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.351380                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.007329                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.485204                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.351380                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71463.058419                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73454.782240                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73443.148059                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71463.058419                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73454.782240                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73443.148059                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         100593                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          361                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             361                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          361                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           361                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          361                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          361                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      6813500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      6813500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18873.961219                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18873.961219                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           78825                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              78825                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           582                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              582                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     47411500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     47411500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        79407                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          79407                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.007329                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.007329                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81463.058419                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81463.058419                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          582                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          582                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     41591500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     41591500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.007329                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.007329                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71463.058419                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71463.058419                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20026                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20026                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            15901                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               15901                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1510696500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1510696500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          35927                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             35927                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.442592                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.442592                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95006.383246                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95006.383246                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        15901                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           15901                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1351686500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1351686500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.442592                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.442592                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85006.383246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85006.383246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          85069                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             85069                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        83153                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           83153                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6755833500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6755833500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       168222                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        168222                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.494305                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.494305                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81245.817950                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81245.817950                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        83153                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        83153                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5924303500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5924303500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.494305                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.494305                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71245.817950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71245.817950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        79406                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            79406                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        79406                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        79406                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       143725                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           143725                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       143725                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       143725                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11207794                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     104689                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     107.057991                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     259.532563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       135.036416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3701.431021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.063362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.032968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.903670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  180                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  337                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2385                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1191                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4643257                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4643257                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     46669.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       582.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     98692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002109498250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2743                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2743                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              249027                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              43978                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       99636                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      46670                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     99636                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    46670                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    362                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 99636                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                46670                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   94207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      36.195042                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.794910                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     90.613121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2717     99.05%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.15%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            6      0.22%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.15%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            2      0.07%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.018593                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.986685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.045649                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1360     49.58%     49.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               80      2.92%     52.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1200     43.75%     96.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               99      3.61%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.11%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   23168                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6376704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2986880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              218760430.15436035                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              102468478.01300733                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   29149191000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     199234.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        37248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6316288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2987648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1277837.030288627837                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 216687787.273617297411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 102494825.168271005154                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          582                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        99054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        46670                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17700500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3196792750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 694218031500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30413.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32273.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  14875038.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        37248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6339456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6376704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        37248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        37248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2986880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2986880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        99054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           99636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        46670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          46670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1277837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      217482593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         218760430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1277837                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1277837                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    102468478                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        102468478                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    102468478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1277837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     217482593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        321228908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                99274                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               46682                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1353105750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             496370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3214493250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13630.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32380.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57830                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11337                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        76784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.640342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.142713                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   135.023845                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        49868     64.95%     64.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18716     24.37%     89.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5624      7.32%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1049      1.37%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          269      0.35%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          100      0.13%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           87      0.11%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           71      0.09%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1000      1.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        76784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6353536                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2987648                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              217.965624                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              102.494825                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       277953060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       147724170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      357956760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     125186040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2301212160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8528497890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4011588960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   15750119040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   540.326604                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10346593250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    973440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17829659250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       270341820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       143671110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      350888160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     118494000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2301212160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   9185440560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3458206560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   15828254370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   543.007129                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8905012500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    973440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19275492500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               83735                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         46670                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             53105                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15901                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15901                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          83735                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            361                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       299408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  299408                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9363584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9363584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              99997                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    99997    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                99997                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           417127000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          536327000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         199772                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        99775                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             247629                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       190394                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        79406                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           114709                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             35927                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            35927                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          79407                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        168222                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           361                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          361                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       238220                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       613530                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 851750                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10164032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22263936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                32427968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          100593                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2986816                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            384510                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002239                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047267                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  383649     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     861      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              384510                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 467270920000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          507047500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         119110500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         306413481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        567833                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       283916                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             861                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        16344348                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        41954166                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
