\doxysection{Referencia de la estructura FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}
\hypertarget{struct_f_m_c___bank5__6___type_def}{}\label{struct_f_m_c___bank5__6___type_def}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}{SDCR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}{SDTR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{SDCMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{SDRTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{SDSR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Flexible Memory Controller Bank5\+\_\+6. 

\label{doc-variable-members}
\Hypertarget{struct_f_m_c___bank5__6___type_def_doc-variable-members}
\doxysubsection{Documentaci칩n de campos}
\Hypertarget{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCMR@{SDCMR}}
\index{SDCMR@{SDCMR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCMR}{SDCMR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCMR}

SDRAM Command Mode register, Address offset\+: 0x150 \Hypertarget{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCR@{SDCR}}
\index{SDCR@{SDCR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCR}{SDCR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCR\mbox{[}2\mbox{]}}

SDRAM Control registers , Address offset\+: 0x140-\/0x144 \Hypertarget{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDRTR@{SDRTR}}
\index{SDRTR@{SDRTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDRTR}{SDRTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDRTR}

SDRAM Refresh Timer register, Address offset\+: 0x154 \Hypertarget{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDSR@{SDSR}}
\index{SDSR@{SDSR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDSR}{SDSR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDSR}

SDRAM Status register, Address offset\+: 0x158 \Hypertarget{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDTR@{SDTR}}
\index{SDTR@{SDTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDTR}{SDTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDTR\mbox{[}2\mbox{]}}

SDRAM Timing registers , Address offset\+: 0x148-\/0x14C 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Matias D/\+Documents/\+Proyecto\+\_\+\+Final/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
