Protel Design System Design Rule Check
PCB File : D:\KHKT-Burning-Alarm-2022\Hardware\Master_Project\Master.PcbDoc
Date     : 10/3/2022
Time     : 10:41:53 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.441mil < 10mil) Between Pad C10-2(2300mil,2054mil) on Top Layer And Via (2300mil,2000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.378mil < 10mil) Between Pad C14-1(1615mil,1345mil) on Top Layer And Via (1600mil,1400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad IC1-2(2390mil,1470.945mil) on Top Layer And Pad IC1-3(2427.401mil,1470.945mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad IC2-2(2215mil,1475.945mil) on Top Layer And Pad IC2-3(2252.401mil,1475.945mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad J2-1(1181.842mil,2915.669mil) on Top Layer And Pad J2-2(1181.842mil,2890.079mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.409mil < 10mil) Between Pad J2-4(1181.842mil,2838.898mil) on Top Layer And Pad J2-5(1181.842mil,2814.488mil) on Top Layer [Top Solder] Mask Sliver [6.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-1(3417.441mil,1932.441mil) on Top Layer And Pad U2-6(3417.441mil,1982.441mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-2(3417.441mil,2032.441mil) on Top Layer And Pad U2-6(3417.441mil,1982.441mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-3(3417.441mil,2132.441mil) on Top Layer And Pad U2-7(3417.441mil,2082.441mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-10(2486.968mil,3018.032mil) on Top Layer And Pad U3-9(2486.968mil,3068.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-11(2486.968mil,2968.032mil) on Top Layer And Pad U3-12(2486.968mil,2918.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-12(2486.968mil,2918.032mil) on Top Layer And Pad U3-13(2486.968mil,2868.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-15(2596.614mil,2778.661mil) on Top Layer And Pad U3-16(2646.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-17(2696.614mil,2778.661mil) on Top Layer And Pad U3-18(2746.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-18(2746.614mil,2778.661mil) on Top Layer And Pad U3-19(2796.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-2(2486.968mil,3418.032mil) on Top Layer And Pad U3-3(2486.968mil,3368.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-20(2846.614mil,2778.661mil) on Top Layer And Pad U3-21(2896.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-21(2896.614mil,2778.661mil) on Top Layer And Pad U3-22(2946.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-23(2996.614mil,2778.661mil) on Top Layer And Pad U3-24(3046.614mil,2778.661mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-26(3156.26mil,2868.032mil) on Top Layer And Pad U3-27(3156.26mil,2918.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-27(3156.26mil,2918.032mil) on Top Layer And Pad U3-28(3156.26mil,2968.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.39mil < 10mil) Between Pad U3-27(3156.26mil,2918.032mil) on Top Layer And Via (3085mil,2915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-29(3156.26mil,3018.032mil) on Top Layer And Pad U3-30(3156.26mil,3068.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-3(2486.968mil,3368.032mil) on Top Layer And Pad U3-4(2486.968mil,3318.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-30(3156.26mil,3068.032mil) on Top Layer And Pad U3-31(3156.26mil,3118.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-32(3156.26mil,3168.032mil) on Top Layer And Pad U3-33(3156.26mil,3218.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-33(3156.26mil,3218.032mil) on Top Layer And Pad U3-34(3156.26mil,3268.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-35(3156.26mil,3318.032mil) on Top Layer And Pad U3-36(3156.26mil,3368.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-36(3156.26mil,3368.032mil) on Top Layer And Pad U3-37(3156.26mil,3418.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-5(2486.968mil,3268.032mil) on Top Layer And Pad U3-6(2486.968mil,3218.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-6(2486.968mil,3218.032mil) on Top Layer And Pad U3-7(2486.968mil,3168.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-8(2486.968mil,3118.032mil) on Top Layer And Pad U3-9(2486.968mil,3068.032mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.35mil < 10mil) Between Pad U4-13(1495mil,3010.472mil) on Top Layer And Via (1495mil,2957mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.878mil < 10mil) Between Pad U4-4(1495mil,2790mil) on Top Layer And Via (1495mil,2740mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.878mil]
Rule Violations :34

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (1064.842mil,2780.413mil) on Top Overlay And Pad J2-5(1065mil,2708.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1135mil,1430.828mil) on Top Overlay And Pad SW1-1(1135mil,1530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1135mil,1430.828mil) on Top Overlay And Pad SW1-2(1135mil,1330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.226mil < 10mil) Between Arc (1326.032mil,2836.642mil) on Top Overlay And Pad U4-1(1345mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.322mil < 10mil) Between Arc (1329.965mil,2959.897mil) on Top Overlay And Pad U4-16(1345mil,3010.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.257mil < 10mil) Between Arc (1712.004mil,2961.866mil) on Top Overlay And Pad U4-9(1695mil,3010.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Arc (1713.968mil,2836.642mil) on Top Overlay And Pad U4-8(1695mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (1863mil,2863mil) on Top Overlay And Pad Q3-1(1825.787mil,2862.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (1863mil,3003mil) on Top Overlay And Pad Q4-1(1825.787mil,3002.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3068.701mil,2497.087mil) on Top Overlay And Pad R4-2(3105mil,2520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (3563mil,1503mil) on Top Overlay And Pad Q2-1(3525.787mil,1502.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (4053mil,1397mil) on Top Overlay And Pad Q1-1(4052.402mil,1434.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad 1-1(1456mil,3461mil) on Multi-Layer And Track (1501mil,3461mil)(1656mil,3461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 1-2(1701mil,3266mil) on Multi-Layer And Track (1502mil,3261mil)(1656mil,3261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 1-2(1701mil,3266mil) on Multi-Layer And Track (1695mil,3246mil)(1696mil,3247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 1-2(1701mil,3266mil) on Multi-Layer And Track (1696mil,3311mil)(1696mil,3406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.577mil < 10mil) Between Pad 1-3(1704mil,3458mil) on Multi-Layer And Track (1501mil,3461mil)(1656mil,3461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.556mil < 10mil) Between Pad 1-4(1450mil,3270mil) on Multi-Layer And Track (1471mil,3311mil)(1471mil,3406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad 2-1(1086mil,3466mil) on Multi-Layer And Track (1131mil,3466mil)(1286mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 2-2(1331mil,3271mil) on Multi-Layer And Track (1132mil,3266mil)(1286mil,3266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 2-2(1331mil,3271mil) on Multi-Layer And Track (1325mil,3251mil)(1326mil,3252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 2-2(1331mil,3271mil) on Multi-Layer And Track (1326mil,3316mil)(1326mil,3411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.577mil < 10mil) Between Pad 2-3(1334mil,3463mil) on Multi-Layer And Track (1131mil,3466mil)(1286mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.556mil < 10mil) Between Pad 2-4(1080mil,3275mil) on Multi-Layer And Track (1101mil,3316mil)(1101mil,3411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad 3-1(1825mil,3460mil) on Multi-Layer And Track (1870mil,3460mil)(2025mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 3-2(2070mil,3265mil) on Multi-Layer And Track (1871mil,3260mil)(2025mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad 3-2(2070mil,3265mil) on Multi-Layer And Track (2064mil,3245mil)(2065mil,3246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad 3-2(2070mil,3265mil) on Multi-Layer And Track (2065mil,3310mil)(2065mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.577mil < 10mil) Between Pad 3-3(2073mil,3457mil) on Multi-Layer And Track (1870mil,3460mil)(2025mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.556mil < 10mil) Between Pad 3-4(1819mil,3269mil) on Multi-Layer And Track (1840mil,3310mil)(1840mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(3740mil,1506.614mil) on Top Layer And Track (3690mil,1300mil)(3690mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-1(3740mil,1506.614mil) on Top Layer And Track (3690mil,1540mil)(3790mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(3740mil,1506.614mil) on Top Layer And Track (3790mil,1300mil)(3790mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(3740mil,1333.386mil) on Top Layer And Track (3690mil,1300mil)(3690mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-2(3740mil,1333.386mil) on Top Layer And Track (3690mil,1300mil)(3790mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(3740mil,1333.386mil) on Top Layer And Track (3790mil,1300mil)(3790mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-1(2200mil,2054mil) on Top Layer And Track (2170mil,2019mil)(2170mil,2089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(2200mil,2054mil) on Top Layer And Track (2170mil,2019mil)(2235.559mil,2019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(2200mil,2054mil) on Top Layer And Track (2170mil,2089mil)(2235.559mil,2089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C10-1(2200mil,2054mil) on Top Layer And Track (2235mil,2089mil)(2330mil,2089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(2300mil,2054mil) on Top Layer And Track (2235mil,2089mil)(2330mil,2089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(2300mil,2054mil) on Top Layer And Track (2237mil,2019mil)(2330mil,2019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-2(2300mil,2054mil) on Top Layer And Track (2330mil,2019mil)(2330mil,2089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(2845mil,1615mil) on Top Layer And Track (2810mil,1579.441mil)(2810mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C1-1(2845mil,1615mil) on Top Layer And Track (2810mil,1645mil)(2880mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C1-1(2845mil,1615mil) on Top Layer And Track (2880mil,1485mil)(2880mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(2845mil,1615mil) on Top Layer And Track (2880mil,1579.441mil)(2880mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C11-1(3286mil,2220mil) on Bottom Layer And Track (3251mil,2090mil)(3251mil,2185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(3286mil,2220mil) on Bottom Layer And Track (3251mil,2184.441mil)(3251mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-1(3286mil,2220mil) on Bottom Layer And Track (3251mil,2250mil)(3321mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(3286mil,2220mil) on Bottom Layer And Track (3321mil,2184.441mil)(3321mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(3286mil,2120mil) on Bottom Layer And Track (3251mil,2090mil)(3251mil,2185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-2(3286mil,2120mil) on Bottom Layer And Track (3251mil,2090mil)(3321mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(3286mil,2120mil) on Bottom Layer And Track (3321mil,2090mil)(3321mil,2183mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-2(2845mil,1515mil) on Top Layer And Track (2810mil,1485mil)(2810mil,1578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C1-2(2845mil,1515mil) on Top Layer And Track (2810mil,1485mil)(2880mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-2(2845mil,1515mil) on Top Layer And Track (2880mil,1485mil)(2880mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(3694mil,2125mil) on Bottom Layer And Track (3659mil,2095mil)(3659mil,2160.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C12-1(3694mil,2125mil) on Bottom Layer And Track (3659mil,2095mil)(3729mil,2095mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(3694mil,2125mil) on Bottom Layer And Track (3729mil,2095mil)(3729mil,2160.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C12-1(3694mil,2125mil) on Bottom Layer And Track (3729mil,2160mil)(3729mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-1(1615mil,1345mil) on Top Layer And Track (1580mil,1315mil)(1580mil,1380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C14-1(1615mil,1345mil) on Top Layer And Track (1580mil,1315mil)(1650mil,1315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C14-1(1615mil,1345mil) on Top Layer And Track (1580mil,1380mil)(1580mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-1(1615mil,1345mil) on Top Layer And Track (1650mil,1315mil)(1650mil,1380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(1615mil,1445mil) on Top Layer And Track (1580mil,1380mil)(1580mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C14-2(1615mil,1445mil) on Top Layer And Track (1580mil,1475mil)(1650mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(1615mil,1445mil) on Top Layer And Track (1650mil,1382mil)(1650mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C15-1(1625mil,3384mil) on Bottom Layer And Track (1495mil,3419mil)(1590mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(1625mil,3384mil) on Bottom Layer And Track (1589.441mil,3349mil)(1655mil,3349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(1625mil,3384mil) on Bottom Layer And Track (1589.441mil,3419mil)(1655mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-1(1625mil,3384mil) on Bottom Layer And Track (1655mil,3349mil)(1655mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-2(1525mil,3384mil) on Bottom Layer And Track (1495mil,3349mil)(1495mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(1525mil,3384mil) on Bottom Layer And Track (1495mil,3349mil)(1588mil,3349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(1525mil,3384mil) on Bottom Layer And Track (1495mil,3419mil)(1590mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-1(2600mil,3341mil) on Bottom Layer And Track (2570mil,3306mil)(2570mil,3376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(2600mil,3341mil) on Bottom Layer And Track (2570mil,3306mil)(2635.559mil,3306mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(2600mil,3341mil) on Bottom Layer And Track (2570mil,3376mil)(2635.559mil,3376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C16-1(2600mil,3341mil) on Bottom Layer And Track (2635mil,3306mil)(2730mil,3306mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(2700mil,3341mil) on Bottom Layer And Track (2635mil,3306mil)(2730mil,3306mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(2700mil,3341mil) on Bottom Layer And Track (2637mil,3376mil)(2730mil,3376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-2(2700mil,3341mil) on Bottom Layer And Track (2730mil,3306mil)(2730mil,3376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C18-1(1255mil,3384mil) on Bottom Layer And Track (1125mil,3419mil)(1220mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(1255mil,3384mil) on Bottom Layer And Track (1219.441mil,3349mil)(1285mil,3349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(1255mil,3384mil) on Bottom Layer And Track (1219.441mil,3419mil)(1285mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-1(1255mil,3384mil) on Bottom Layer And Track (1285mil,3349mil)(1285mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-2(1155mil,3384mil) on Bottom Layer And Track (1125mil,3349mil)(1125mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(1155mil,3384mil) on Bottom Layer And Track (1125mil,3349mil)(1218mil,3349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(1155mil,3384mil) on Bottom Layer And Track (1125mil,3419mil)(1220mil,3419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C19-1(3376mil,3425mil) on Bottom Layer And Track (3341mil,3295mil)(3341mil,3390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-1(3376mil,3425mil) on Bottom Layer And Track (3341mil,3389.441mil)(3341mil,3455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C19-1(3376mil,3425mil) on Bottom Layer And Track (3341mil,3455mil)(3411mil,3455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-1(3376mil,3425mil) on Bottom Layer And Track (3411mil,3389.441mil)(3411mil,3455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C20-1(1450mil,3086mil) on Top Layer And Track (1320mil,3051mil)(1415mil,3051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-1(1450mil,3086mil) on Top Layer And Track (1414.441mil,3051mil)(1480mil,3051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-1(1450mil,3086mil) on Top Layer And Track (1414.441mil,3121mil)(1480mil,3121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C20-1(1450mil,3086mil) on Top Layer And Track (1480mil,3051mil)(1480mil,3121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C20-2(1350mil,3086mil) on Top Layer And Track (1320mil,3051mil)(1320mil,3121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-2(1350mil,3086mil) on Top Layer And Track (1320mil,3051mil)(1415mil,3051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-2(1350mil,3086mil) on Top Layer And Track (1320mil,3121mil)(1413mil,3121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-1(3869mil,1435mil) on Top Layer And Track (3834mil,1399.441mil)(3834mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C2-1(3869mil,1435mil) on Top Layer And Track (3834mil,1465mil)(3904mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C2-1(3869mil,1435mil) on Top Layer And Track (3904mil,1305mil)(3904mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-1(3869mil,1435mil) on Top Layer And Track (3904mil,1399.441mil)(3904mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C21-1(1995mil,3379mil) on Bottom Layer And Track (1865mil,3414mil)(1960mil,3414mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-1(1995mil,3379mil) on Bottom Layer And Track (1959.441mil,3344mil)(2025mil,3344mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-1(1995mil,3379mil) on Bottom Layer And Track (1959.441mil,3414mil)(2025mil,3414mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C21-1(1995mil,3379mil) on Bottom Layer And Track (2025mil,3344mil)(2025mil,3414mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C21-2(1895mil,3379mil) on Bottom Layer And Track (1865mil,3344mil)(1865mil,3414mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-2(1895mil,3379mil) on Bottom Layer And Track (1865mil,3344mil)(1958mil,3344mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-2(1895mil,3379mil) on Bottom Layer And Track (1865mil,3414mil)(1960mil,3414mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(3869mil,1335mil) on Top Layer And Track (3834mil,1305mil)(3834mil,1398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C2-2(3869mil,1335mil) on Top Layer And Track (3834mil,1305mil)(3904mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(3869mil,1335mil) on Top Layer And Track (3904mil,1305mil)(3904mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(2061mil,1345mil) on Top Layer And Track (2026mil,1315mil)(2026mil,1380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-1(2061mil,1345mil) on Top Layer And Track (2026mil,1315mil)(2096mil,1315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C3-1(2061mil,1345mil) on Top Layer And Track (2026mil,1380mil)(2026mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(2061mil,1345mil) on Top Layer And Track (2096mil,1315mil)(2096mil,1380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(2061mil,1445mil) on Top Layer And Track (2026mil,1380mil)(2026mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-2(2061mil,1445mil) on Top Layer And Track (2026mil,1475mil)(2096mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(2061mil,1445mil) on Top Layer And Track (2096mil,1382mil)(2096mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-2(2565mil,1499mil) on Bottom Layer And Track (2535mil,1464mil)(2535mil,1534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(2565mil,1499mil) on Bottom Layer And Track (2535mil,1464mil)(2628mil,1464mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(2565mil,1499mil) on Bottom Layer And Track (2535mil,1534mil)(2630mil,1534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C6-1(2665mil,1584mil) on Bottom Layer And Track (2535mil,1619mil)(2630mil,1619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-1(2665mil,1584mil) on Bottom Layer And Track (2629.441mil,1549mil)(2695mil,1549mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-1(2665mil,1584mil) on Bottom Layer And Track (2629.441mil,1619mil)(2695mil,1619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C6-1(2665mil,1584mil) on Bottom Layer And Track (2695mil,1549mil)(2695mil,1619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C6-2(2565mil,1584mil) on Bottom Layer And Track (2535mil,1549mil)(2535mil,1619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-2(2565mil,1584mil) on Bottom Layer And Track (2535mil,1549mil)(2628mil,1549mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-2(2565mil,1584mil) on Bottom Layer And Track (2535mil,1619mil)(2630mil,1619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C7-1(2665mil,1669mil) on Bottom Layer And Track (2535mil,1704mil)(2630mil,1704mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(2665mil,1669mil) on Bottom Layer And Track (2629.441mil,1634mil)(2695mil,1634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(2665mil,1669mil) on Bottom Layer And Track (2629.441mil,1704mil)(2695mil,1704mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-1(2665mil,1669mil) on Bottom Layer And Track (2695mil,1634mil)(2695mil,1704mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-2(2565mil,1669mil) on Bottom Layer And Track (2535mil,1634mil)(2535mil,1704mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(2565mil,1669mil) on Bottom Layer And Track (2535mil,1634mil)(2628mil,1634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(2565mil,1669mil) on Bottom Layer And Track (2535mil,1704mil)(2630mil,1704mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(1575mil,2523.74mil) on Top Layer And Track (1575mil,2456.811mil)(1575mil,2464.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1510mil,2305mil)(1565mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1555.315mil,2429.252mil)(1594.685mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1555.315mil,2456.811mil)(1575mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1565mil,2297.362mil)(1565mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1575mil,2425.315mil)(1575mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1575mil,2429.252mil)(1590.748mil,2456.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1585mil,2297.362mil)(1585mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(1575mil,2366.26mil) on Top Layer And Track (1585mil,2305mil)(1640mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-1(1395mil,2361.26mil) on Top Layer And Track (1395mil,2420.315mil)(1395mil,2428.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1330mil,2580mil)(1385mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1375.315mil,2455.748mil)(1414.685mil,2455.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1379.252mil,2428.189mil)(1395mil,2455.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1385mil,2580mil)(1385mil,2587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1395mil,2455.748mil)(1395mil,2459.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1395mil,2455.748mil)(1414.685mil,2428.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1405mil,2580mil)(1405mil,2587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(1395mil,2518.74mil) on Top Layer And Track (1405mil,2580mil)(1460mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-1(1745mil,2523.74mil) on Top Layer And Track (1745mil,2456.811mil)(1745mil,2464.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1680mil,2305mil)(1735mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1725.315mil,2429.252mil)(1764.685mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1725.315mil,2456.811mil)(1745mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1735mil,2297.362mil)(1735mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1745mil,2425.315mil)(1745mil,2429.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1745mil,2429.252mil)(1760.748mil,2456.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1755mil,2297.362mil)(1755mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(1745mil,2366.26mil) on Top Layer And Track (1755mil,2305mil)(1810mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-1(2352.598mil,1470.945mil) on Top Layer And Track (2329.961mil,1495.551mil)(2329.961mil,1564.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-3(2427.401mil,1470.945mil) on Top Layer And Track (2450.039mil,1495.551mil)(2450.039mil,1564.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-4(2427.401mil,1589.055mil) on Top Layer And Track (2450.039mil,1495.551mil)(2450.039mil,1564.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-5(2352.598mil,1589.055mil) on Top Layer And Track (2329.961mil,1495.551mil)(2329.961mil,1564.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC2-1(2177.598mil,1475.945mil) on Top Layer And Track (2154.961mil,1500.551mil)(2154.961mil,1569.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC2-3(2252.401mil,1475.945mil) on Top Layer And Track (2275.039mil,1500.551mil)(2275.039mil,1569.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC2-4(2252.401mil,1594.055mil) on Top Layer And Track (2275.039mil,1500.551mil)(2275.039mil,1569.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC2-5(2177.598mil,1594.055mil) on Top Layer And Track (2154.961mil,1500.551mil)(2154.961mil,1569.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J2-5(1065mil,2708.976mil) on Top Layer And Track (1112.039mil,2709.488mil)(1181.842mil,2709.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J2-5(1065mil,2708.976mil) on Top Layer And Track (966.842mil,2709.488mil)(1017mil,2709.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J2-5(1065mil,3020mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J2-5(1065mil,3020mil) on Top Layer And Track (1045.158mil,2947.106mil)(1064.842mil,2974.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J2-5(1065mil,3020mil) on Top Layer And Track (1064.842mil,2974.665mil)(1084.527mil,2947.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J2-5(1065mil,3020mil) on Top Layer And Track (1112.039mil,3019.488mil)(1182.843mil,3019.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J2-5(1065mil,3020mil) on Top Layer And Track (966.842mil,3019.488mil)(1017mil,3019.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3530mil,1340mil) on Top Layer And Track (3530mil,1305mil)(3530mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3530mil,1340mil) on Top Layer And Track (3530mil,1305mil)(3620mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3530mil,1340mil) on Top Layer And Track (3530mil,1370mil)(3530mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3530mil,1340mil) on Top Layer And Track (3530mil,1375mil)(3620mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3620mil,1340mil) on Top Layer And Track (3530mil,1305mil)(3620mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3620mil,1340mil) on Top Layer And Track (3530mil,1375mil)(3620mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3620mil,1340mil) on Top Layer And Track (3620mil,1305mil)(3620mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3620mil,1340mil) on Top Layer And Track (3620mil,1370mil)(3620mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(1715mil,1535mil) on Top Layer And Track (1625mil,1500mil)(1715mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(1715mil,1535mil) on Top Layer And Track (1625mil,1570mil)(1715mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(1715mil,1535mil) on Top Layer And Track (1715mil,1500mil)(1715mil,1505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(1715mil,1535mil) on Top Layer And Track (1715mil,1565mil)(1715mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(1625mil,1535mil) on Top Layer And Track (1625mil,1500mil)(1625mil,1505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(1625mil,1535mil) on Top Layer And Track (1625mil,1500mil)(1715mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(1625mil,1535mil) on Top Layer And Track (1625mil,1565mil)(1625mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(1625mil,1535mil) on Top Layer And Track (1625mil,1570mil)(1715mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2295mil,3385mil) on Top Layer And Track (2260mil,3385mil)(2260mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2295mil,3385mil) on Top Layer And Track (2260mil,3385mil)(2265mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2295mil,3385mil) on Top Layer And Track (2325mil,3385mil)(2330mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2295mil,3385mil) on Top Layer And Track (2330mil,3385mil)(2330mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2295mil,3475mil) on Top Layer And Track (2260mil,3385mil)(2260mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2295mil,3475mil) on Top Layer And Track (2260mil,3475mil)(2265mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2295mil,3475mil) on Top Layer And Track (2325mil,3475mil)(2330mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2295mil,3475mil) on Top Layer And Track (2330mil,3385mil)(2330mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2200mil,3385mil) on Top Layer And Track (2165mil,3385mil)(2165mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2200mil,3385mil) on Top Layer And Track (2165mil,3385mil)(2170mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2200mil,3385mil) on Top Layer And Track (2230mil,3385mil)(2235mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2200mil,3385mil) on Top Layer And Track (2235mil,3385mil)(2235mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2200mil,3475mil) on Top Layer And Track (2165mil,3385mil)(2165mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2200mil,3475mil) on Top Layer And Track (2165mil,3475mil)(2170mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2200mil,3475mil) on Top Layer And Track (2230mil,3475mil)(2235mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2200mil,3475mil) on Top Layer And Track (2235mil,3385mil)(2235mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad P1-1(3020.394mil,1426.337mil) on Top Layer And Track (2952.047mil,1430.628mil)(2992.086mil,1430.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad P1-1(3020.394mil,1426.337mil) on Top Layer And Track (3050.157mil,1430.983mil)(3090.197mil,1430.983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(4052.402mil,1434.213mil) on Top Layer And Track (3956mil,1430mil)(4074mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q1-1(4052.402mil,1434.213mil) on Top Layer And Track (4074mil,1333mil)(4074mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q1-2(3978mil,1434mil) on Top Layer And Track (3956mil,1333mil)(3956mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(3978mil,1434mil) on Top Layer And Track (3956mil,1430mil)(4074mil,1430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(4015mil,1335.787mil) on Top Layer And Track (3956mil,1333mil)(4074mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(3525.787mil,1502.402mil) on Top Layer And Track (3530mil,1406mil)(3530mil,1524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q2-1(3525.787mil,1502.402mil) on Top Layer And Track (3530mil,1524mil)(3627mil,1524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(3526mil,1428mil) on Top Layer And Track (3530mil,1406mil)(3530mil,1524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q2-2(3526mil,1428mil) on Top Layer And Track (3530mil,1406mil)(3627mil,1406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(3624.213mil,1465mil) on Top Layer And Track (3627mil,1406mil)(3627mil,1524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-1(1825.787mil,2862.402mil) on Top Layer And Track (1830mil,2766mil)(1830mil,2884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q3-1(1825.787mil,2862.402mil) on Top Layer And Track (1830mil,2884mil)(1927mil,2884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(1826mil,2788mil) on Top Layer And Track (1830mil,2766mil)(1830mil,2884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q3-2(1826mil,2788mil) on Top Layer And Track (1830mil,2766mil)(1927mil,2766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(1924.213mil,2825mil) on Top Layer And Track (1927mil,2766mil)(1927mil,2884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-1(1825.787mil,3002.402mil) on Top Layer And Track (1830mil,2906mil)(1830mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q4-1(1825.787mil,3002.402mil) on Top Layer And Track (1830mil,3024mil)(1927mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-2(1826mil,2928mil) on Top Layer And Track (1830mil,2906mil)(1830mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q4-2(1826mil,2928mil) on Top Layer And Track (1830mil,2906mil)(1927mil,2906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-3(1924.213mil,2965mil) on Top Layer And Track (1927mil,2906mil)(1927mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(3875mil,2225mil) on Bottom Layer And Track (3841mil,2110.002mil)(3841mil,2250.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(3875mil,2225mil) on Bottom Layer And Track (3841mil,2250.002mil)(3908mil,2250.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(3875mil,2225mil) on Bottom Layer And Track (3850mil,2163mil)(3850mil,2197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(3875mil,2225mil) on Bottom Layer And Track (3900mil,2163mil)(3900mil,2197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(3875mil,2225mil) on Bottom Layer And Track (3908mil,2110.002mil)(3908mil,2250.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(3964.998mil,1540mil) on Top Layer And Track (3940mil,1506mil)(3940mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(3964.998mil,1540mil) on Top Layer And Track (3940mil,1506mil)(4080mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(3964.998mil,1540mil) on Top Layer And Track (3940mil,1573mil)(4080mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3964.998mil,1540mil) on Top Layer And Track (3992.998mil,1515mil)(4026.998mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3964.998mil,1540mil) on Top Layer And Track (3992.998mil,1565mil)(4026.998mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2270.002mil,1380mil) on Top Layer And Track (2155mil,1347mil)(2295mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2270.002mil,1380mil) on Top Layer And Track (2155mil,1414mil)(2295mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2270.002mil,1380mil) on Top Layer And Track (2208.002mil,1355mil)(2242.002mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2270.002mil,1380mil) on Top Layer And Track (2208.002mil,1405mil)(2242.002mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2270.002mil,1380mil) on Top Layer And Track (2295mil,1347mil)(2295mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2180.002mil,1380mil) on Top Layer And Track (2155mil,1347mil)(2155mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2180.002mil,1380mil) on Top Layer And Track (2155mil,1347mil)(2295mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2180.002mil,1380mil) on Top Layer And Track (2155mil,1414mil)(2295mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2180.002mil,1380mil) on Top Layer And Track (2208.002mil,1355mil)(2242.002mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2180.002mil,1380mil) on Top Layer And Track (2208.002mil,1405mil)(2242.002mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(4054.998mil,1540mil) on Top Layer And Track (3940mil,1506mil)(4080mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(4054.998mil,1540mil) on Top Layer And Track (3940mil,1573mil)(4080mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(4054.998mil,1540mil) on Top Layer And Track (3992.998mil,1515mil)(4026.998mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(4054.998mil,1540mil) on Top Layer And Track (3992.998mil,1565mil)(4026.998mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(4054.998mil,1540mil) on Top Layer And Track (4080mil,1506mil)(4080mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3615.002mil,1590mil) on Top Layer And Track (3500mil,1557mil)(3640mil,1557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3615.002mil,1590mil) on Top Layer And Track (3500mil,1624mil)(3640mil,1624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3615.002mil,1590mil) on Top Layer And Track (3553.002mil,1565mil)(3587.002mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3615.002mil,1590mil) on Top Layer And Track (3553.002mil,1615mil)(3587.002mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3615.002mil,1590mil) on Top Layer And Track (3640mil,1557mil)(3640mil,1624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(3525.002mil,1590mil) on Top Layer And Track (3500mil,1557mil)(3500mil,1624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3525.002mil,1590mil) on Top Layer And Track (3500mil,1557mil)(3640mil,1557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(3525.002mil,1590mil) on Top Layer And Track (3500mil,1624mil)(3640mil,1624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3525.002mil,1590mil) on Top Layer And Track (3553.002mil,1565mil)(3587.002mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3525.002mil,1590mil) on Top Layer And Track (3553.002mil,1615mil)(3587.002mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(1720mil,1435mil) on Top Layer And Track (1686mil,1319.998mil)(1686mil,1459.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(1720mil,1435mil) on Top Layer And Track (1686mil,1459.998mil)(1753mil,1459.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(1720mil,1435mil) on Top Layer And Track (1695mil,1373mil)(1695mil,1407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(1720mil,1435mil) on Top Layer And Track (1745mil,1373mil)(1745mil,1407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(1720mil,1435mil) on Top Layer And Track (1753mil,1319.998mil)(1753mil,1459.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(1720mil,1345mil) on Top Layer And Track (1686mil,1319.998mil)(1686mil,1459.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(1720mil,1345mil) on Top Layer And Track (1686mil,1319.998mil)(1753mil,1319.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(1720mil,1345mil) on Top Layer And Track (1695mil,1373mil)(1695mil,1407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(1720mil,1345mil) on Top Layer And Track (1745mil,1373mil)(1745mil,1407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(1720mil,1345mil) on Top Layer And Track (1753mil,1319.998mil)(1753mil,1459.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(1620.002mil,3300mil) on Bottom Layer And Track (1505mil,3266mil)(1645mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(1620.002mil,3300mil) on Bottom Layer And Track (1505mil,3333mil)(1645mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(1620.002mil,3300mil) on Bottom Layer And Track (1558.002mil,3275mil)(1592.002mil,3275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(1620.002mil,3300mil) on Bottom Layer And Track (1558.002mil,3325mil)(1592.002mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(1620.002mil,3300mil) on Bottom Layer And Track (1645mil,3266mil)(1645mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(1530.002mil,3300mil) on Bottom Layer And Track (1505mil,3266mil)(1505mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(1530.002mil,3300mil) on Bottom Layer And Track (1505mil,3266mil)(1645mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(1530.002mil,3300mil) on Bottom Layer And Track (1505mil,3333mil)(1645mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(1530.002mil,3300mil) on Bottom Layer And Track (1558.002mil,3275mil)(1592.002mil,3275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(1530.002mil,3300mil) on Bottom Layer And Track (1558.002mil,3325mil)(1592.002mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(1250.002mil,3300mil) on Bottom Layer And Track (1135mil,3266mil)(1275mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(1250.002mil,3300mil) on Bottom Layer And Track (1135mil,3333mil)(1275mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1250.002mil,3300mil) on Bottom Layer And Track (1188.002mil,3275mil)(1222.002mil,3275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1250.002mil,3300mil) on Bottom Layer And Track (1188.002mil,3325mil)(1222.002mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(1250.002mil,3300mil) on Bottom Layer And Track (1275mil,3266mil)(1275mil,3333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(1715mil,2940mil) on Bottom Layer And Track (1600.002mil,2907mil)(1740.002mil,2907mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(1715mil,2940mil) on Bottom Layer And Track (1600.002mil,2974mil)(1740.002mil,2974mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(1715mil,2940mil) on Bottom Layer And Track (1653mil,2915mil)(1687mil,2915mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(1715mil,2940mil) on Bottom Layer And Track (1653mil,2965mil)(1687mil,2965mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(1715mil,2940mil) on Bottom Layer And Track (1740.002mil,2907mil)(1740.002mil,2974mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2295mil,3320.002mil) on Top Layer And Track (2261mil,3205mil)(2261mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(2295mil,3320.002mil) on Top Layer And Track (2261mil,3345mil)(2328mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2295mil,3320.002mil) on Top Layer And Track (2270mil,3258.002mil)(2270mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2295mil,3320.002mil) on Top Layer And Track (2320mil,3258.002mil)(2320mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(2295mil,3320.002mil) on Top Layer And Track (2328mil,3205mil)(2328mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2295mil,3230.002mil) on Top Layer And Track (2261mil,3205mil)(2261mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2295mil,3230.002mil) on Top Layer And Track (2261mil,3205mil)(2328mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2295mil,3230.002mil) on Top Layer And Track (2270mil,3258.002mil)(2270mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2295mil,3230.002mil) on Top Layer And Track (2320mil,3258.002mil)(2320mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2295mil,3230.002mil) on Top Layer And Track (2328mil,3205mil)(2328mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(1625mil,2855mil) on Bottom Layer And Track (1600.002mil,2822mil)(1600.002mil,2889mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(1625mil,2855mil) on Bottom Layer And Track (1600.002mil,2822mil)(1740.002mil,2822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(1625mil,2855mil) on Bottom Layer And Track (1600.002mil,2889mil)(1740.002mil,2889mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(1625mil,2855mil) on Bottom Layer And Track (1653mil,2830mil)(1687mil,2830mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(1625mil,2855mil) on Bottom Layer And Track (1653mil,2880mil)(1687mil,2880mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(1715mil,2855mil) on Bottom Layer And Track (1600.002mil,2822mil)(1740.002mil,2822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(1715mil,2855mil) on Bottom Layer And Track (1600.002mil,2889mil)(1740.002mil,2889mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(1715mil,2855mil) on Bottom Layer And Track (1653mil,2830mil)(1687mil,2830mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(1715mil,2855mil) on Bottom Layer And Track (1653mil,2880mil)(1687mil,2880mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(1715mil,2855mil) on Bottom Layer And Track (1740.002mil,2822mil)(1740.002mil,2889mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(1900.002mil,3295mil) on Bottom Layer And Track (1875mil,3261mil)(1875mil,3328mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(1900.002mil,3295mil) on Bottom Layer And Track (1875mil,3261mil)(2015mil,3261mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(1900.002mil,3295mil) on Bottom Layer And Track (1875mil,3328mil)(2015mil,3328mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1900.002mil,3295mil) on Bottom Layer And Track (1928.002mil,3270mil)(1962.002mil,3270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1900.002mil,3295mil) on Bottom Layer And Track (1928.002mil,3320mil)(1962.002mil,3320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(2200mil,3320.002mil) on Top Layer And Track (2166mil,3205mil)(2166mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(2200mil,3320.002mil) on Top Layer And Track (2166mil,3345mil)(2233mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2200mil,3320.002mil) on Top Layer And Track (2175mil,3258.002mil)(2175mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2200mil,3320.002mil) on Top Layer And Track (2225mil,3258.002mil)(2225mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(2200mil,3320.002mil) on Top Layer And Track (2233mil,3205mil)(2233mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(2200mil,3230.002mil) on Top Layer And Track (2166mil,3205mil)(2166mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(2200mil,3230.002mil) on Top Layer And Track (2166mil,3205mil)(2233mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2200mil,3230.002mil) on Top Layer And Track (2175mil,3258.002mil)(2175mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2200mil,3230.002mil) on Top Layer And Track (2225mil,3258.002mil)(2225mil,3292.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(2200mil,3230.002mil) on Top Layer And Track (2233mil,3205mil)(2233mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2935mil,2610.002mil) on Top Layer And Track (2901mil,2495mil)(2901mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2935mil,2610.002mil) on Top Layer And Track (2901mil,2635mil)(2968mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2935mil,2610.002mil) on Top Layer And Track (2910mil,2548.002mil)(2910mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2935mil,2610.002mil) on Top Layer And Track (2960mil,2548.002mil)(2960mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2935mil,2610.002mil) on Top Layer And Track (2968mil,2495mil)(2968mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2935mil,2520.002mil) on Top Layer And Track (2901mil,2495mil)(2901mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2935mil,2520.002mil) on Top Layer And Track (2901mil,2495mil)(2968mil,2495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2935mil,2520.002mil) on Top Layer And Track (2910mil,2548.002mil)(2910mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2935mil,2520.002mil) on Top Layer And Track (2960mil,2548.002mil)(2960mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2935mil,2520.002mil) on Top Layer And Track (2968mil,2495mil)(2968mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(3020mil,2610.002mil) on Top Layer And Track (2986mil,2495mil)(2986mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(3020mil,2610.002mil) on Top Layer And Track (2986mil,2635mil)(3053mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3020mil,2610.002mil) on Top Layer And Track (2995mil,2548.002mil)(2995mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3020mil,2610.002mil) on Top Layer And Track (3045mil,2548.002mil)(3045mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(3020mil,2610.002mil) on Top Layer And Track (3053mil,2495mil)(3053mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(3020mil,2520.002mil) on Top Layer And Track (2986mil,2495mil)(2986mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(3020mil,2520.002mil) on Top Layer And Track (2986mil,2495mil)(3053mil,2495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3020mil,2520.002mil) on Top Layer And Track (2995mil,2548.002mil)(2995mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3020mil,2520.002mil) on Top Layer And Track (3045mil,2548.002mil)(3045mil,2582.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(3020mil,2520.002mil) on Top Layer And Track (3053mil,2495mil)(3053mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3105mil,2610mil) on Top Layer And Track (3071mil,2494.998mil)(3071mil,2634.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(3105mil,2610mil) on Top Layer And Track (3071mil,2634.998mil)(3138mil,2634.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3105mil,2610mil) on Top Layer And Track (3080mil,2548mil)(3080mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3105mil,2610mil) on Top Layer And Track (3130mil,2548mil)(3130mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3105mil,2610mil) on Top Layer And Track (3138mil,2494.998mil)(3138mil,2634.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3105mil,2520mil) on Top Layer And Track (3071mil,2494.998mil)(3071mil,2634.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(3105mil,2520mil) on Top Layer And Track (3071mil,2494.998mil)(3138mil,2494.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3105mil,2520mil) on Top Layer And Track (3080mil,2548mil)(3080mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3105mil,2520mil) on Top Layer And Track (3130mil,2548mil)(3130mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(3105mil,2520mil) on Top Layer And Track (3138mil,2494.998mil)(3138mil,2634.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3020mil,1620mil) on Top Layer And Track (2986mil,1504.998mil)(2986mil,1644.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3020mil,1620mil) on Top Layer And Track (2986mil,1644.998mil)(3053mil,1644.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3020mil,1620mil) on Top Layer And Track (2995mil,1558mil)(2995mil,1592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3020mil,1620mil) on Top Layer And Track (3045mil,1558mil)(3045mil,1592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3020mil,1620mil) on Top Layer And Track (3053mil,1504.998mil)(3053mil,1644.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(3020mil,1530mil) on Top Layer And Track (2986mil,1504.998mil)(2986mil,1644.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(3020mil,1530mil) on Top Layer And Track (2986mil,1504.998mil)(3053mil,1504.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3020mil,1530mil) on Top Layer And Track (2995mil,1558mil)(2995mil,1592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3020mil,1530mil) on Top Layer And Track (3045mil,1558mil)(3045mil,1592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(3020mil,1530mil) on Top Layer And Track (3053mil,1504.998mil)(3053mil,1644.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(2440.002mil,1380mil) on Top Layer And Track (2325mil,1347mil)(2465mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(2440.002mil,1380mil) on Top Layer And Track (2325mil,1414mil)(2465mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2440.002mil,1380mil) on Top Layer And Track (2378.002mil,1355mil)(2412.002mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2440.002mil,1380mil) on Top Layer And Track (2378.002mil,1405mil)(2412.002mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(2440.002mil,1380mil) on Top Layer And Track (2465mil,1347mil)(2465mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(2350.002mil,1380mil) on Top Layer And Track (2325mil,1347mil)(2325mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2350.002mil,1380mil) on Top Layer And Track (2325mil,1347mil)(2465mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(2350.002mil,1380mil) on Top Layer And Track (2325mil,1414mil)(2465mil,1414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2350.002mil,1380mil) on Top Layer And Track (2378.002mil,1355mil)(2412.002mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2350.002mil,1380mil) on Top Layer And Track (2378.002mil,1405mil)(2412.002mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3410mil,1339.998mil) on Top Layer And Track (3377mil,1315mil)(3377mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3410mil,1339.998mil) on Top Layer And Track (3377mil,1315mil)(3444mil,1315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3410mil,1339.998mil) on Top Layer And Track (3385mil,1367.998mil)(3385mil,1401.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3410mil,1339.998mil) on Top Layer And Track (3435mil,1367.998mil)(3435mil,1401.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3410mil,1339.998mil) on Top Layer And Track (3444mil,1315mil)(3444mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3410mil,1429.998mil) on Top Layer And Track (3377mil,1315mil)(3377mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3410mil,1429.998mil) on Top Layer And Track (3377mil,1455mil)(3444mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3410mil,1429.998mil) on Top Layer And Track (3385mil,1367.998mil)(3385mil,1401.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3410mil,1429.998mil) on Top Layer And Track (3435mil,1367.998mil)(3435mil,1401.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3410mil,1429.998mil) on Top Layer And Track (3444mil,1315mil)(3444mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(3785mil,2134.998mil) on Bottom Layer And Track (3751mil,2110mil)(3751mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(3785mil,2134.998mil) on Bottom Layer And Track (3751mil,2110mil)(3818mil,2110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3785mil,2134.998mil) on Bottom Layer And Track (3760mil,2162.998mil)(3760mil,2196.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3785mil,2134.998mil) on Bottom Layer And Track (3810mil,2162.998mil)(3810mil,2196.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(3785mil,2134.998mil) on Bottom Layer And Track (3818mil,2110mil)(3818mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(3785mil,2224.998mil) on Bottom Layer And Track (3751mil,2110mil)(3751mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(3785mil,2224.998mil) on Bottom Layer And Track (3751mil,2250mil)(3818mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3785mil,2224.998mil) on Bottom Layer And Track (3760mil,2162.998mil)(3760mil,2196.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3785mil,2224.998mil) on Bottom Layer And Track (3810mil,2162.998mil)(3810mil,2196.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(3785mil,2224.998mil) on Bottom Layer And Track (3818mil,2110mil)(3818mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(3610mil,2139.998mil) on Bottom Layer And Track (3576mil,2115mil)(3576mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(3610mil,2139.998mil) on Bottom Layer And Track (3576mil,2115mil)(3643mil,2115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3610mil,2139.998mil) on Bottom Layer And Track (3585mil,2167.998mil)(3585mil,2201.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3610mil,2139.998mil) on Bottom Layer And Track (3635mil,2167.998mil)(3635mil,2201.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(3610mil,2139.998mil) on Bottom Layer And Track (3643mil,2115mil)(3643mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3610mil,2229.998mil) on Bottom Layer And Track (3576mil,2115mil)(3576mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3610mil,2229.998mil) on Bottom Layer And Track (3576mil,2255mil)(3643mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3610mil,2229.998mil) on Bottom Layer And Track (3585mil,2167.998mil)(3585mil,2201.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3610mil,2229.998mil) on Bottom Layer And Track (3635mil,2167.998mil)(3635mil,2201.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3610mil,2229.998mil) on Bottom Layer And Track (3643mil,2115mil)(3643mil,2255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad RL1-1(1395mil,1930mil) on Multi-Layer And Text "+BAT" (1325mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-1(1395mil,1930mil) on Multi-Layer And Track (1325mil,1620mil)(1325mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL1-1(1395mil,1930mil) on Multi-Layer And Track (1466mil,1929mil)(1699mil,1929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-2(1975mil,2170mil) on Multi-Layer And Track (1325mil,2240mil)(2105mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL1-2(1975mil,2170mil) on Multi-Layer And Track (1974mil,2028mil)(1974mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-3(1975mil,1690mil) on Multi-Layer And Track (1325mil,1620mil)(2105mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-3(1975mil,1690mil) on Multi-Layer And Track (1974mil,1752mil)(1974mil,1818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-4(1495mil,1690mil) on Multi-Layer And Track (1325mil,1620mil)(2105mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL1-4(1495mil,1690mil) on Multi-Layer And Track (1523mil,1757mil)(1523mil,1870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(1135mil,1530mil) on Multi-Layer And Track (1010mil,1555mil)(1260mil,1555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(1135mil,1330mil) on Multi-Layer And Track (1010mil,1305mil)(1260mil,1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-1(3062.795mil,2426.22mil) on Top Layer And Track (3086.417mil,2422.283mil)(3171.063mil,2422.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-12(2586.417mil,2426.22mil) on Top Layer And Track (2478.15mil,2422.283mil)(2562.795mil,2422.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-13(2474.213mil,2286.457mil) on Top Layer And Track (2478.15mil,2310.079mil)(2478.15mil,2422.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-21(2474.213mil,1940mil) on Top Layer And Track (2478.15mil,1804.173mil)(2478.15mil,1916.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-22(2586.417mil,1800.236mil) on Top Layer And Track (2478.15mil,1804.173mil)(2562.795mil,1804.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-33(3062.795mil,1800.236mil) on Top Layer And Track (3086.417mil,1804.173mil)(3171.063mil,1804.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-34(3175mil,1940mil) on Top Layer And Track (3171.063mil,1804.173mil)(3171.063mil,1916.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad U1-42(3175mil,2286.457mil) on Top Layer And Track (3171.063mil,2310.079mil)(3171.063mil,2422.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(3515.276mil,1821.024mil) on Top Layer And Track (3448.347mil,1820.039mil)(3460.157mil,1820.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(3515.276mil,1821.024mil) on Top Layer And Track (3570.394mil,1820.039mil)(3960.157mil,1820.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(3515.276mil,2442.284mil) on Top Layer And Track (3389.291mil,2442.087mil)(3460.157mil,2442.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(3515.276mil,2442.284mil) on Top Layer And Track (3570.394mil,2442.087mil)(3960.157mil,2442.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(4015.276mil,1821.024mil) on Top Layer And Track (3570.394mil,1820.039mil)(3960.157mil,1820.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(4015.276mil,1821.024mil) on Top Layer And Track (4070.394mil,1820.039mil)(4082.205mil,1820.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(4015.276mil,2442.284mil) on Top Layer And Track (3570.394mil,2442.087mil)(3960.157mil,2442.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.772mil < 10mil) Between Pad U2-(4015.276mil,2442.284mil) on Top Layer And Track (4070.394mil,2442.087mil)(4078.268mil,2442.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad U2-(4015.276mil,2442.284mil) on Top Layer And Track (4078.268mil,2442.087mil)(4082.205mil,1820.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-1(3417.441mil,1932.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-2(3417.441mil,2032.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-3(3417.441mil,2132.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-5(3417.441mil,1882.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-6(3417.441mil,1982.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.362mil < 10mil) Between Pad U2-7(3417.441mil,2082.441mil) on Top Layer And Track (3448.347mil,1820.039mil)(3448.347mil,2245.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-1(1345mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-10(1645mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-11(1595mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-12(1545mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-13(1495mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-14(1445mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-15(1395mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-16(1345mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-2(1395mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-3(1445mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-4(1495mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-5(1545mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-6(1595mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-7(1645mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-8(1695mil,2790mil) on Top Layer And Track (1328mil,2823.61mil)(1715.937mil,2823.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-9(1695mil,3010.472mil) on Top Layer And Track (1328mil,2976.862mil)(1712mil,2976.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
Rule Violations :464

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (2935mil,3355mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2985mil,3355mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02