10:20:35 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
10:20:37 INFO  : XSCT server has started successfully.
10:20:37 INFO  : Successfully done setting XSCT server connection channel  
10:20:38 INFO  : Successfully done setting SDK workspace  
10:20:40 INFO  : Registering command handlers for SDK TCF services
10:23:01 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:59:59 INFO  : Registering command handlers for SDK TCF services
11:00:00 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:00:02 INFO  : XSCT server has started successfully.
11:00:02 INFO  : Successfully done setting XSCT server connection channel  
11:00:03 INFO  : Successfully done setting SDK workspace  
11:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:28:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:31:28 INFO  : Registering command handlers for SDK TCF services
11:31:30 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:31:32 INFO  : XSCT server has started successfully.
11:31:32 INFO  : Successfully done setting XSCT server connection channel  
11:31:32 INFO  : Successfully done setting SDK workspace  
11:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:02 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/top.bit"
11:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:50 INFO  : 'jtag frequency' command is executed.
11:35:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:35:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:35:55 INFO  : Context for 'APU' is selected.
11:35:55 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:55 INFO  : Context for 'APU' is selected.
11:35:55 INFO  : 'stop' command is executed.
11:35:56 ERROR : Memory write error at 0xF800014C. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:41 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:54 INFO  : 'jtag frequency' command is executed.
11:37:54 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:59 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : 'stop' command is executed.
11:38:00 INFO  : 'ps7_init' command is executed.
11:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

11:38:00 INFO  : Memory regions updated for context APU
11:38:00 INFO  : Memory regions updated for context MicroBlaze #2
11:38:00 INFO  : Memory regions updated for context MicroBlaze #0
11:38:00 INFO  : Memory regions updated for context MicroBlaze #1
11:38:00 INFO  : Memory regions updated for context MicroBlaze #3
11:38:00 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:38:00 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_grove_ledbar.elf_on_linux_agent.tcl'
11:38:57 INFO  : Disconnected from the channel tcfchan#1.
11:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:59 INFO  : Registering command handlers for SDK TCF services
11:54:01 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:54:04 INFO  : XSCT server has started successfully.
11:54:05 INFO  : Successfully done setting XSCT server connection channel  
11:54:05 INFO  : Successfully done setting SDK workspace  
12:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:12 INFO  : 'jtag frequency' command is executed.
12:00:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:15 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:00:15 INFO  : Context for 'APU' is selected.
12:00:15 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:15 INFO  : Context for 'APU' is selected.
12:00:15 INFO  : 'stop' command is executed.
12:00:16 ERROR : Memory write error at 0xF8000108. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

12:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:22 ERROR : (XSDB Server)-code 1 -level 0 -errorcode NONE -errorinfo {Code 1 Time 1548043762179 Format {ftdi_write_data_submit failed: all fine}
    while executing
"error [lindex $data 0]"
    invoked from within
"if { [lindex $data 0] != "" } {
		    error [lindex $data 0]
		}"
    ("eval" body line 2)
    invoked from within
"eval $script"} -errorline 12

12:09:22 ERROR : ftdi_transfer_data_done failed: all fine
14:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:46:54 INFO  : Registering command handlers for SDK TCF services
14:46:56 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
14:46:58 INFO  : XSCT server has started successfully.
14:46:58 INFO  : Successfully done setting XSCT server connection channel  
14:47:00 INFO  : Successfully done setting SDK workspace  
14:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:27 INFO  : 'jtag frequency' command is executed.
14:47:27 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:29 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:47:30 INFO  : Context for 'APU' is selected.
14:47:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:30 INFO  : Context for 'APU' is selected.
14:47:30 INFO  : 'stop' command is executed.
14:47:30 ERROR : Memory read error at 0xF8000714. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
14:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:09 INFO  : 'jtag frequency' command is executed.
14:49:09 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:14 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:49:14 INFO  : Context for 'APU' is selected.
14:49:14 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:14 INFO  : Context for 'APU' is selected.
14:49:14 INFO  : 'stop' command is executed.
14:49:15 INFO  : 'ps7_init' command is executed.
14:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

14:49:16 INFO  : Memory regions updated for context APU
14:49:16 INFO  : Memory regions updated for context MicroBlaze #2
14:49:16 INFO  : Memory regions updated for context MicroBlaze #0
14:49:16 INFO  : Memory regions updated for context MicroBlaze #1
14:49:16 INFO  : Memory regions updated for context MicroBlaze #3
14:49:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:49:16 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_grove_ledbar.elf_on_linux_agent.tcl'
14:53:23 INFO  : Disconnected from the channel tcfchan#1.
14:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:28 INFO  : 'jtag frequency' command is executed.
14:54:28 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:54:34 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:42 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : 'stop' command is executed.
14:54:43 INFO  : 'ps7_init' command is executed.
14:54:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:43 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
14:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

14:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:40 INFO  : 'jtag frequency' command is executed.
14:56:40 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:56:40 INFO  : Context for 'APU' is selected.
14:56:40 INFO  : System reset is completed.
14:56:43 INFO  : 'after 3000' command is executed.
14:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:48 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:56:48 INFO  : Context for 'APU' is selected.
14:56:48 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:48 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : 'ps7_init' command is executed.
14:56:49 INFO  : 'ps7_post_config' command is executed.
14:56:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:49 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/grove_ledbar/Debug/grove_ledbar.elf' is downloaded to processor 'iop_arduino_mb'.
14:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/grove_ledbar/Debug/grove_ledbar.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:50 INFO  : Memory regions updated for context APU
14:56:50 INFO  : Memory regions updated for context MicroBlaze #2
14:56:50 INFO  : Memory regions updated for context MicroBlaze #0
14:56:50 INFO  : Memory regions updated for context MicroBlaze #1
14:56:50 INFO  : Memory regions updated for context MicroBlaze #3
14:56:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:56:50 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_grove_ledbar.elf_on_linux_agent.tcl'
14:58:10 INFO  : Disconnected from the channel tcfchan#2.
15:29:11 INFO  : Registering command handlers for SDK TCF services
15:29:12 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
15:29:14 INFO  : XSCT server has started successfully.
15:29:15 INFO  : Successfully done setting XSCT server connection channel  
15:29:15 INFO  : Successfully done setting SDK workspace  
15:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:18 INFO  : 'jtag frequency' command is executed.
15:41:18 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:20 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:41:20 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:21 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : 'stop' command is executed.
15:41:22 INFO  : 'ps7_init' command is executed.
15:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

15:41:22 INFO  : Memory regions updated for context APU
15:41:22 INFO  : Memory regions updated for context MicroBlaze #2
15:41:22 INFO  : Memory regions updated for context MicroBlaze #0
15:41:22 INFO  : Memory regions updated for context MicroBlaze #1
15:41:22 INFO  : Memory regions updated for context MicroBlaze #3
15:41:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:41:22 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:41:36 INFO  : Disconnected from the channel tcfchan#1.
15:41:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:46 INFO  : 'jtag frequency' command is executed.
15:41:46 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:50 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:41:50 INFO  : Context for 'APU' is selected.
15:42:00 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:00 INFO  : Context for 'APU' is selected.
15:42:00 INFO  : 'stop' command is executed.
15:42:01 INFO  : 'ps7_init' command is executed.
15:42:01 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:01 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:14 INFO  : 'jtag frequency' command is executed.
15:42:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:19 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : 'stop' command is executed.
15:42:20 INFO  : 'ps7_init' command is executed.
15:42:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:20 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:47 INFO  : 'jtag frequency' command is executed.
15:42:47 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:53 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:53 INFO  : Context for 'APU' is selected.
15:42:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:53 INFO  : Context for 'APU' is selected.
15:42:53 INFO  : 'stop' command is executed.
15:42:54 INFO  : 'ps7_init' command is executed.
15:42:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:55 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:14 INFO  : 'jtag frequency' command is executed.
15:43:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:43:14 INFO  : Context for 'APU' is selected.
15:43:14 INFO  : System reset is completed.
15:43:17 INFO  : 'after 3000' command is executed.
15:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:43:23 INFO  : Context for 'APU' is selected.
15:43:23 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:23 INFO  : Context for 'APU' is selected.
15:43:24 INFO  : 'ps7_init' command is executed.
15:43:24 INFO  : 'ps7_post_config' command is executed.
15:43:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:43:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:24 INFO  : Memory regions updated for context APU
15:43:25 INFO  : Memory regions updated for context MicroBlaze #2
15:43:25 INFO  : Memory regions updated for context MicroBlaze #0
15:43:25 INFO  : Memory regions updated for context MicroBlaze #1
15:43:25 INFO  : Memory regions updated for context MicroBlaze #3
15:43:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:43:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:44:29 INFO  : Disconnected from the channel tcfchan#2.
15:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:15 INFO  : 'jtag frequency' command is executed.
15:47:15 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:47:15 INFO  : Context for 'APU' is selected.
15:47:15 INFO  : System reset is completed.
15:47:18 INFO  : 'after 3000' command is executed.
15:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:24 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:47:24 INFO  : Context for 'APU' is selected.
15:47:31 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:31 INFO  : Context for 'APU' is selected.
15:47:32 INFO  : 'ps7_init' command is executed.
15:47:32 INFO  : 'ps7_post_config' command is executed.
15:47:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:47:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:33 INFO  : Memory regions updated for context APU
15:47:33 INFO  : Memory regions updated for context MicroBlaze #2
15:47:33 INFO  : Memory regions updated for context MicroBlaze #0
15:47:33 INFO  : Memory regions updated for context MicroBlaze #1
15:47:33 INFO  : Memory regions updated for context MicroBlaze #3
15:47:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:47:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:48:07 INFO  : Disconnected from the channel tcfchan#3.
15:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:12 INFO  : 'jtag frequency' command is executed.
15:48:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:48:12 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : System reset is completed.
15:48:15 INFO  : 'after 3000' command is executed.
15:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:48:22 INFO  : Context for 'APU' is selected.
15:48:28 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:28 INFO  : Context for 'APU' is selected.
15:48:29 INFO  : 'ps7_init' command is executed.
15:48:29 INFO  : 'ps7_post_config' command is executed.
15:48:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:48:29 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:30 INFO  : Memory regions updated for context APU
15:48:30 INFO  : Memory regions updated for context MicroBlaze #2
15:48:30 INFO  : Memory regions updated for context MicroBlaze #0
15:48:30 INFO  : Memory regions updated for context MicroBlaze #1
15:48:30 INFO  : Memory regions updated for context MicroBlaze #3
15:48:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:48:30 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:49:11 INFO  : Disconnected from the channel tcfchan#4.
19:40:35 INFO  : Registering command handlers for SDK TCF services
19:40:37 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
19:40:39 INFO  : XSCT server has started successfully.
19:40:39 INFO  : Successfully done setting XSCT server connection channel  
19:40:39 INFO  : Successfully done setting SDK workspace  
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:33 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:54:18 ERROR : The Hardware Project referenced by this BSP (arduino_getsture_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
11:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:39 INFO  : 'jtag frequency' command is executed.
11:22:39 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:22:39 INFO  : Context for 'APU' is selected.
11:22:39 INFO  : System reset is completed.
11:22:42 INFO  : 'after 3000' command is executed.
11:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:45 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:22:45 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:46 INFO  : Context for 'APU' is selected.
11:22:47 INFO  : 'ps7_init' command is executed.
11:22:47 INFO  : 'ps7_post_config' command is executed.
11:22:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:22:47 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:48 INFO  : Memory regions updated for context APU
11:22:48 INFO  : Memory regions updated for context MicroBlaze #2
11:22:48 INFO  : Memory regions updated for context MicroBlaze #0
11:22:48 INFO  : Memory regions updated for context MicroBlaze #1
11:22:48 INFO  : Memory regions updated for context MicroBlaze #3
11:22:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:22:48 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:22:59 INFO  : Disconnected from the channel tcfchan#1.
11:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:00 INFO  : 'jtag frequency' command is executed.
11:23:00 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:23:00 INFO  : Context for 'APU' is selected.
11:23:00 INFO  : System reset is completed.
11:23:03 INFO  : 'after 3000' command is executed.
11:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:06 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:23:06 INFO  : Context for 'APU' is selected.
11:23:16 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:16 INFO  : Context for 'APU' is selected.
11:23:17 INFO  : 'ps7_init' command is executed.
11:23:18 INFO  : 'ps7_post_config' command is executed.
11:23:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:23:18 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:18 INFO  : Memory regions updated for context APU
11:23:18 INFO  : Memory regions updated for context MicroBlaze #2
11:23:18 INFO  : Memory regions updated for context MicroBlaze #0
11:23:18 INFO  : Memory regions updated for context MicroBlaze #1
11:23:18 INFO  : Memory regions updated for context MicroBlaze #3
11:23:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:23:18 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:23:47 INFO  : Disconnected from the channel tcfchan#2.
11:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:48 INFO  : 'jtag frequency' command is executed.
11:23:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:23:48 INFO  : Context for 'APU' is selected.
11:23:49 INFO  : System reset is completed.
11:23:52 INFO  : 'after 3000' command is executed.
11:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:54 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:23:54 INFO  : Context for 'APU' is selected.
11:24:01 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:01 INFO  : Context for 'APU' is selected.
11:24:02 INFO  : 'ps7_init' command is executed.
11:24:02 INFO  : 'ps7_post_config' command is executed.
11:24:02 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:24:02 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:03 INFO  : Memory regions updated for context APU
11:24:03 INFO  : Memory regions updated for context MicroBlaze #2
11:24:03 INFO  : Memory regions updated for context MicroBlaze #0
11:24:03 INFO  : Memory regions updated for context MicroBlaze #1
11:24:03 INFO  : Memory regions updated for context MicroBlaze #3
11:24:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:24:03 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:30:36 INFO  : Disconnected from the channel tcfchan#3.
11:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:38 INFO  : 'jtag frequency' command is executed.
11:30:38 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:30:38 INFO  : Context for 'APU' is selected.
11:30:38 INFO  : System reset is completed.
11:30:41 INFO  : 'after 3000' command is executed.
11:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:43 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:30:43 INFO  : Context for 'APU' is selected.
11:30:50 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:50 INFO  : Context for 'APU' is selected.
11:30:51 INFO  : 'ps7_init' command is executed.
11:30:51 INFO  : 'ps7_post_config' command is executed.
11:30:51 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:30:51 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:51 INFO  : Memory regions updated for context APU
11:30:52 INFO  : Memory regions updated for context MicroBlaze #2
11:30:52 INFO  : Memory regions updated for context MicroBlaze #0
11:30:52 INFO  : Memory regions updated for context MicroBlaze #1
11:30:52 INFO  : Memory regions updated for context MicroBlaze #3
11:30:52 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:30:52 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:29:28 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:47 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:29:47 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:30:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:30:10 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:30:10 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


14:42:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:42:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:42:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:42:02 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:42:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:42:02 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:46:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:44 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:46:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:46:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:46:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:46 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:46:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:46 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:46:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:46:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:50 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:46:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:46:51 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:47:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:47:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:47:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:47:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:47:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:47:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:47:26 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:09 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:56 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:17:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:18:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:17 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:18:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:17 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:18:18 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:19:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:19:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:19:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:19:13 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:19:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:19:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:19:13 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:21:01 INFO  : Disconnected from the channel tcfchan#4.
16:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:08 INFO  : 'jtag frequency' command is executed.
16:21:09 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:21:09 INFO  : Context for 'APU' is selected.
16:21:09 INFO  : System reset is completed.
16:21:12 ERROR : 'after 3000' is cancelled.
16:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

16:21:12 INFO  : Issued abort command to xsdb.
16:22:49 INFO  : Registering command handlers for SDK TCF services
16:22:51 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
16:22:53 INFO  : XSCT server has started successfully.
16:22:53 INFO  : Successfully done setting XSCT server connection channel  
16:22:53 INFO  : Successfully done setting SDK workspace  
16:28:25 INFO  : Registering command handlers for SDK TCF services
16:28:27 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
16:28:30 INFO  : XSCT server has started successfully.
16:28:31 INFO  : Successfully done setting XSCT server connection channel  
16:28:31 INFO  : Successfully done setting SDK workspace  
16:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:16 INFO  : 'jtag frequency' command is executed.
16:29:16 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:29:16 INFO  : Context for 'APU' is selected.
16:29:16 INFO  : System reset is completed.
16:29:19 INFO  : 'after 3000' command is executed.
16:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:29:22 INFO  : Context for 'APU' is selected.
16:29:22 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:29:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:22 INFO  : Context for 'APU' is selected.
16:29:24 INFO  : 'ps7_init' command is executed.
16:29:24 INFO  : 'ps7_post_config' command is executed.
16:29:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:29:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/Helloworld/Debug/Helloworld.elf' is downloaded to processor 'iop_arduino_mb'.
16:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/Helloworld/Debug/Helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:24 INFO  : Memory regions updated for context APU
16:29:24 INFO  : Memory regions updated for context MicroBlaze #2
16:29:24 INFO  : Memory regions updated for context MicroBlaze #0
16:29:24 INFO  : Memory regions updated for context MicroBlaze #1
16:29:24 INFO  : Memory regions updated for context MicroBlaze #3
16:29:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:29:24 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:29:55 INFO  : Disconnected from the channel tcfchan#1.
16:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:56 INFO  : 'jtag frequency' command is executed.
16:29:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:57 INFO  : System reset is completed.
16:30:00 INFO  : 'after 3000' command is executed.
16:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:05 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:30:05 INFO  : Context for 'APU' is selected.
16:30:12 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:12 INFO  : Context for 'APU' is selected.
16:30:13 INFO  : 'ps7_init' command is executed.
16:30:13 INFO  : 'ps7_post_config' command is executed.
16:30:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:30:14 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/Helloworld/Debug/Helloworld.elf' is downloaded to processor 'iop_arduino_mb'.
16:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/Helloworld/Debug/Helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:14 INFO  : Memory regions updated for context APU
16:30:14 INFO  : Memory regions updated for context MicroBlaze #2
16:30:14 INFO  : Memory regions updated for context MicroBlaze #0
16:30:14 INFO  : Memory regions updated for context MicroBlaze #1
16:30:14 INFO  : Memory regions updated for context MicroBlaze #3
16:30:14 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:30:14 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:42:15 INFO  : Disconnected from the channel tcfchan#2.
17:55:40 INFO  : Registering command handlers for SDK TCF services
17:55:42 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
17:55:44 INFO  : XSCT server has started successfully.
17:55:44 INFO  : Successfully done setting XSCT server connection channel  
17:55:45 INFO  : Successfully done setting SDK workspace  
17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:56:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:56:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:56:01 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:56:01 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:49 INFO  : 'jtag frequency' command is executed.
18:09:49 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:09:49 INFO  : Context for 'APU' is selected.
18:09:49 INFO  : System reset is completed.
18:09:52 INFO  : 'after 3000' command is executed.
18:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:09:55 INFO  : Context for 'APU' is selected.
18:09:55 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:55 INFO  : Context for 'APU' is selected.
18:09:56 INFO  : 'ps7_init' command is executed.
18:09:56 INFO  : 'ps7_post_config' command is executed.
18:09:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:09:56 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
18:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:57 INFO  : Memory regions updated for context APU
18:09:57 INFO  : Memory regions updated for context MicroBlaze #2
18:09:57 INFO  : Memory regions updated for context MicroBlaze #0
18:09:57 INFO  : Memory regions updated for context MicroBlaze #1
18:09:57 INFO  : Memory regions updated for context MicroBlaze #3
18:09:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:09:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:12:05 INFO  : Disconnected from the channel tcfchan#1.
18:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:31 INFO  : 'jtag frequency' command is executed.
18:12:31 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:12:31 INFO  : Context for 'APU' is selected.
18:12:31 INFO  : System reset is completed.
18:12:34 INFO  : 'after 3000' command is executed.
18:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:36 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:12:37 INFO  : Context for 'APU' is selected.
18:12:43 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:43 INFO  : Context for 'APU' is selected.
18:12:44 INFO  : 'ps7_init' command is executed.
18:12:44 INFO  : 'ps7_post_config' command is executed.
18:12:44 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:12:44 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
18:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:45 INFO  : Memory regions updated for context APU
18:12:45 INFO  : Memory regions updated for context MicroBlaze #2
18:12:45 INFO  : Memory regions updated for context MicroBlaze #0
18:12:45 INFO  : Memory regions updated for context MicroBlaze #1
18:12:45 INFO  : Memory regions updated for context MicroBlaze #3
18:12:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:12:45 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:15:41 INFO  : Disconnected from the channel tcfchan#2.
18:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:43 INFO  : 'jtag frequency' command is executed.
18:15:43 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:15:43 INFO  : Context for 'APU' is selected.
18:15:43 INFO  : System reset is completed.
18:15:46 INFO  : 'after 3000' command is executed.
18:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:49 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:15:49 INFO  : Context for 'APU' is selected.
18:15:54 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:54 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : 'ps7_init' command is executed.
18:15:55 INFO  : 'ps7_post_config' command is executed.
18:15:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:15:56 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
18:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:56 INFO  : Memory regions updated for context APU
18:15:56 INFO  : Memory regions updated for context MicroBlaze #2
18:15:56 INFO  : Memory regions updated for context MicroBlaze #0
18:15:56 INFO  : Memory regions updated for context MicroBlaze #1
18:15:56 INFO  : Memory regions updated for context MicroBlaze #3
18:15:56 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:15:57 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:15:57 INFO  : 'con' command is executed.
18:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:15:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:21:32 INFO  : Disconnected from the channel tcfchan#3.
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:28:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:28:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:32:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:32:14 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:32:14 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:39:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:39:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:39:32 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:39:32 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:36 INFO  : 'jtag frequency' command is executed.
18:43:36 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:43:36 INFO  : Context for 'APU' is selected.
18:43:36 INFO  : System reset is completed.
18:43:39 INFO  : 'after 3000' command is executed.
18:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:43:41 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:43:42 INFO  : Context for 'APU' is selected.
18:43:42 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:42 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : 'ps7_init' command is executed.
18:43:43 INFO  : 'ps7_post_config' command is executed.
18:43:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:43:43 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:44 INFO  : Memory regions updated for context APU
18:43:44 INFO  : Memory regions updated for context MicroBlaze #2
18:43:44 INFO  : Memory regions updated for context MicroBlaze #0
18:43:44 INFO  : Memory regions updated for context MicroBlaze #1
18:43:44 INFO  : Memory regions updated for context MicroBlaze #3
18:43:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:43:44 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:43:44 INFO  : 'con' command is executed.
18:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:43:44 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:29:49 INFO  : Disconnected from the channel tcfchan#4.
19:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:51 INFO  : 'jtag frequency' command is executed.
19:29:51 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:29:51 INFO  : Context for 'APU' is selected.
19:29:51 INFO  : System reset is completed.
19:29:54 INFO  : 'after 3000' command is executed.
19:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:57 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:29:57 INFO  : Context for 'APU' is selected.
19:30:03 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:03 INFO  : Context for 'APU' is selected.
19:30:04 INFO  : 'ps7_init' command is executed.
19:30:04 INFO  : 'ps7_post_config' command is executed.
19:30:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:30:05 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
19:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:05 INFO  : Memory regions updated for context APU
19:30:05 INFO  : Memory regions updated for context MicroBlaze #2
19:30:05 INFO  : Memory regions updated for context MicroBlaze #0
19:30:05 INFO  : Memory regions updated for context MicroBlaze #1
19:30:05 INFO  : Memory regions updated for context MicroBlaze #3
19:30:05 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:30:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:30:06 INFO  : 'con' command is executed.
19:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:30:06 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:33:43 INFO  : Disconnected from the channel tcfchan#5.
19:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:19 INFO  : 'jtag frequency' command is executed.
19:34:19 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:34:19 INFO  : Context for 'APU' is selected.
19:34:19 INFO  : System reset is completed.
19:34:22 INFO  : 'after 3000' command is executed.
19:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:25 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:34:25 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:32 INFO  : 'ps7_init' command is executed.
19:34:32 INFO  : 'ps7_post_config' command is executed.
19:34:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:34:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
19:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:32 INFO  : Memory regions updated for context APU
19:34:32 INFO  : Memory regions updated for context MicroBlaze #2
19:34:32 INFO  : Memory regions updated for context MicroBlaze #0
19:34:33 INFO  : Memory regions updated for context MicroBlaze #1
19:34:33 INFO  : Memory regions updated for context MicroBlaze #3
19:34:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:34:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:34:33 INFO  : 'con' command is executed.
19:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:34:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:38:17 INFO  : Disconnected from the channel tcfchan#6.
19:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:19 INFO  : 'jtag frequency' command is executed.
19:38:19 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:38:19 INFO  : Context for 'APU' is selected.
19:38:19 INFO  : System reset is completed.
19:38:22 INFO  : 'after 3000' command is executed.
19:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:24 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:38:25 INFO  : Context for 'APU' is selected.
19:38:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:38:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:30 INFO  : Context for 'APU' is selected.
19:38:32 INFO  : 'ps7_init' command is executed.
19:38:32 INFO  : 'ps7_post_config' command is executed.
19:38:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:38:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
19:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:32 INFO  : Memory regions updated for context APU
19:38:32 INFO  : Memory regions updated for context MicroBlaze #2
19:38:32 INFO  : Memory regions updated for context MicroBlaze #0
19:38:32 INFO  : Memory regions updated for context MicroBlaze #1
19:38:32 INFO  : Memory regions updated for context MicroBlaze #3
19:38:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:38:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:38:33 INFO  : 'con' command is executed.
19:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:38:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:41:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:41:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:37 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
19:42:37 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


19:47:13 INFO  : Disconnected from the channel tcfchan#7.
19:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:30 INFO  : 'jtag frequency' command is executed.
19:47:30 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:47:30 INFO  : Context for 'APU' is selected.
19:47:31 INFO  : System reset is completed.
19:47:34 INFO  : 'after 3000' command is executed.
19:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:39 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:47:39 INFO  : Context for 'APU' is selected.
19:47:45 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:45 INFO  : Context for 'APU' is selected.
19:47:46 INFO  : 'ps7_init' command is executed.
19:47:46 INFO  : 'ps7_post_config' command is executed.
19:47:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:47:47 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:47 INFO  : Memory regions updated for context APU
19:47:48 INFO  : Memory regions updated for context MicroBlaze #2
19:47:48 INFO  : Memory regions updated for context MicroBlaze #0
19:47:48 INFO  : Memory regions updated for context MicroBlaze #1
19:47:48 INFO  : Memory regions updated for context MicroBlaze #3
19:47:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:47:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:47:49 INFO  : 'con' command is executed.
19:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:47:49 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:48:30 INFO  : Disconnected from the channel tcfchan#8.
19:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:31 INFO  : 'jtag frequency' command is executed.
19:48:31 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:48:31 INFO  : Context for 'APU' is selected.
19:48:31 INFO  : System reset is completed.
19:48:34 INFO  : 'after 3000' command is executed.
19:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:48:40 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:48:40 INFO  : Context for 'APU' is selected.
19:48:46 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:46 INFO  : Context for 'APU' is selected.
19:48:47 INFO  : 'ps7_init' command is executed.
19:48:47 INFO  : 'ps7_post_config' command is executed.
19:48:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:48:48 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:48 INFO  : Memory regions updated for context APU
19:48:48 INFO  : Memory regions updated for context MicroBlaze #2
19:48:48 INFO  : Memory regions updated for context MicroBlaze #0
19:48:48 INFO  : Memory regions updated for context MicroBlaze #1
19:48:48 INFO  : Memory regions updated for context MicroBlaze #3
19:48:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:48:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:48:49 INFO  : 'con' command is executed.
19:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:48:49 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:49:04 INFO  : Disconnected from the channel tcfchan#9.
19:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:06 INFO  : 'jtag frequency' command is executed.
19:49:06 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:49:06 INFO  : Context for 'APU' is selected.
19:49:06 INFO  : System reset is completed.
19:49:09 INFO  : 'after 3000' command is executed.
19:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:15 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:49:15 INFO  : Context for 'APU' is selected.
19:49:21 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:21 INFO  : Context for 'APU' is selected.
19:49:22 INFO  : 'ps7_init' command is executed.
19:49:22 INFO  : 'ps7_post_config' command is executed.
19:49:22 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:49:23 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:23 INFO  : Memory regions updated for context APU
19:49:23 INFO  : Memory regions updated for context MicroBlaze #2
19:49:23 INFO  : Memory regions updated for context MicroBlaze #0
19:49:23 INFO  : Memory regions updated for context MicroBlaze #1
19:49:23 INFO  : Memory regions updated for context MicroBlaze #3
19:49:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:49:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:49:24 INFO  : 'con' command is executed.
19:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:49:24 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:50:16 INFO  : Disconnected from the channel tcfchan#10.
19:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:18 INFO  : 'jtag frequency' command is executed.
19:50:18 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:50:18 INFO  : Context for 'APU' is selected.
19:50:18 INFO  : System reset is completed.
19:50:21 INFO  : 'after 3000' command is executed.
19:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:27 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:50:27 INFO  : Context for 'APU' is selected.
19:50:32 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:33 INFO  : Context for 'APU' is selected.
19:50:34 INFO  : 'ps7_init' command is executed.
19:50:34 INFO  : 'ps7_post_config' command is executed.
19:50:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:50:34 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:34 INFO  : Memory regions updated for context APU
19:50:34 INFO  : Memory regions updated for context MicroBlaze #2
19:50:34 INFO  : Memory regions updated for context MicroBlaze #0
19:50:34 INFO  : Memory regions updated for context MicroBlaze #1
19:50:34 INFO  : Memory regions updated for context MicroBlaze #3
19:50:34 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:50:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:50:35 INFO  : 'con' command is executed.
19:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:50:35 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:54:31 INFO  : Disconnected from the channel tcfchan#11.
19:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:50 INFO  : 'jtag frequency' command is executed.
19:54:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:54:50 INFO  : Context for 'APU' is selected.
19:54:50 INFO  : System reset is completed.
19:54:53 INFO  : 'after 3000' command is executed.
19:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:59 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:54:59 INFO  : Context for 'APU' is selected.
19:55:05 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:05 INFO  : Context for 'APU' is selected.
19:55:06 INFO  : 'ps7_init' command is executed.
19:55:06 INFO  : 'ps7_post_config' command is executed.
19:55:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:55:07 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:07 INFO  : Memory regions updated for context APU
19:55:07 INFO  : Memory regions updated for context MicroBlaze #2
19:55:07 INFO  : Memory regions updated for context MicroBlaze #0
19:55:07 INFO  : Memory regions updated for context MicroBlaze #1
19:55:07 INFO  : Memory regions updated for context MicroBlaze #3
19:55:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:55:08 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:55:08 INFO  : 'con' command is executed.
19:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:55:08 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:55:49 INFO  : Disconnected from the channel tcfchan#12.
19:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:50 INFO  : 'jtag frequency' command is executed.
19:55:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:55:50 INFO  : Context for 'APU' is selected.
19:55:51 INFO  : System reset is completed.
19:55:54 INFO  : 'after 3000' command is executed.
19:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:00 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:56:00 INFO  : Context for 'APU' is selected.
19:56:05 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:05 INFO  : Context for 'APU' is selected.
19:56:06 INFO  : 'ps7_init' command is executed.
19:56:06 INFO  : 'ps7_post_config' command is executed.
19:56:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:56:07 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:07 INFO  : Memory regions updated for context APU
19:56:07 INFO  : Memory regions updated for context MicroBlaze #2
19:56:07 INFO  : Memory regions updated for context MicroBlaze #0
19:56:07 INFO  : Memory regions updated for context MicroBlaze #1
19:56:07 INFO  : Memory regions updated for context MicroBlaze #3
19:56:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:56:08 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:56:08 INFO  : 'con' command is executed.
19:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:56:08 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:58:24 INFO  : Disconnected from the channel tcfchan#13.
19:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:26 INFO  : 'jtag frequency' command is executed.
19:58:26 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
19:58:26 INFO  : Context for 'APU' is selected.
19:58:26 INFO  : System reset is completed.
19:58:29 INFO  : 'after 3000' command is executed.
19:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:35 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
19:58:35 INFO  : Context for 'APU' is selected.
19:58:41 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
19:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:41 INFO  : Context for 'APU' is selected.
19:58:43 INFO  : 'ps7_init' command is executed.
19:58:43 INFO  : 'ps7_post_config' command is executed.
19:58:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:58:43 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
19:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:43 INFO  : Memory regions updated for context APU
19:58:43 INFO  : Memory regions updated for context MicroBlaze #2
19:58:43 INFO  : Memory regions updated for context MicroBlaze #0
19:58:43 INFO  : Memory regions updated for context MicroBlaze #1
19:58:43 INFO  : Memory regions updated for context MicroBlaze #3
19:58:43 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
19:58:44 INFO  : Context for processor 'iop_arduino_mb' is selected.
19:58:44 INFO  : 'con' command is executed.
19:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

19:58:44 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:00:46 INFO  : Disconnected from the channel tcfchan#14.
20:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:48 INFO  : 'jtag frequency' command is executed.
20:00:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:00:48 INFO  : Context for 'APU' is selected.
20:00:48 INFO  : System reset is completed.
20:00:51 INFO  : 'after 3000' command is executed.
20:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:56 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:00:56 INFO  : Context for 'APU' is selected.
20:01:03 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:03 INFO  : Context for 'APU' is selected.
20:01:04 INFO  : 'ps7_init' command is executed.
20:01:04 INFO  : 'ps7_post_config' command is executed.
20:01:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:01:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:05 INFO  : Memory regions updated for context APU
20:01:05 INFO  : Memory regions updated for context MicroBlaze #2
20:01:05 INFO  : Memory regions updated for context MicroBlaze #0
20:01:05 INFO  : Memory regions updated for context MicroBlaze #1
20:01:05 INFO  : Memory regions updated for context MicroBlaze #3
20:01:05 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:01:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:01:05 INFO  : 'con' command is executed.
20:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:01:05 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:02:21 INFO  : Disconnected from the channel tcfchan#15.
20:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:22 INFO  : 'jtag frequency' command is executed.
20:02:22 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:02:23 INFO  : Context for 'APU' is selected.
20:02:23 INFO  : System reset is completed.
20:02:26 INFO  : 'after 3000' command is executed.
20:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:31 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:02:32 INFO  : Context for 'APU' is selected.
20:02:37 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:38 INFO  : Context for 'APU' is selected.
20:02:39 INFO  : 'ps7_init' command is executed.
20:02:39 INFO  : 'ps7_post_config' command is executed.
20:02:39 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:02:39 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:40 INFO  : Memory regions updated for context APU
20:02:40 INFO  : Memory regions updated for context MicroBlaze #2
20:02:40 INFO  : Memory regions updated for context MicroBlaze #0
20:02:40 INFO  : Memory regions updated for context MicroBlaze #1
20:02:40 INFO  : Memory regions updated for context MicroBlaze #3
20:02:40 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:02:40 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:02:40 INFO  : 'con' command is executed.
20:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:02:40 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:03:23 INFO  : Disconnected from the channel tcfchan#16.
20:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:24 INFO  : 'jtag frequency' command is executed.
20:03:24 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:03:24 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : System reset is completed.
20:03:28 INFO  : 'after 3000' command is executed.
20:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:03:34 INFO  : Context for 'APU' is selected.
20:03:40 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:40 INFO  : Context for 'APU' is selected.
20:03:41 INFO  : 'ps7_init' command is executed.
20:03:41 INFO  : 'ps7_post_config' command is executed.
20:03:41 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:03:41 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:42 INFO  : Memory regions updated for context APU
20:03:42 INFO  : Memory regions updated for context MicroBlaze #2
20:03:42 INFO  : Memory regions updated for context MicroBlaze #0
20:03:42 INFO  : Memory regions updated for context MicroBlaze #1
20:03:42 INFO  : Memory regions updated for context MicroBlaze #3
20:03:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:03:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:03:42 INFO  : 'con' command is executed.
20:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:03:42 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:03:51 INFO  : Disconnected from the channel tcfchan#17.
20:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:53 INFO  : 'jtag frequency' command is executed.
20:03:53 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:03:53 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : System reset is completed.
20:03:56 INFO  : 'after 3000' command is executed.
20:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:01 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:04:01 INFO  : Context for 'APU' is selected.
20:04:08 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:08 INFO  : Context for 'APU' is selected.
20:04:09 INFO  : 'ps7_init' command is executed.
20:04:09 INFO  : 'ps7_post_config' command is executed.
20:04:09 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:04:09 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:04:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:10 INFO  : Memory regions updated for context APU
20:04:10 INFO  : Memory regions updated for context MicroBlaze #2
20:04:10 INFO  : Memory regions updated for context MicroBlaze #0
20:04:10 INFO  : Memory regions updated for context MicroBlaze #1
20:04:10 INFO  : Memory regions updated for context MicroBlaze #3
20:04:10 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:04:10 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:04:10 INFO  : 'con' command is executed.
20:04:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:04:10 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:04:48 INFO  : Disconnected from the channel tcfchan#18.
20:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:50 INFO  : 'jtag frequency' command is executed.
20:04:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:04:50 INFO  : Context for 'APU' is selected.
20:04:50 INFO  : System reset is completed.
20:04:53 INFO  : 'after 3000' command is executed.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:59 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:04:59 INFO  : Context for 'APU' is selected.
20:05:05 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:05 INFO  : Context for 'APU' is selected.
20:05:06 INFO  : 'ps7_init' command is executed.
20:05:06 INFO  : 'ps7_post_config' command is executed.
20:05:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:05:07 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:07 INFO  : Memory regions updated for context APU
20:05:07 INFO  : Memory regions updated for context MicroBlaze #2
20:05:07 INFO  : Memory regions updated for context MicroBlaze #0
20:05:07 INFO  : Memory regions updated for context MicroBlaze #1
20:05:07 INFO  : Memory regions updated for context MicroBlaze #3
20:05:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:05:08 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:05:08 INFO  : 'con' command is executed.
20:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:05:08 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:05:17 INFO  : Disconnected from the channel tcfchan#19.
20:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:18 INFO  : 'jtag frequency' command is executed.
20:05:18 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:05:18 INFO  : Context for 'APU' is selected.
20:05:18 INFO  : System reset is completed.
20:05:21 INFO  : 'after 3000' command is executed.
20:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:27 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:05:27 INFO  : Context for 'APU' is selected.
20:05:33 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:33 INFO  : Context for 'APU' is selected.
20:05:34 INFO  : 'ps7_init' command is executed.
20:05:35 INFO  : 'ps7_post_config' command is executed.
20:05:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:05:35 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:35 INFO  : Memory regions updated for context APU
20:05:35 INFO  : Memory regions updated for context MicroBlaze #2
20:05:35 INFO  : Memory regions updated for context MicroBlaze #0
20:05:35 INFO  : Memory regions updated for context MicroBlaze #1
20:05:35 INFO  : Memory regions updated for context MicroBlaze #3
20:05:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:05:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:05:36 INFO  : 'con' command is executed.
20:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:05:36 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:06:29 INFO  : Disconnected from the channel tcfchan#20.
20:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:31 INFO  : 'jtag frequency' command is executed.
20:06:31 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:06:31 INFO  : Context for 'APU' is selected.
20:06:31 INFO  : System reset is completed.
20:06:34 INFO  : 'after 3000' command is executed.
20:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:40 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:06:40 INFO  : Context for 'APU' is selected.
20:06:46 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:46 INFO  : Context for 'APU' is selected.
20:06:47 INFO  : 'ps7_init' command is executed.
20:06:47 INFO  : 'ps7_post_config' command is executed.
20:06:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:06:48 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:49 INFO  : Memory regions updated for context APU
20:06:49 INFO  : Memory regions updated for context MicroBlaze #2
20:06:49 INFO  : Memory regions updated for context MicroBlaze #0
20:06:49 INFO  : Memory regions updated for context MicroBlaze #1
20:06:49 INFO  : Memory regions updated for context MicroBlaze #3
20:06:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:06:50 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:06:50 INFO  : 'con' command is executed.
20:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:06:50 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:07:00 INFO  : Disconnected from the channel tcfchan#21.
20:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:02 INFO  : 'jtag frequency' command is executed.
20:07:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:07:02 INFO  : Context for 'APU' is selected.
20:07:02 INFO  : System reset is completed.
20:07:05 INFO  : 'after 3000' command is executed.
20:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:07:10 INFO  : Context for 'APU' is selected.
20:07:17 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:17 INFO  : Context for 'APU' is selected.
20:07:18 INFO  : 'ps7_init' command is executed.
20:07:18 INFO  : 'ps7_post_config' command is executed.
20:07:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:07:19 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:19 INFO  : Memory regions updated for context APU
20:07:19 INFO  : Memory regions updated for context MicroBlaze #2
20:07:19 INFO  : Memory regions updated for context MicroBlaze #0
20:07:19 INFO  : Memory regions updated for context MicroBlaze #1
20:07:19 INFO  : Memory regions updated for context MicroBlaze #3
20:07:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:07:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:07:19 INFO  : 'con' command is executed.
20:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:07:19 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:11:59 INFO  : Disconnected from the channel tcfchan#22.
20:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:01 INFO  : 'jtag frequency' command is executed.
20:12:01 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:12:01 INFO  : Context for 'APU' is selected.
20:12:01 INFO  : System reset is completed.
20:12:04 INFO  : 'after 3000' command is executed.
20:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:12:10 INFO  : Context for 'APU' is selected.
20:12:16 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:16 INFO  : Context for 'APU' is selected.
20:12:17 INFO  : 'ps7_init' command is executed.
20:12:17 INFO  : 'ps7_post_config' command is executed.
20:12:17 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:12:17 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:18 INFO  : Memory regions updated for context APU
20:12:18 INFO  : Memory regions updated for context MicroBlaze #2
20:12:18 INFO  : Memory regions updated for context MicroBlaze #0
20:12:18 INFO  : Memory regions updated for context MicroBlaze #1
20:12:18 INFO  : Memory regions updated for context MicroBlaze #3
20:12:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:12:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:12:18 INFO  : 'con' command is executed.
20:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:12:18 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:12:55 INFO  : Disconnected from the channel tcfchan#23.
20:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:57 INFO  : 'jtag frequency' command is executed.
20:12:57 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
20:12:57 INFO  : Context for 'APU' is selected.
20:12:57 INFO  : System reset is completed.
20:13:00 INFO  : 'after 3000' command is executed.
20:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:05 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
20:13:05 INFO  : Context for 'APU' is selected.
20:13:12 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
20:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:12 INFO  : Context for 'APU' is selected.
20:13:13 INFO  : 'ps7_init' command is executed.
20:13:13 INFO  : 'ps7_post_config' command is executed.
20:13:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:13:13 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
20:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:13 INFO  : Memory regions updated for context APU
20:13:13 INFO  : Memory regions updated for context MicroBlaze #2
20:13:13 INFO  : Memory regions updated for context MicroBlaze #0
20:13:13 INFO  : Memory regions updated for context MicroBlaze #1
20:13:13 INFO  : Memory regions updated for context MicroBlaze #3
20:13:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
20:13:14 INFO  : Context for processor 'iop_arduino_mb' is selected.
20:13:14 INFO  : 'con' command is executed.
20:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

20:13:14 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:15:11 INFO  : Disconnected from the channel tcfchan#24.
20:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:32 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:32 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:32 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:32 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:33 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:33 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:33 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:34 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:40 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:40 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:40 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:44 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:44 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:56:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:53 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:56:53 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


10:59:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:59:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:52 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:59:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:52 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
10:59:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:59:55 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


11:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:00:24 INFO  : 'jtag frequency' command is executed.
11:00:24 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:00:24 INFO  : Context for 'APU' is selected.
11:00:24 INFO  : System reset is completed.
11:00:27 INFO  : 'after 3000' command is executed.
11:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:00:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:00:34 INFO  : Context for 'APU' is selected.
11:00:35 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:35 INFO  : Context for 'APU' is selected.
11:00:36 INFO  : 'ps7_init' command is executed.
11:00:36 INFO  : 'ps7_post_config' command is executed.
11:00:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:00:36 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
11:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:37 INFO  : Memory regions updated for context APU
11:00:37 INFO  : Memory regions updated for context MicroBlaze #2
11:00:37 INFO  : Memory regions updated for context MicroBlaze #0
11:00:37 INFO  : Memory regions updated for context MicroBlaze #1
11:00:37 INFO  : Memory regions updated for context MicroBlaze #3
11:00:37 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:00:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:00:37 INFO  : 'con' command is executed.
11:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

11:00:37 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:03:13 INFO  : Disconnected from the channel tcfchan#25.
11:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:25 INFO  : 'jtag frequency' command is executed.
11:03:26 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:03:26 INFO  : Context for 'APU' is selected.
11:03:26 INFO  : System reset is completed.
11:03:29 INFO  : 'after 3000' command is executed.
11:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:03:34 INFO  : Context for 'APU' is selected.
11:03:41 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:41 INFO  : Context for 'APU' is selected.
11:03:42 INFO  : 'ps7_init' command is executed.
11:03:42 INFO  : 'ps7_post_config' command is executed.
11:03:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:03:42 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf' is downloaded to processor 'iop_arduino_mb'.
11:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/demo_gesture_moto/Debug/demo_gesture_moto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:42 INFO  : Memory regions updated for context APU
11:03:42 INFO  : Memory regions updated for context MicroBlaze #2
11:03:42 INFO  : Memory regions updated for context MicroBlaze #0
11:03:42 INFO  : Memory regions updated for context MicroBlaze #1
11:03:42 INFO  : Memory regions updated for context MicroBlaze #3
11:03:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:03:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:03:43 INFO  : 'con' command is executed.
11:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

11:03:43 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:03:55 INFO  : Disconnected from the channel tcfchan#26.
17:03:46 INFO  : Registering command handlers for SDK TCF services
17:03:48 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
17:03:52 INFO  : XSCT server has started successfully.
17:03:53 INFO  : Successfully done setting XSCT server connection channel  
17:03:53 INFO  : Successfully done setting SDK workspace  
20:43:02 INFO  : Registering command handlers for SDK TCF services
20:43:04 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
20:43:07 INFO  : XSCT server has started successfully.
20:43:07 INFO  : Successfully done setting XSCT server connection channel  
20:43:08 INFO  : Successfully done setting SDK workspace  
15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:43:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:21 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:43:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:39 INFO  : 'jtag frequency' command is executed.
16:00:39 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:00:39 INFO  : Context for 'APU' is selected.
16:00:40 INFO  : System reset is completed.
16:00:43 INFO  : 'after 3000' command is executed.
16:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:46 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:00:46 INFO  : Context for 'APU' is selected.
16:00:46 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:46 INFO  : Context for 'APU' is selected.
16:00:48 INFO  : 'ps7_init' command is executed.
16:00:48 INFO  : 'ps7_post_config' command is executed.
16:00:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:00:49 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:49 INFO  : Memory regions updated for context APU
16:00:49 INFO  : Memory regions updated for context MicroBlaze #2
16:00:49 INFO  : Memory regions updated for context MicroBlaze #0
16:00:49 INFO  : Memory regions updated for context MicroBlaze #1
16:00:49 INFO  : Memory regions updated for context MicroBlaze #3
16:00:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:00:51 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:00:51 INFO  : 'con' command is executed.
16:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:00:51 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:01:43 INFO  : Disconnected from the channel tcfchan#1.
16:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:01:45 INFO  : 'jtag frequency' command is executed.
16:01:45 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:01:45 INFO  : Context for 'APU' is selected.
16:01:46 INFO  : System reset is completed.
16:01:49 INFO  : 'after 3000' command is executed.
16:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:51 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:01:52 INFO  : Context for 'APU' is selected.
16:02:02 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:02 INFO  : Context for 'APU' is selected.
16:02:04 INFO  : 'ps7_init' command is executed.
16:02:04 INFO  : 'ps7_post_config' command is executed.
16:02:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:02:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:04 INFO  : Memory regions updated for context APU
16:02:04 INFO  : Memory regions updated for context MicroBlaze #2
16:02:05 INFO  : Memory regions updated for context MicroBlaze #0
16:02:05 INFO  : Memory regions updated for context MicroBlaze #1
16:02:05 INFO  : Memory regions updated for context MicroBlaze #3
16:02:05 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:02:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:02:05 INFO  : 'con' command is executed.
16:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:02:05 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:07:41 INFO  : Disconnected from the channel tcfchan#2.
16:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:42 INFO  : 'jtag frequency' command is executed.
16:07:42 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:07:42 INFO  : Context for 'APU' is selected.
16:07:42 INFO  : System reset is completed.
16:07:45 INFO  : 'after 3000' command is executed.
16:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:48 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:07:48 INFO  : Context for 'APU' is selected.
16:07:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:53 INFO  : Context for 'APU' is selected.
16:07:55 INFO  : 'ps7_init' command is executed.
16:07:55 INFO  : 'ps7_post_config' command is executed.
16:07:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:07:56 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:56 INFO  : Memory regions updated for context APU
16:07:56 INFO  : Memory regions updated for context MicroBlaze #2
16:07:56 INFO  : Memory regions updated for context MicroBlaze #0
16:07:56 INFO  : Memory regions updated for context MicroBlaze #1
16:07:56 INFO  : Memory regions updated for context MicroBlaze #3
16:07:56 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:07:57 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:07:57 INFO  : 'con' command is executed.
16:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:07:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:10:54 INFO  : Disconnected from the channel tcfchan#3.
16:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:56 INFO  : 'jtag frequency' command is executed.
16:10:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:10:56 INFO  : Context for 'APU' is selected.
16:10:56 INFO  : System reset is completed.
16:10:59 INFO  : 'after 3000' command is executed.
16:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:02 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:11:02 INFO  : Context for 'APU' is selected.
16:11:08 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:08 INFO  : Context for 'APU' is selected.
16:11:09 INFO  : 'ps7_init' command is executed.
16:11:10 INFO  : 'ps7_post_config' command is executed.
16:11:10 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:11:10 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:10 INFO  : Memory regions updated for context APU
16:11:10 INFO  : Memory regions updated for context MicroBlaze #2
16:11:10 INFO  : Memory regions updated for context MicroBlaze #0
16:11:10 INFO  : Memory regions updated for context MicroBlaze #1
16:11:10 INFO  : Memory regions updated for context MicroBlaze #3
16:11:10 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:11:11 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:11:11 INFO  : 'con' command is executed.
16:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:11:11 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:07 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:10 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:10 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:14:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:14:45 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:17:36 INFO  : Disconnected from the channel tcfchan#4.
16:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:29 INFO  : 'jtag frequency' command is executed.
16:31:29 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:31:29 INFO  : Context for 'APU' is selected.
16:31:29 INFO  : System reset is completed.
16:31:32 INFO  : 'after 3000' command is executed.
16:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:37 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:31:38 INFO  : Context for 'APU' is selected.
16:31:45 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:45 INFO  : Context for 'APU' is selected.
16:31:47 INFO  : 'ps7_init' command is executed.
16:31:47 INFO  : 'ps7_post_config' command is executed.
16:31:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:31:47 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:48 INFO  : Memory regions updated for context APU
16:31:48 INFO  : Memory regions updated for context MicroBlaze #2
16:31:48 INFO  : Memory regions updated for context MicroBlaze #0
16:31:48 INFO  : Memory regions updated for context MicroBlaze #1
16:31:48 INFO  : Memory regions updated for context MicroBlaze #3
16:31:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:31:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:31:49 INFO  : 'con' command is executed.
16:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:31:49 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:32:59 INFO  : Disconnected from the channel tcfchan#5.
16:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:48 INFO  : 'jtag frequency' command is executed.
16:43:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:43:48 INFO  : Context for 'APU' is selected.
16:43:49 INFO  : System reset is completed.
16:43:52 INFO  : 'after 3000' command is executed.
16:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:57 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:43:58 INFO  : Context for 'APU' is selected.
16:44:06 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:06 INFO  : Context for 'APU' is selected.
16:44:07 INFO  : 'ps7_init' command is executed.
16:44:07 INFO  : 'ps7_post_config' command is executed.
16:44:08 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:44:08 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:08 INFO  : Memory regions updated for context APU
16:44:08 INFO  : Memory regions updated for context MicroBlaze #2
16:44:08 INFO  : Memory regions updated for context MicroBlaze #0
16:44:08 INFO  : Memory regions updated for context MicroBlaze #1
16:44:09 INFO  : Memory regions updated for context MicroBlaze #3
16:44:09 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:44:09 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:44:09 INFO  : 'con' command is executed.
16:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:44:09 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:04:11 INFO  : Disconnected from the channel tcfchan#6.
18:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:12 INFO  : 'jtag frequency' command is executed.
18:04:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:04:12 INFO  : Context for 'APU' is selected.
18:04:12 INFO  : System reset is completed.
18:04:15 INFO  : 'after 3000' command is executed.
18:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:21 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:04:21 INFO  : Context for 'APU' is selected.
18:04:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:31 INFO  : Context for 'APU' is selected.
18:04:32 INFO  : 'ps7_init' command is executed.
18:04:32 INFO  : 'ps7_post_config' command is executed.
18:04:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:04:33 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:33 INFO  : Memory regions updated for context APU
18:04:33 INFO  : Memory regions updated for context MicroBlaze #2
18:04:33 INFO  : Memory regions updated for context MicroBlaze #0
18:04:33 INFO  : Memory regions updated for context MicroBlaze #1
18:04:33 INFO  : Memory regions updated for context MicroBlaze #3
18:04:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:04:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:04:34 INFO  : 'con' command is executed.
18:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:04:34 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:13:12 INFO  : Disconnected from the channel tcfchan#7.
18:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:14 INFO  : 'jtag frequency' command is executed.
18:13:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:13:14 INFO  : Context for 'APU' is selected.
18:13:14 INFO  : System reset is completed.
18:13:17 INFO  : 'after 3000' command is executed.
18:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:13:23 INFO  : Context for 'APU' is selected.
18:13:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:30 INFO  : Context for 'APU' is selected.
18:13:31 INFO  : 'ps7_init' command is executed.
18:13:31 INFO  : 'ps7_post_config' command is executed.
18:13:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:13:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:32 INFO  : Memory regions updated for context APU
18:13:32 INFO  : Memory regions updated for context MicroBlaze #2
18:13:32 INFO  : Memory regions updated for context MicroBlaze #0
18:13:32 INFO  : Memory regions updated for context MicroBlaze #1
18:13:32 INFO  : Memory regions updated for context MicroBlaze #3
18:13:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:13:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:13:33 INFO  : 'con' command is executed.
18:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:13:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:14:01 INFO  : Disconnected from the channel tcfchan#8.
18:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:03 INFO  : 'jtag frequency' command is executed.
18:14:03 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:14:03 INFO  : Context for 'APU' is selected.
18:14:03 INFO  : System reset is completed.
18:14:06 INFO  : 'after 3000' command is executed.
18:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:14:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:14:12 INFO  : Context for 'APU' is selected.
18:14:20 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:20 INFO  : Context for 'APU' is selected.
18:14:22 INFO  : 'ps7_init' command is executed.
18:14:22 INFO  : 'ps7_post_config' command is executed.
18:14:22 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:14:22 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:23 INFO  : Memory regions updated for context APU
18:14:23 INFO  : Memory regions updated for context MicroBlaze #2
18:14:23 INFO  : Memory regions updated for context MicroBlaze #0
18:14:23 INFO  : Memory regions updated for context MicroBlaze #1
18:14:23 INFO  : Memory regions updated for context MicroBlaze #3
18:14:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:14:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:14:23 INFO  : 'con' command is executed.
18:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:14:23 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:14:47 INFO  : Disconnected from the channel tcfchan#9.
18:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:48 INFO  : 'jtag frequency' command is executed.
18:14:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:14:48 INFO  : Context for 'APU' is selected.
18:14:48 INFO  : System reset is completed.
18:14:51 INFO  : 'after 3000' command is executed.
18:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:14:57 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:14:57 INFO  : Context for 'APU' is selected.
18:15:05 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:05 INFO  : Context for 'APU' is selected.
18:15:06 INFO  : 'ps7_init' command is executed.
18:15:06 INFO  : 'ps7_post_config' command is executed.
18:15:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:15:06 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:07 INFO  : Memory regions updated for context APU
18:15:07 INFO  : Memory regions updated for context MicroBlaze #2
18:15:07 INFO  : Memory regions updated for context MicroBlaze #0
18:15:07 INFO  : Memory regions updated for context MicroBlaze #1
18:15:07 INFO  : Memory regions updated for context MicroBlaze #3
18:15:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:15:09 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:15:09 INFO  : 'con' command is executed.
18:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:15:09 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:17:09 INFO  : Disconnected from the channel tcfchan#10.
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:11 INFO  : 'jtag frequency' command is executed.
18:17:11 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : System reset is completed.
18:17:14 INFO  : 'after 3000' command is executed.
18:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:17:23 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:17:24 INFO  : Context for 'APU' is selected.
18:17:33 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:33 INFO  : Context for 'APU' is selected.
18:17:35 INFO  : 'ps7_init' command is executed.
18:17:35 INFO  : 'ps7_post_config' command is executed.
18:17:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:17:35 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
18:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:36 INFO  : Memory regions updated for context APU
18:17:36 INFO  : Memory regions updated for context MicroBlaze #2
18:17:36 INFO  : Memory regions updated for context MicroBlaze #0
18:17:36 INFO  : Memory regions updated for context MicroBlaze #1
18:17:36 INFO  : Memory regions updated for context MicroBlaze #3
18:17:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:17:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:17:36 INFO  : 'con' command is executed.
18:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:17:36 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:20 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:52:20 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

12:52:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:38 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:38 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

12:56:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:56:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:39 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:56:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:56:40 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:02:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:02:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:02:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:02:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:13 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:02:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:02:13 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:04:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:04:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:50 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:04:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:51 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:04:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:04:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:52 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:04:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:04:52 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:31:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:31:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:31:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:31:58 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:31:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:31:58 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:01 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:01 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:32:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:11 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:14 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:14 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:32:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:32:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:32:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:32:16 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:34:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:34:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:06 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:34:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:07 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:34:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:34:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:34:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:08 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:34:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:34:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:34:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:34:19 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:29 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:36:12 INFO  : Disconnected from the channel tcfchan#11.
13:36:57 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
13:37:00 INFO  : XSCT server has started successfully.
13:37:00 INFO  : Successfully done setting XSCT server connection channel  
13:37:01 INFO  : Successfully done setting SDK workspace  
13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:14 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:16 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:37:20 INFO  : Registering command handlers for SDK TCF services
13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:35 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:35 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:41 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:41 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:42 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:42 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:37:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:42 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:40:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:40:24 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:40:24 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:40:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:40:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:40:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:40:26 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:41:59 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:42:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:57 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:42:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:57 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:43:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:43:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:43:14 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:53:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:15 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:53:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:15 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:55:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:55:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:55:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:55:28 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:55:40 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:55:40 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:55:40 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:56:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:56:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:56:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:56:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:56:07 INFO  : Inferring section assignments and sizes from elf file: /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
13:56:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:54 INFO  : Registering command handlers for SDK TCF services
15:29:57 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
15:30:01 INFO  : XSCT server has started successfully.
15:30:02 INFO  : Successfully done setting XSCT server connection channel  
15:30:02 INFO  : Successfully done setting SDK workspace  
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:07:17 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:07:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:27:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

17:27:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:27:02 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:27:02 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:13:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:13:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:13:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:13:16 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:15:12 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:15:16 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:25 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:15:25 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:15:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:15:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:15:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:15:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:15:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:15:38 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:15:38 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:16:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:16:17 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:16:17 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:30:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:30:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:30:39 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:30:39 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:30:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:30:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:30:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:30:45 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:31:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:31:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:31:43 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:31:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:31:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:31:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:31:45 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:25:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:25:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:25:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:25:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:25:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:25:59 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:25:59 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:26:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:26:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:26:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:26:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:26:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:26:12 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:01 INFO  : 'jtag frequency' command is executed.
16:56:01 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:56:01 INFO  : Context for 'APU' is selected.
16:56:01 INFO  : System reset is completed.
16:56:04 INFO  : 'after 3000' command is executed.
16:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:07 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:56:07 INFO  : Context for 'APU' is selected.
16:56:07 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:07 INFO  : Context for 'APU' is selected.
16:56:11 INFO  : 'ps7_init' command is executed.
16:56:11 INFO  : 'ps7_post_config' command is executed.
16:56:11 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:56:12 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_gesture/Debug/arduino_gesture.elf' is downloaded to processor 'iop_arduino_mb'.
16:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_gesture/Debug/arduino_gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:13 INFO  : Memory regions updated for context APU
16:56:13 INFO  : Memory regions updated for context MicroBlaze #2
16:56:13 INFO  : Memory regions updated for context MicroBlaze #0
16:56:13 INFO  : Memory regions updated for context MicroBlaze #1
16:56:13 INFO  : Memory regions updated for context MicroBlaze #3
16:56:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:56:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:56:13 INFO  : 'con' command is executed.
16:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:56:13 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:30:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:30:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:30:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:30:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:30:08 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


17:30:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:30:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:30:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:30:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
17:30:26 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:25:04 INFO  : Disconnected from the channel tcfchan#1.
18:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:25:07 INFO  : 'jtag frequency' command is executed.
18:25:07 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:25:07 INFO  : Context for 'APU' is selected.
18:25:07 INFO  : System reset is completed.
18:25:10 INFO  : 'after 3000' command is executed.
18:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:25:13 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:25:13 INFO  : Context for 'APU' is selected.
18:25:25 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:25 INFO  : Context for 'APU' is selected.
18:25:29 INFO  : 'ps7_init' command is executed.
18:25:29 INFO  : 'ps7_post_config' command is executed.
18:25:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:25:29 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:29 INFO  : Memory regions updated for context APU
18:25:29 INFO  : Memory regions updated for context MicroBlaze #2
18:25:29 INFO  : Memory regions updated for context MicroBlaze #0
18:25:29 INFO  : Memory regions updated for context MicroBlaze #1
18:25:30 INFO  : Memory regions updated for context MicroBlaze #3
18:25:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:25:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:25:30 INFO  : 'con' command is executed.
18:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:25:30 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:26:13 INFO  : Disconnected from the channel tcfchan#2.
18:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:16 INFO  : 'jtag frequency' command is executed.
18:26:16 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:26:16 INFO  : Context for 'APU' is selected.
18:26:16 INFO  : System reset is completed.
18:26:19 INFO  : 'after 3000' command is executed.
18:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:26 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:26:26 INFO  : Context for 'APU' is selected.
18:26:39 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:39 INFO  : Context for 'APU' is selected.
18:26:41 INFO  : 'ps7_init' command is executed.
18:26:41 INFO  : 'ps7_post_config' command is executed.
18:26:41 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:26:41 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:42 INFO  : Memory regions updated for context APU
18:26:42 INFO  : Memory regions updated for context MicroBlaze #2
18:26:42 INFO  : Memory regions updated for context MicroBlaze #0
18:26:42 INFO  : Memory regions updated for context MicroBlaze #1
18:26:42 INFO  : Memory regions updated for context MicroBlaze #3
18:26:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:26:46 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:26:46 INFO  : 'con' command is executed.
18:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:26:46 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:27:18 INFO  : Disconnected from the channel tcfchan#3.
18:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:21 INFO  : 'jtag frequency' command is executed.
18:27:21 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:27:21 INFO  : Context for 'APU' is selected.
18:27:21 INFO  : System reset is completed.
18:27:24 INFO  : 'after 3000' command is executed.
18:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:30 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:27:30 INFO  : Context for 'APU' is selected.
18:27:42 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:42 INFO  : Context for 'APU' is selected.
18:27:45 INFO  : 'ps7_init' command is executed.
18:27:45 INFO  : 'ps7_post_config' command is executed.
18:27:45 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:27:46 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:46 INFO  : Memory regions updated for context APU
18:27:46 INFO  : Memory regions updated for context MicroBlaze #2
18:27:46 INFO  : Memory regions updated for context MicroBlaze #0
18:27:46 INFO  : Memory regions updated for context MicroBlaze #1
18:27:46 INFO  : Memory regions updated for context MicroBlaze #3
18:27:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:27:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:27:49 INFO  : 'con' command is executed.
18:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:27:49 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:28:42 INFO  : Disconnected from the channel tcfchan#4.
18:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:28:44 INFO  : 'jtag frequency' command is executed.
18:28:44 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:28:45 INFO  : Context for 'APU' is selected.
18:28:45 INFO  : System reset is completed.
18:28:48 INFO  : 'after 3000' command is executed.
18:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:28:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:28:56 INFO  : Context for 'APU' is selected.
18:29:03 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:03 INFO  : Context for 'APU' is selected.
18:29:07 INFO  : 'ps7_init' command is executed.
18:29:07 INFO  : 'ps7_post_config' command is executed.
18:29:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:29:07 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:07 INFO  : Memory regions updated for context APU
18:29:08 INFO  : Memory regions updated for context MicroBlaze #2
18:29:08 INFO  : Memory regions updated for context MicroBlaze #0
18:29:08 INFO  : Memory regions updated for context MicroBlaze #1
18:29:08 INFO  : Memory regions updated for context MicroBlaze #3
18:29:08 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:29:09 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:29:09 INFO  : 'con' command is executed.
18:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:29:09 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:29:31 INFO  : Disconnected from the channel tcfchan#5.
18:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:30:08 INFO  : 'jtag frequency' command is executed.
18:30:08 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:30:08 INFO  : Context for 'APU' is selected.
18:30:08 INFO  : System reset is completed.
18:30:11 INFO  : 'after 3000' command is executed.
18:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:30:18 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:30:18 INFO  : Context for 'APU' is selected.
18:30:27 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:28 INFO  : Context for 'APU' is selected.
18:30:30 INFO  : 'ps7_init' command is executed.
18:30:30 INFO  : 'ps7_post_config' command is executed.
18:30:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:30:30 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:32 INFO  : Memory regions updated for context APU
18:30:32 INFO  : Memory regions updated for context MicroBlaze #2
18:30:32 INFO  : Memory regions updated for context MicroBlaze #0
18:30:32 INFO  : Memory regions updated for context MicroBlaze #1
18:30:32 INFO  : Memory regions updated for context MicroBlaze #3
18:30:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:30:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:30:34 INFO  : 'con' command is executed.
18:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:30:34 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:31:23 INFO  : Disconnected from the channel tcfchan#6.
18:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:25 INFO  : 'jtag frequency' command is executed.
18:31:25 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
18:31:25 INFO  : Context for 'APU' is selected.
18:31:25 INFO  : System reset is completed.
18:31:28 INFO  : 'after 3000' command is executed.
18:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:31:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
18:31:34 INFO  : Context for 'APU' is selected.
18:31:42 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
18:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:42 INFO  : Context for 'APU' is selected.
18:31:45 INFO  : 'ps7_init' command is executed.
18:31:45 INFO  : 'ps7_post_config' command is executed.
18:31:45 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:31:46 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
18:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:47 INFO  : Memory regions updated for context APU
18:31:47 INFO  : Memory regions updated for context MicroBlaze #2
18:31:47 INFO  : Memory regions updated for context MicroBlaze #0
18:31:47 INFO  : Memory regions updated for context MicroBlaze #1
18:31:47 INFO  : Memory regions updated for context MicroBlaze #3
18:31:47 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:31:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
18:31:48 INFO  : 'con' command is executed.
18:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

18:31:48 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:58:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:58:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:58:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:58:57 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:58:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:58:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:58:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:58:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:58:59 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:58:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:59:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:59:00 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:59:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:59:00 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:59:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:44:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:05 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:44:05 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:44:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:44:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:44:08 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:44:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:44:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:25 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:44:25 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:44:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:44:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:27 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:44:27 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:44:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:44:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:44:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:44:43 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:01:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:01:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:01:22 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:01:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:01:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:31 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:01:31 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:01:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:01:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:01:34 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


18:01:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:01:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:01:39 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:01:39 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


11:47:20 INFO  : Disconnected from the channel tcfchan#7.
11:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:25 INFO  : 'jtag frequency' command is executed.
11:47:25 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:47:25 INFO  : Context for 'APU' is selected.
11:47:26 INFO  : System reset is completed.
11:47:29 INFO  : 'after 3000' command is executed.
11:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:37 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:47:37 INFO  : Context for 'APU' is selected.
11:47:51 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:51 INFO  : Context for 'APU' is selected.
11:47:54 INFO  : 'ps7_init' command is executed.
11:47:55 INFO  : 'ps7_post_config' command is executed.
11:47:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:47:56 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
11:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:57 INFO  : Memory regions updated for context APU
11:47:57 INFO  : Memory regions updated for context MicroBlaze #2
11:47:57 INFO  : Memory regions updated for context MicroBlaze #0
11:47:57 INFO  : Memory regions updated for context MicroBlaze #1
11:47:57 INFO  : Memory regions updated for context MicroBlaze #3
11:47:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:47:58 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:47:58 INFO  : 'con' command is executed.
11:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

11:47:58 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:04:55 INFO  : Disconnected from the channel tcfchan#8.
12:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:56 INFO  : 'jtag frequency' command is executed.
12:04:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:04:56 INFO  : Context for 'APU' is selected.
12:04:56 INFO  : System reset is completed.
12:04:59 INFO  : 'after 3000' command is executed.
12:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:07 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:05:08 INFO  : Context for 'APU' is selected.
12:05:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:19 INFO  : Context for 'APU' is selected.
12:05:24 INFO  : 'ps7_init' command is executed.
12:05:24 INFO  : 'ps7_post_config' command is executed.
12:05:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:05:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
12:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:25 INFO  : Memory regions updated for context APU
12:05:25 INFO  : Memory regions updated for context MicroBlaze #2
12:05:25 INFO  : Memory regions updated for context MicroBlaze #0
12:05:25 INFO  : Memory regions updated for context MicroBlaze #1
12:05:25 INFO  : Memory regions updated for context MicroBlaze #3
12:05:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:05:25 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:05:25 INFO  : 'con' command is executed.
12:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:05:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:07:59 INFO  : Disconnected from the channel tcfchan#9.
12:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:01 INFO  : 'jtag frequency' command is executed.
12:08:01 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:08:01 INFO  : Context for 'APU' is selected.
12:08:02 INFO  : System reset is completed.
12:08:05 INFO  : 'after 3000' command is executed.
12:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:08:11 INFO  : Context for 'APU' is selected.
12:08:18 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:18 INFO  : Context for 'APU' is selected.
12:08:20 INFO  : 'ps7_init' command is executed.
12:08:20 INFO  : 'ps7_post_config' command is executed.
12:08:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:08:20 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
12:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:21 INFO  : Memory regions updated for context APU
12:08:21 INFO  : Memory regions updated for context MicroBlaze #2
12:08:21 INFO  : Memory regions updated for context MicroBlaze #0
12:08:21 INFO  : Memory regions updated for context MicroBlaze #1
12:08:21 INFO  : Memory regions updated for context MicroBlaze #3
12:08:21 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:08:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:08:24 INFO  : 'con' command is executed.
12:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:08:24 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:09:07 INFO  : Disconnected from the channel tcfchan#10.
12:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:09:10 INFO  : 'jtag frequency' command is executed.
12:09:10 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:09:10 INFO  : Context for 'APU' is selected.
12:09:11 INFO  : System reset is completed.
12:09:14 INFO  : 'after 3000' command is executed.
12:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:21 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:09:21 INFO  : Context for 'APU' is selected.
12:09:28 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:28 INFO  : Context for 'APU' is selected.
12:09:30 INFO  : 'ps7_init' command is executed.
12:09:30 INFO  : 'ps7_post_config' command is executed.
12:09:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:09:30 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
12:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:32 INFO  : Memory regions updated for context APU
12:09:32 INFO  : Memory regions updated for context MicroBlaze #2
12:09:33 INFO  : Memory regions updated for context MicroBlaze #0
12:09:33 INFO  : Memory regions updated for context MicroBlaze #1
12:09:33 INFO  : Memory regions updated for context MicroBlaze #3
12:09:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:09:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:09:33 INFO  : 'con' command is executed.
12:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:09:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:09:59 INFO  : Disconnected from the channel tcfchan#11.
12:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:02 INFO  : 'jtag frequency' command is executed.
12:10:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:10:02 INFO  : Context for 'APU' is selected.
12:10:03 INFO  : System reset is completed.
12:10:06 INFO  : 'after 3000' command is executed.
12:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:10:12 INFO  : Context for 'APU' is selected.
12:10:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:19 INFO  : Context for 'APU' is selected.
12:10:21 INFO  : 'ps7_init' command is executed.
12:10:21 INFO  : 'ps7_post_config' command is executed.
12:10:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:10:22 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
12:10:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:24 INFO  : Memory regions updated for context APU
12:10:24 INFO  : Memory regions updated for context MicroBlaze #2
12:10:24 INFO  : Memory regions updated for context MicroBlaze #0
12:10:24 INFO  : Memory regions updated for context MicroBlaze #1
12:10:24 INFO  : Memory regions updated for context MicroBlaze #3
12:10:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:10:25 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:10:25 INFO  : 'con' command is executed.
12:10:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:10:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:12:25 INFO  : Disconnected from the channel tcfchan#12.
12:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:26 INFO  : 'jtag frequency' command is executed.
12:12:26 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:12:26 INFO  : Context for 'APU' is selected.
12:12:26 INFO  : System reset is completed.
12:12:29 INFO  : 'after 3000' command is executed.
12:12:39 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

12:27:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:27:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:27:45 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:27:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:27:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:46 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:27:46 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:27:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:27:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:46 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:27:46 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:27:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:27:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:27:49 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:27:49 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:31:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:36:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:05 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:36:05 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:36:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:36:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:09 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:36:09 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


12:54:48 INFO  : Registering command handlers for SDK TCF services
12:54:50 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
12:54:54 INFO  : XSCT server has started successfully.
12:54:56 INFO  : Successfully done setting XSCT server connection channel  
12:54:56 INFO  : Successfully done setting SDK workspace  
13:09:01 INFO  : Registering command handlers for SDK TCF services
13:09:06 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
13:09:11 INFO  : XSCT server has started successfully.
13:09:11 INFO  : Successfully done setting XSCT server connection channel  
13:09:13 INFO  : Successfully done setting SDK workspace  
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:13:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:13:30 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:13:30 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:25:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:52 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:25:52 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:26:07 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:26:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:26:07 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:26:07 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:44:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:44:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:44:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:44:34 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:45:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:45:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:45:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:45:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:45:35 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:45:35 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:47:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:47:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:05:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:05:27 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:05:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:05:27 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:08:00 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:08:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:00 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:08:00 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:03 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:08:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:08:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:08:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:08:22 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:09 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:09 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:10 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:10 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:13 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:13 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:15 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:15 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:24 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:24 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:12:30 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:12:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:56 INFO  : 'jtag frequency' command is executed.
15:12:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:12:56 INFO  : Context for 'APU' is selected.
15:12:56 INFO  : System reset is completed.
15:12:59 INFO  : 'after 3000' command is executed.
15:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:03 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:13:03 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:04 INFO  : Context for 'APU' is selected.
15:13:05 INFO  : 'ps7_init' command is executed.
15:13:05 INFO  : 'ps7_post_config' command is executed.
15:13:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:13:05 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:06 INFO  : Memory regions updated for context APU
15:13:06 INFO  : Memory regions updated for context MicroBlaze #2
15:13:06 INFO  : Memory regions updated for context MicroBlaze #0
15:13:06 INFO  : Memory regions updated for context MicroBlaze #1
15:13:06 INFO  : Memory regions updated for context MicroBlaze #3
15:13:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:13:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:13:07 INFO  : 'con' command is executed.
15:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:13:07 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:21:35 INFO  : Disconnected from the channel tcfchan#1.
15:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:37 INFO  : 'jtag frequency' command is executed.
15:21:37 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:21:37 INFO  : Context for 'APU' is selected.
15:21:37 INFO  : System reset is completed.
15:21:40 INFO  : 'after 3000' command is executed.
15:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:45 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:21:45 INFO  : Context for 'APU' is selected.
15:21:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:53 INFO  : Context for 'APU' is selected.
15:21:54 INFO  : 'ps7_init' command is executed.
15:21:54 INFO  : 'ps7_post_config' command is executed.
15:21:54 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:21:54 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:54 INFO  : Memory regions updated for context APU
15:21:54 INFO  : Memory regions updated for context MicroBlaze #2
15:21:54 INFO  : Memory regions updated for context MicroBlaze #0
15:21:54 INFO  : Memory regions updated for context MicroBlaze #1
15:21:54 INFO  : Memory regions updated for context MicroBlaze #3
15:21:54 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:21:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:21:55 INFO  : 'con' command is executed.
15:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:21:55 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:23:59 INFO  : Disconnected from the channel tcfchan#2.
15:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:00 INFO  : 'jtag frequency' command is executed.
15:24:00 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:24:00 INFO  : Context for 'APU' is selected.
15:24:01 INFO  : System reset is completed.
15:24:04 INFO  : 'after 3000' command is executed.
15:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:09 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:24:09 INFO  : Context for 'APU' is selected.
15:24:14 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:14 INFO  : Context for 'APU' is selected.
15:24:15 INFO  : 'ps7_init' command is executed.
15:24:15 INFO  : 'ps7_post_config' command is executed.
15:24:15 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:24:16 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:16 INFO  : Memory regions updated for context APU
15:24:16 INFO  : Memory regions updated for context MicroBlaze #2
15:24:16 INFO  : Memory regions updated for context MicroBlaze #0
15:24:16 INFO  : Memory regions updated for context MicroBlaze #1
15:24:16 INFO  : Memory regions updated for context MicroBlaze #3
15:24:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:24:17 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:24:17 INFO  : 'con' command is executed.
15:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:24:17 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:24:44 INFO  : Disconnected from the channel tcfchan#3.
15:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:45 INFO  : 'jtag frequency' command is executed.
15:24:45 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:24:46 INFO  : Context for 'APU' is selected.
15:24:46 INFO  : System reset is completed.
15:24:49 INFO  : 'after 3000' command is executed.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:24:55 INFO  : Context for 'APU' is selected.
15:25:00 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:00 INFO  : Context for 'APU' is selected.
15:25:01 INFO  : 'ps7_init' command is executed.
15:25:01 INFO  : 'ps7_post_config' command is executed.
15:25:01 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:25:01 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:01 INFO  : Memory regions updated for context APU
15:25:01 INFO  : Memory regions updated for context MicroBlaze #2
15:25:01 INFO  : Memory regions updated for context MicroBlaze #0
15:25:01 INFO  : Memory regions updated for context MicroBlaze #1
15:25:01 INFO  : Memory regions updated for context MicroBlaze #3
15:25:01 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:25:03 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:25:03 INFO  : 'con' command is executed.
15:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:25:03 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:26:39 INFO  : Disconnected from the channel tcfchan#4.
15:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:41 INFO  : 'jtag frequency' command is executed.
15:26:41 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:26:41 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : System reset is completed.
15:26:44 INFO  : 'after 3000' command is executed.
15:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:49 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:26:49 INFO  : Context for 'APU' is selected.
15:26:55 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:55 INFO  : Context for 'APU' is selected.
15:26:56 INFO  : 'ps7_init' command is executed.
15:26:56 INFO  : 'ps7_post_config' command is executed.
15:26:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:26:56 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:57 INFO  : Memory regions updated for context APU
15:26:57 INFO  : Memory regions updated for context MicroBlaze #2
15:26:57 INFO  : Memory regions updated for context MicroBlaze #0
15:26:57 INFO  : Memory regions updated for context MicroBlaze #1
15:26:57 INFO  : Memory regions updated for context MicroBlaze #3
15:26:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:26:57 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:26:57 INFO  : 'con' command is executed.
15:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:26:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:28:42 INFO  : Disconnected from the channel tcfchan#5.
15:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:43 INFO  : 'jtag frequency' command is executed.
15:28:43 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:28:44 INFO  : Context for 'APU' is selected.
15:28:44 INFO  : System reset is completed.
15:28:47 INFO  : 'after 3000' command is executed.
15:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:52 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:28:52 INFO  : Context for 'APU' is selected.
15:28:58 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:58 INFO  : Context for 'APU' is selected.
15:28:59 INFO  : 'ps7_init' command is executed.
15:28:59 INFO  : 'ps7_post_config' command is executed.
15:28:59 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:28:59 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:59 INFO  : Memory regions updated for context APU
15:28:59 INFO  : Memory regions updated for context MicroBlaze #2
15:28:59 INFO  : Memory regions updated for context MicroBlaze #0
15:28:59 INFO  : Memory regions updated for context MicroBlaze #1
15:28:59 INFO  : Memory regions updated for context MicroBlaze #3
15:28:59 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:29:00 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:29:00 INFO  : 'con' command is executed.
15:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:29:00 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:30:47 INFO  : Disconnected from the channel tcfchan#6.
15:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:49 INFO  : 'jtag frequency' command is executed.
15:30:49 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:30:49 INFO  : Context for 'APU' is selected.
15:30:49 INFO  : System reset is completed.
15:30:52 INFO  : 'after 3000' command is executed.
15:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:57 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:30:58 INFO  : Context for 'APU' is selected.
15:31:02 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:02 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : 'ps7_init' command is executed.
15:31:03 INFO  : 'ps7_post_config' command is executed.
15:31:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:31:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:04 INFO  : Memory regions updated for context APU
15:31:04 INFO  : Memory regions updated for context MicroBlaze #2
15:31:04 INFO  : Memory regions updated for context MicroBlaze #0
15:31:04 INFO  : Memory regions updated for context MicroBlaze #1
15:31:04 INFO  : Memory regions updated for context MicroBlaze #3
15:31:04 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:31:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:31:05 INFO  : 'con' command is executed.
15:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:31:05 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:34:03 INFO  : Disconnected from the channel tcfchan#7.
15:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:05 INFO  : 'jtag frequency' command is executed.
15:34:05 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:34:05 INFO  : Context for 'APU' is selected.
15:34:05 INFO  : System reset is completed.
15:34:08 INFO  : 'after 3000' command is executed.
15:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:14 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:34:14 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:20 INFO  : Context for 'APU' is selected.
15:34:21 INFO  : 'ps7_init' command is executed.
15:34:21 INFO  : 'ps7_post_config' command is executed.
15:34:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:34:22 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:22 INFO  : Memory regions updated for context APU
15:34:22 INFO  : Memory regions updated for context MicroBlaze #2
15:34:22 INFO  : Memory regions updated for context MicroBlaze #0
15:34:22 INFO  : Memory regions updated for context MicroBlaze #1
15:34:22 INFO  : Memory regions updated for context MicroBlaze #3
15:34:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:34:22 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:34:22 INFO  : 'con' command is executed.
15:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:34:22 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:42:11 INFO  : Disconnected from the channel tcfchan#8.
15:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:12 INFO  : 'jtag frequency' command is executed.
15:42:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:12 INFO  : Context for 'APU' is selected.
15:42:12 INFO  : System reset is completed.
15:42:15 INFO  : 'after 3000' command is executed.
15:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:21 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:21 INFO  : Context for 'APU' is selected.
15:42:27 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:27 INFO  : Context for 'APU' is selected.
15:42:28 INFO  : 'ps7_init' command is executed.
15:42:28 INFO  : 'ps7_post_config' command is executed.
15:42:28 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:28 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:28 INFO  : Memory regions updated for context APU
15:42:28 INFO  : Memory regions updated for context MicroBlaze #2
15:42:28 INFO  : Memory regions updated for context MicroBlaze #0
15:42:28 INFO  : Memory regions updated for context MicroBlaze #1
15:42:28 INFO  : Memory regions updated for context MicroBlaze #3
15:42:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:42:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:29 INFO  : 'con' command is executed.
15:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:42:29 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:31:45 INFO  : Disconnected from the channel tcfchan#9.
16:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:47 INFO  : 'jtag frequency' command is executed.
16:31:47 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:31:47 INFO  : Context for 'APU' is selected.
16:31:47 INFO  : System reset is completed.
16:31:50 INFO  : 'after 3000' command is executed.
16:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:56 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:31:56 INFO  : Context for 'APU' is selected.
16:32:03 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:03 INFO  : Context for 'APU' is selected.
16:32:04 INFO  : 'ps7_init' command is executed.
16:32:04 INFO  : 'ps7_post_config' command is executed.
16:32:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:32:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
16:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:04 INFO  : Memory regions updated for context APU
16:32:04 INFO  : Memory regions updated for context MicroBlaze #2
16:32:04 INFO  : Memory regions updated for context MicroBlaze #0
16:32:04 INFO  : Memory regions updated for context MicroBlaze #1
16:32:04 INFO  : Memory regions updated for context MicroBlaze #3
16:32:04 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:32:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:32:06 INFO  : 'con' command is executed.
16:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:32:06 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:35:02 INFO  : Disconnected from the channel tcfchan#10.
16:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:04 INFO  : 'jtag frequency' command is executed.
16:35:04 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:35:04 INFO  : Context for 'APU' is selected.
16:35:04 INFO  : System reset is completed.
16:35:07 INFO  : 'after 3000' command is executed.
16:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:35:12 INFO  : Context for 'APU' is selected.
16:35:18 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:18 INFO  : Context for 'APU' is selected.
16:35:19 INFO  : 'ps7_init' command is executed.
16:35:19 INFO  : 'ps7_post_config' command is executed.
16:35:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:35:20 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
16:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:20 INFO  : Memory regions updated for context APU
16:35:20 INFO  : Memory regions updated for context MicroBlaze #2
16:35:20 INFO  : Memory regions updated for context MicroBlaze #0
16:35:20 INFO  : Memory regions updated for context MicroBlaze #1
16:35:20 INFO  : Memory regions updated for context MicroBlaze #3
16:35:20 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:35:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:35:21 INFO  : 'con' command is executed.
16:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:35:21 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:36:05 INFO  : Disconnected from the channel tcfchan#11.
16:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:06 INFO  : 'jtag frequency' command is executed.
16:36:06 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:36:06 INFO  : Context for 'APU' is selected.
16:36:06 INFO  : System reset is completed.
16:36:09 INFO  : 'after 3000' command is executed.
16:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:15 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:36:15 INFO  : Context for 'APU' is selected.
16:36:22 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:22 INFO  : Context for 'APU' is selected.
16:36:23 INFO  : 'ps7_init' command is executed.
16:36:23 INFO  : 'ps7_post_config' command is executed.
16:36:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:36:23 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
16:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:24 INFO  : Memory regions updated for context APU
16:36:24 INFO  : Memory regions updated for context MicroBlaze #2
16:36:24 INFO  : Memory regions updated for context MicroBlaze #0
16:36:24 INFO  : Memory regions updated for context MicroBlaze #1
16:36:24 INFO  : Memory regions updated for context MicroBlaze #3
16:36:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:36:25 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:36:25 INFO  : 'con' command is executed.
16:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:36:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:38:36 INFO  : Disconnected from the channel tcfchan#12.
16:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:38 INFO  : 'jtag frequency' command is executed.
16:38:38 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:38:38 INFO  : Context for 'APU' is selected.
16:38:38 INFO  : System reset is completed.
16:38:41 INFO  : 'after 3000' command is executed.
16:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:38:46 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
16:38:47 INFO  : Context for 'APU' is selected.
16:38:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:53 INFO  : Context for 'APU' is selected.
16:38:54 INFO  : 'ps7_init' command is executed.
16:38:54 INFO  : 'ps7_post_config' command is executed.
16:38:54 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:38:55 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
16:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:55 INFO  : Memory regions updated for context APU
16:38:55 INFO  : Memory regions updated for context MicroBlaze #2
16:38:55 INFO  : Memory regions updated for context MicroBlaze #0
16:38:55 INFO  : Memory regions updated for context MicroBlaze #1
16:38:55 INFO  : Memory regions updated for context MicroBlaze #3
16:38:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:38:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:38:56 INFO  : 'con' command is executed.
16:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:38:56 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
01:31:33 INFO  : Disconnected from the channel tcfchan#13.
12:11:32 INFO  : Registering command handlers for SDK TCF services
12:11:34 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
12:11:37 INFO  : XSCT server has started successfully.
12:11:37 INFO  : Successfully done setting XSCT server connection channel  
12:11:38 INFO  : Successfully done setting SDK workspace  
14:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:16 INFO  : 'jtag frequency' command is executed.
14:25:16 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:25:16 INFO  : Context for 'APU' is selected.
14:25:16 INFO  : System reset is completed.
14:25:19 INFO  : 'after 3000' command is executed.
14:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:25:22 INFO  : Context for 'APU' is selected.
14:25:22 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:22 INFO  : Context for 'APU' is selected.
14:25:23 INFO  : 'ps7_init' command is executed.
14:25:23 INFO  : 'ps7_post_config' command is executed.
14:25:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:25:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:24 INFO  : Memory regions updated for context APU
14:25:24 INFO  : Memory regions updated for context MicroBlaze #2
14:25:24 INFO  : Memory regions updated for context MicroBlaze #0
14:25:24 INFO  : Memory regions updated for context MicroBlaze #1
14:25:24 INFO  : Memory regions updated for context MicroBlaze #3
14:25:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:25:25 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:25:25 INFO  : 'con' command is executed.
14:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:25:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:25:49 INFO  : Disconnected from the channel tcfchan#1.
14:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:50 INFO  : 'jtag frequency' command is executed.
14:25:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:25:50 INFO  : Context for 'APU' is selected.
14:25:50 INFO  : System reset is completed.
14:25:53 INFO  : 'after 3000' command is executed.
14:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:56 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:25:56 INFO  : Context for 'APU' is selected.
14:26:04 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:04 INFO  : Context for 'APU' is selected.
14:26:05 INFO  : 'ps7_init' command is executed.
14:26:05 INFO  : 'ps7_post_config' command is executed.
14:26:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:26:05 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:06 INFO  : Memory regions updated for context APU
14:26:06 INFO  : Memory regions updated for context MicroBlaze #2
14:26:06 INFO  : Memory regions updated for context MicroBlaze #0
14:26:06 INFO  : Memory regions updated for context MicroBlaze #1
14:26:06 INFO  : Memory regions updated for context MicroBlaze #3
14:26:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:26:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:26:06 INFO  : 'con' command is executed.
14:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:26:06 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:26:37 INFO  : Disconnected from the channel tcfchan#2.
14:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:38 INFO  : 'jtag frequency' command is executed.
14:26:38 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:26:38 INFO  : Context for 'APU' is selected.
14:26:38 INFO  : System reset is completed.
14:26:41 INFO  : 'after 3000' command is executed.
14:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:44 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:26:44 INFO  : Context for 'APU' is selected.
14:26:49 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:49 INFO  : Context for 'APU' is selected.
14:26:50 INFO  : 'ps7_init' command is executed.
14:26:50 INFO  : 'ps7_post_config' command is executed.
14:26:50 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:26:51 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:51 INFO  : Memory regions updated for context APU
14:26:51 INFO  : Memory regions updated for context MicroBlaze #2
14:26:51 INFO  : Memory regions updated for context MicroBlaze #0
14:26:51 INFO  : Memory regions updated for context MicroBlaze #1
14:26:51 INFO  : Memory regions updated for context MicroBlaze #3
14:26:51 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:26:51 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:26:51 INFO  : 'con' command is executed.
14:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:26:51 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:26:57 INFO  : Disconnected from the channel tcfchan#3.
14:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:19 INFO  : 'jtag frequency' command is executed.
14:27:19 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:27:19 INFO  : Context for 'APU' is selected.
14:27:19 INFO  : System reset is completed.
14:27:22 INFO  : 'after 3000' command is executed.
14:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:25 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:27:25 INFO  : Context for 'APU' is selected.
14:27:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:30 INFO  : Context for 'APU' is selected.
14:27:31 INFO  : 'ps7_init' command is executed.
14:27:31 INFO  : 'ps7_post_config' command is executed.
14:27:31 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:27:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:32 INFO  : Memory regions updated for context APU
14:27:32 INFO  : Memory regions updated for context MicroBlaze #2
14:27:32 INFO  : Memory regions updated for context MicroBlaze #0
14:27:32 INFO  : Memory regions updated for context MicroBlaze #1
14:27:32 INFO  : Memory regions updated for context MicroBlaze #3
14:27:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:27:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:27:33 INFO  : 'con' command is executed.
14:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:27:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:43:35 INFO  : Disconnected from the channel tcfchan#4.
14:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:36 INFO  : 'jtag frequency' command is executed.
14:43:36 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:43:36 INFO  : Context for 'APU' is selected.
14:43:36 INFO  : System reset is completed.
14:43:39 INFO  : 'after 3000' command is executed.
14:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:45 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:43:45 INFO  : Context for 'APU' is selected.
14:43:50 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:51 INFO  : Context for 'APU' is selected.
14:43:51 INFO  : 'ps7_init' command is executed.
14:43:51 INFO  : 'ps7_post_config' command is executed.
14:43:52 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:43:52 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:52 INFO  : Memory regions updated for context APU
14:43:52 INFO  : Memory regions updated for context MicroBlaze #2
14:43:53 INFO  : Memory regions updated for context MicroBlaze #0
14:43:53 INFO  : Memory regions updated for context MicroBlaze #1
14:43:53 INFO  : Memory regions updated for context MicroBlaze #3
14:43:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:43:53 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:43:53 INFO  : 'con' command is executed.
14:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:43:53 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:45:13 INFO  : Disconnected from the channel tcfchan#5.
14:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:45:14 INFO  : 'jtag frequency' command is executed.
14:45:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:45:14 INFO  : Context for 'APU' is selected.
14:45:14 INFO  : System reset is completed.
14:45:17 INFO  : 'after 3000' command is executed.
14:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:23 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:45:23 INFO  : Context for 'APU' is selected.
14:45:27 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:27 INFO  : Context for 'APU' is selected.
14:45:28 INFO  : 'ps7_init' command is executed.
14:45:28 INFO  : 'ps7_post_config' command is executed.
14:45:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:45:29 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:29 INFO  : Memory regions updated for context APU
14:45:29 INFO  : Memory regions updated for context MicroBlaze #2
14:45:29 INFO  : Memory regions updated for context MicroBlaze #0
14:45:29 INFO  : Memory regions updated for context MicroBlaze #1
14:45:29 INFO  : Memory regions updated for context MicroBlaze #3
14:45:29 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:45:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:45:30 INFO  : 'con' command is executed.
14:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:45:30 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:48:19 INFO  : Disconnected from the channel tcfchan#6.
14:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:21 INFO  : 'jtag frequency' command is executed.
14:48:21 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:48:21 INFO  : Context for 'APU' is selected.
14:48:21 INFO  : System reset is completed.
14:48:24 INFO  : 'after 3000' command is executed.
14:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:30 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:48:30 INFO  : Context for 'APU' is selected.
14:48:34 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:35 INFO  : Context for 'APU' is selected.
14:48:36 INFO  : 'ps7_init' command is executed.
14:48:36 INFO  : 'ps7_post_config' command is executed.
14:48:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:48:36 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:36 INFO  : Memory regions updated for context APU
14:48:36 INFO  : Memory regions updated for context MicroBlaze #2
14:48:36 INFO  : Memory regions updated for context MicroBlaze #0
14:48:37 INFO  : Memory regions updated for context MicroBlaze #1
14:48:37 INFO  : Memory regions updated for context MicroBlaze #3
14:48:37 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:48:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:48:37 INFO  : 'con' command is executed.
14:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:48:37 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:49:52 INFO  : Disconnected from the channel tcfchan#7.
14:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:54 INFO  : 'jtag frequency' command is executed.
14:49:54 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:49:54 INFO  : Context for 'APU' is selected.
14:49:54 INFO  : System reset is completed.
14:49:57 INFO  : 'after 3000' command is executed.
14:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:02 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:50:02 INFO  : Context for 'APU' is selected.
14:50:07 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:07 INFO  : Context for 'APU' is selected.
14:50:08 INFO  : 'ps7_init' command is executed.
14:50:08 INFO  : 'ps7_post_config' command is executed.
14:50:08 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:50:09 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:09 INFO  : Memory regions updated for context APU
14:50:09 INFO  : Memory regions updated for context MicroBlaze #2
14:50:09 INFO  : Memory regions updated for context MicroBlaze #0
14:50:09 INFO  : Memory regions updated for context MicroBlaze #1
14:50:09 INFO  : Memory regions updated for context MicroBlaze #3
14:50:09 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:50:10 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:50:10 INFO  : 'con' command is executed.
14:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:50:10 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:51:28 INFO  : Disconnected from the channel tcfchan#8.
14:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:30 INFO  : 'jtag frequency' command is executed.
14:51:30 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:51:30 INFO  : Context for 'APU' is selected.
14:51:30 INFO  : System reset is completed.
14:51:33 INFO  : 'after 3000' command is executed.
14:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:38 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:51:39 INFO  : Context for 'APU' is selected.
14:51:43 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:44 INFO  : Context for 'APU' is selected.
14:51:44 INFO  : 'ps7_init' command is executed.
14:51:44 INFO  : 'ps7_post_config' command is executed.
14:51:45 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:51:45 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:45 INFO  : Memory regions updated for context APU
14:51:45 INFO  : Memory regions updated for context MicroBlaze #2
14:51:45 INFO  : Memory regions updated for context MicroBlaze #0
14:51:45 INFO  : Memory regions updated for context MicroBlaze #1
14:51:45 INFO  : Memory regions updated for context MicroBlaze #3
14:51:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:51:46 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:51:46 INFO  : 'con' command is executed.
14:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:51:46 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:52:18 INFO  : Disconnected from the channel tcfchan#9.
14:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:20 INFO  : 'jtag frequency' command is executed.
14:52:20 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:52:20 INFO  : Context for 'APU' is selected.
14:52:20 INFO  : System reset is completed.
14:52:23 INFO  : 'after 3000' command is executed.
14:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:29 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:52:29 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:34 INFO  : Context for 'APU' is selected.
14:52:35 INFO  : 'ps7_init' command is executed.
14:52:35 INFO  : 'ps7_post_config' command is executed.
14:52:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:52:36 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:36 INFO  : Memory regions updated for context APU
14:52:36 INFO  : Memory regions updated for context MicroBlaze #2
14:52:36 INFO  : Memory regions updated for context MicroBlaze #0
14:52:36 INFO  : Memory regions updated for context MicroBlaze #1
14:52:36 INFO  : Memory regions updated for context MicroBlaze #3
14:52:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:52:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:52:37 INFO  : 'con' command is executed.
14:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:52:37 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:54:16 INFO  : Disconnected from the channel tcfchan#10.
14:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:17 INFO  : 'jtag frequency' command is executed.
14:54:17 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:54:18 INFO  : Context for 'APU' is selected.
14:54:18 INFO  : System reset is completed.
14:54:21 INFO  : 'after 3000' command is executed.
14:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:26 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:54:26 INFO  : Context for 'APU' is selected.
14:54:31 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:31 INFO  : Context for 'APU' is selected.
14:54:32 INFO  : 'ps7_init' command is executed.
14:54:32 INFO  : 'ps7_post_config' command is executed.
14:54:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:33 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:33 INFO  : Memory regions updated for context APU
14:54:33 INFO  : Memory regions updated for context MicroBlaze #2
14:54:33 INFO  : Memory regions updated for context MicroBlaze #0
14:54:33 INFO  : Memory regions updated for context MicroBlaze #1
14:54:33 INFO  : Memory regions updated for context MicroBlaze #3
14:54:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:54:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:34 INFO  : 'con' command is executed.
14:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:54:34 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:56:10 INFO  : Disconnected from the channel tcfchan#11.
14:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:11 INFO  : 'jtag frequency' command is executed.
14:56:11 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:56:11 INFO  : Context for 'APU' is selected.
14:56:11 INFO  : System reset is completed.
14:56:14 INFO  : 'after 3000' command is executed.
14:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:20 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:56:20 INFO  : Context for 'APU' is selected.
14:56:25 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:25 INFO  : Context for 'APU' is selected.
14:56:26 INFO  : 'ps7_init' command is executed.
14:56:26 INFO  : 'ps7_post_config' command is executed.
14:56:26 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:27 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:27 INFO  : Memory regions updated for context APU
14:56:27 INFO  : Memory regions updated for context MicroBlaze #2
14:56:27 INFO  : Memory regions updated for context MicroBlaze #0
14:56:27 INFO  : Memory regions updated for context MicroBlaze #1
14:56:27 INFO  : Memory regions updated for context MicroBlaze #3
14:56:27 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:56:27 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:27 INFO  : 'con' command is executed.
14:56:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:56:27 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:58:17 INFO  : Disconnected from the channel tcfchan#12.
14:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:19 INFO  : 'jtag frequency' command is executed.
14:58:19 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:58:19 INFO  : Context for 'APU' is selected.
14:58:19 INFO  : System reset is completed.
14:58:22 INFO  : 'after 3000' command is executed.
14:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:28 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:58:28 INFO  : Context for 'APU' is selected.
14:58:34 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:34 INFO  : Context for 'APU' is selected.
14:58:34 INFO  : 'ps7_init' command is executed.
14:58:35 INFO  : 'ps7_post_config' command is executed.
14:58:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:35 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:35 INFO  : Memory regions updated for context APU
14:58:35 INFO  : Memory regions updated for context MicroBlaze #2
14:58:35 INFO  : Memory regions updated for context MicroBlaze #0
14:58:35 INFO  : Memory regions updated for context MicroBlaze #1
14:58:35 INFO  : Memory regions updated for context MicroBlaze #3
14:58:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:58:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:36 INFO  : 'con' command is executed.
14:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:58:36 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:59:09 INFO  : Disconnected from the channel tcfchan#13.
14:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:10 INFO  : 'jtag frequency' command is executed.
14:59:10 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:59:10 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : System reset is completed.
14:59:14 INFO  : 'after 3000' command is executed.
14:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:18 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:59:18 INFO  : Context for 'APU' is selected.
14:59:23 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:23 INFO  : Context for 'APU' is selected.
14:59:24 INFO  : 'ps7_init' command is executed.
14:59:24 INFO  : 'ps7_post_config' command is executed.
14:59:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:59:25 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
14:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:25 INFO  : Memory regions updated for context APU
14:59:25 INFO  : Memory regions updated for context MicroBlaze #2
14:59:25 INFO  : Memory regions updated for context MicroBlaze #0
14:59:25 INFO  : Memory regions updated for context MicroBlaze #1
14:59:25 INFO  : Memory regions updated for context MicroBlaze #3
14:59:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:59:26 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:59:26 INFO  : 'con' command is executed.
14:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:59:26 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:01:26 INFO  : Disconnected from the channel tcfchan#14.
15:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:27 INFO  : 'jtag frequency' command is executed.
15:01:27 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:01:27 INFO  : Context for 'APU' is selected.
15:01:27 INFO  : System reset is completed.
15:01:30 INFO  : 'after 3000' command is executed.
15:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:36 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:01:36 INFO  : Context for 'APU' is selected.
15:01:41 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:42 INFO  : Context for 'APU' is selected.
15:01:42 INFO  : 'ps7_init' command is executed.
15:01:42 INFO  : 'ps7_post_config' command is executed.
15:01:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:01:43 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:43 INFO  : Memory regions updated for context APU
15:01:43 INFO  : Memory regions updated for context MicroBlaze #2
15:01:43 INFO  : Memory regions updated for context MicroBlaze #0
15:01:43 INFO  : Memory regions updated for context MicroBlaze #1
15:01:43 INFO  : Memory regions updated for context MicroBlaze #3
15:01:43 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:01:44 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:01:44 INFO  : 'con' command is executed.
15:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:01:44 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:03:21 INFO  : Disconnected from the channel tcfchan#15.
15:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:23 INFO  : 'jtag frequency' command is executed.
15:03:23 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:03:23 INFO  : Context for 'APU' is selected.
15:03:23 INFO  : System reset is completed.
15:03:26 INFO  : 'after 3000' command is executed.
15:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:31 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:03:31 INFO  : Context for 'APU' is selected.
15:03:36 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:36 INFO  : Context for 'APU' is selected.
15:03:37 INFO  : 'ps7_init' command is executed.
15:03:37 INFO  : 'ps7_post_config' command is executed.
15:03:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:03:38 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
15:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:38 INFO  : Memory regions updated for context APU
15:03:38 INFO  : Memory regions updated for context MicroBlaze #2
15:03:38 INFO  : Memory regions updated for context MicroBlaze #0
15:03:38 INFO  : Memory regions updated for context MicroBlaze #1
15:03:38 INFO  : Memory regions updated for context MicroBlaze #3
15:03:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:03:38 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:03:38 INFO  : 'con' command is executed.
15:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:03:38 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:05:37 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:05:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:27 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:08:27 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:08:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:08:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:08:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:08:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:08:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:08:52 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:08:52 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:25:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:35 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:25:35 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:25:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:39 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:25:39 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:25:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:44 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:25:44 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:26:23 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:26:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:28:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:25 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:28:25 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:42:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:42:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:00 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:44:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:00 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
15:44:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:00 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:53 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:17:12 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:31:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:31:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:31:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:26 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:31:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:31:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:38 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:31:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:38 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:31:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:41 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:31:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:41 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:31:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:31:41 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:32:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:32:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:32:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:32:26 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:33:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:33:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:18 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:33:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:18 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:21 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:21 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:33:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:33:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:27 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:33:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:33:27 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

12:53:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:53:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:18 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:53:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:18 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

12:53:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:53:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:19 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
12:53:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:19 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

12:53:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:53:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:08:44 INFO  : Disconnected from the channel tcfchan#16.
13:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:46 INFO  : 'jtag frequency' command is executed.
13:08:46 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:08:46 INFO  : Context for 'APU' is selected.
13:08:46 INFO  : System reset is completed.
13:08:49 INFO  : 'after 3000' command is executed.
13:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:08:52 ERROR : 'fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit' is cancelled.
13:08:52 INFO  : Issued abort command to xsdb.
13:08:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit' is cancelled.
13:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

13:09:17 INFO  : Registering command handlers for SDK TCF services
13:09:19 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
13:09:21 INFO  : XSCT server has started successfully.
13:09:22 INFO  : Successfully done setting XSCT server connection channel  
13:09:22 INFO  : Successfully done setting SDK workspace  
13:13:55 INFO  : Registering command handlers for SDK TCF services
13:13:58 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
13:14:01 INFO  : XSCT server has started successfully.
13:14:01 INFO  : Successfully done setting XSCT server connection channel  
13:14:02 INFO  : Successfully done setting SDK workspace  
13:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:50 INFO  : 'jtag frequency' command is executed.
13:22:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:22:51 INFO  : Context for 'APU' is selected.
13:22:51 INFO  : System reset is completed.
13:22:54 INFO  : 'after 3000' command is executed.
13:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:22:57 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:22:57 INFO  : Context for 'APU' is selected.
13:22:57 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:58 INFO  : Context for 'APU' is selected.
13:22:59 INFO  : 'ps7_init' command is executed.
13:22:59 INFO  : 'ps7_post_config' command is executed.
13:22:59 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:22:59 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
13:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:00 INFO  : Memory regions updated for context APU
13:23:00 INFO  : Memory regions updated for context MicroBlaze #2
13:23:00 INFO  : Memory regions updated for context MicroBlaze #0
13:23:00 INFO  : Memory regions updated for context MicroBlaze #1
13:23:00 INFO  : Memory regions updated for context MicroBlaze #3
13:23:00 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:23:00 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:23:00 INFO  : 'con' command is executed.
13:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:23:00 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:23:51 INFO  : Disconnected from the channel tcfchan#1.
13:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:52 INFO  : 'jtag frequency' command is executed.
13:23:52 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:23:52 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : System reset is completed.
13:23:55 INFO  : 'after 3000' command is executed.
13:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:24:02 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:24:02 INFO  : Context for 'APU' is selected.
13:24:09 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:09 INFO  : Context for 'APU' is selected.
13:24:10 INFO  : 'ps7_init' command is executed.
13:24:10 INFO  : 'ps7_post_config' command is executed.
13:24:10 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:24:11 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
13:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:11 INFO  : Memory regions updated for context APU
13:24:11 INFO  : Memory regions updated for context MicroBlaze #2
13:24:11 INFO  : Memory regions updated for context MicroBlaze #0
13:24:11 INFO  : Memory regions updated for context MicroBlaze #1
13:24:11 INFO  : Memory regions updated for context MicroBlaze #3
13:24:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:24:11 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:24:11 INFO  : 'con' command is executed.
13:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:24:11 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:26:25 INFO  : Disconnected from the channel tcfchan#2.
13:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:27 INFO  : 'jtag frequency' command is executed.
13:26:27 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:26:27 INFO  : Context for 'APU' is selected.
13:26:27 INFO  : System reset is completed.
13:26:30 INFO  : 'after 3000' command is executed.
13:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:26:35 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:26:35 INFO  : Context for 'APU' is selected.
13:26:41 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:41 INFO  : Context for 'APU' is selected.
13:26:42 INFO  : 'ps7_init' command is executed.
13:26:42 INFO  : 'ps7_post_config' command is executed.
13:26:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:26:42 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
13:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:43 INFO  : Memory regions updated for context APU
13:26:43 INFO  : Memory regions updated for context MicroBlaze #2
13:26:43 INFO  : Memory regions updated for context MicroBlaze #0
13:26:43 INFO  : Memory regions updated for context MicroBlaze #1
13:26:43 INFO  : Memory regions updated for context MicroBlaze #3
13:26:43 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:26:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:26:43 INFO  : 'con' command is executed.
13:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:26:43 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:36:22 INFO  : Disconnected from the channel tcfchan#3.
13:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:23 INFO  : 'jtag frequency' command is executed.
13:36:23 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:36:23 INFO  : Context for 'APU' is selected.
13:36:23 INFO  : System reset is completed.
13:36:26 INFO  : 'after 3000' command is executed.
13:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:36:31 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:36:31 INFO  : Context for 'APU' is selected.
13:36:37 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:37 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : 'ps7_init' command is executed.
13:36:38 INFO  : 'ps7_post_config' command is executed.
13:36:38 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:36:38 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
13:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:38 INFO  : Memory regions updated for context APU
13:36:38 INFO  : Memory regions updated for context MicroBlaze #2
13:36:38 INFO  : Memory regions updated for context MicroBlaze #0
13:36:38 INFO  : Memory regions updated for context MicroBlaze #1
13:36:38 INFO  : Memory regions updated for context MicroBlaze #3
13:36:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:36:38 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:36:38 INFO  : 'con' command is executed.
13:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:36:38 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:43:08 INFO  : Disconnected from the channel tcfchan#4.
13:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:57 INFO  : 'jtag frequency' command is executed.
13:45:57 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:45:57 INFO  : Context for 'APU' is selected.
13:45:58 INFO  : System reset is completed.
13:46:01 INFO  : 'after 3000' command is executed.
13:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:46:07 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:46:07 INFO  : Context for 'APU' is selected.
13:46:14 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:14 INFO  : Context for 'APU' is selected.
13:46:15 INFO  : 'ps7_init' command is executed.
13:46:15 INFO  : 'ps7_post_config' command is executed.
13:46:15 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:46:16 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:46:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:16 INFO  : Memory regions updated for context APU
13:46:16 INFO  : Memory regions updated for context MicroBlaze #2
13:46:16 INFO  : Memory regions updated for context MicroBlaze #0
13:46:16 INFO  : Memory regions updated for context MicroBlaze #1
13:46:16 INFO  : Memory regions updated for context MicroBlaze #3
13:46:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:46:17 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:46:17 INFO  : 'con' command is executed.
13:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:46:17 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:46:55 INFO  : Disconnected from the channel tcfchan#5.
13:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:46:56 INFO  : 'jtag frequency' command is executed.
13:46:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:46:56 INFO  : Context for 'APU' is selected.
13:46:56 INFO  : System reset is completed.
13:46:59 INFO  : 'after 3000' command is executed.
13:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:47:05 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:47:05 INFO  : Context for 'APU' is selected.
13:47:10 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:10 INFO  : Context for 'APU' is selected.
13:47:11 INFO  : 'ps7_init' command is executed.
13:47:11 INFO  : 'ps7_post_config' command is executed.
13:47:11 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:47:12 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:12 INFO  : Memory regions updated for context APU
13:47:12 INFO  : Memory regions updated for context MicroBlaze #2
13:47:12 INFO  : Memory regions updated for context MicroBlaze #0
13:47:12 INFO  : Memory regions updated for context MicroBlaze #1
13:47:12 INFO  : Memory regions updated for context MicroBlaze #3
13:47:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:47:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:47:13 INFO  : 'con' command is executed.
13:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:47:13 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:50:43 INFO  : Disconnected from the channel tcfchan#6.
13:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:48 INFO  : 'jtag frequency' command is executed.
13:50:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:50:48 INFO  : Context for 'APU' is selected.
13:50:48 INFO  : System reset is completed.
13:50:51 INFO  : 'after 3000' command is executed.
13:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:56 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:50:56 INFO  : Context for 'APU' is selected.
13:51:02 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:02 INFO  : Context for 'APU' is selected.
13:51:03 INFO  : 'ps7_init' command is executed.
13:51:03 INFO  : 'ps7_post_config' command is executed.
13:51:03 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:51:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:04 INFO  : Memory regions updated for context APU
13:51:04 INFO  : Memory regions updated for context MicroBlaze #2
13:51:04 INFO  : Memory regions updated for context MicroBlaze #0
13:51:04 INFO  : Memory regions updated for context MicroBlaze #1
13:51:04 INFO  : Memory regions updated for context MicroBlaze #3
13:51:04 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:51:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:51:04 INFO  : 'con' command is executed.
13:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:51:04 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:51:57 INFO  : Disconnected from the channel tcfchan#7.
13:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:51:59 INFO  : 'jtag frequency' command is executed.
13:51:59 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:51:59 INFO  : Context for 'APU' is selected.
13:51:59 INFO  : System reset is completed.
13:52:02 INFO  : 'after 3000' command is executed.
13:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:07 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:52:08 INFO  : Context for 'APU' is selected.
13:52:13 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:13 INFO  : Context for 'APU' is selected.
13:52:14 INFO  : 'ps7_init' command is executed.
13:52:14 INFO  : 'ps7_post_config' command is executed.
13:52:14 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:52:14 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:15 INFO  : Memory regions updated for context APU
13:52:15 INFO  : Memory regions updated for context MicroBlaze #2
13:52:15 INFO  : Memory regions updated for context MicroBlaze #0
13:52:15 INFO  : Memory regions updated for context MicroBlaze #1
13:52:15 INFO  : Memory regions updated for context MicroBlaze #3
13:52:15 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:52:15 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:52:15 INFO  : 'con' command is executed.
13:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:52:15 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:53:01 INFO  : Disconnected from the channel tcfchan#8.
13:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:03 INFO  : 'jtag frequency' command is executed.
13:53:03 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:53:03 INFO  : Context for 'APU' is selected.
13:53:03 INFO  : System reset is completed.
13:53:06 INFO  : 'after 3000' command is executed.
13:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:53:12 INFO  : Context for 'APU' is selected.
13:53:17 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:17 INFO  : Context for 'APU' is selected.
13:53:19 INFO  : 'ps7_init' command is executed.
13:53:19 INFO  : 'ps7_post_config' command is executed.
13:53:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:53:19 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:19 INFO  : Memory regions updated for context APU
13:53:19 INFO  : Memory regions updated for context MicroBlaze #2
13:53:19 INFO  : Memory regions updated for context MicroBlaze #0
13:53:19 INFO  : Memory regions updated for context MicroBlaze #1
13:53:19 INFO  : Memory regions updated for context MicroBlaze #3
13:53:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:53:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:53:21 INFO  : 'con' command is executed.
13:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:53:21 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:54:18 INFO  : Disconnected from the channel tcfchan#9.
13:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:20 INFO  : 'jtag frequency' command is executed.
13:55:20 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:55:21 INFO  : Context for 'APU' is selected.
13:55:21 INFO  : System reset is completed.
13:55:24 INFO  : 'after 3000' command is executed.
13:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:55:28 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:55:29 INFO  : Context for 'APU' is selected.
13:55:34 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:34 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : 'ps7_init' command is executed.
13:55:35 INFO  : 'ps7_post_config' command is executed.
13:55:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:55:36 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:36 INFO  : Memory regions updated for context APU
13:55:36 INFO  : Memory regions updated for context MicroBlaze #2
13:55:36 INFO  : Memory regions updated for context MicroBlaze #0
13:55:36 INFO  : Memory regions updated for context MicroBlaze #1
13:55:36 INFO  : Memory regions updated for context MicroBlaze #3
13:55:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:55:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:55:38 INFO  : 'con' command is executed.
13:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:55:38 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:55:51 INFO  : Disconnected from the channel tcfchan#10.
13:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:55 INFO  : 'jtag frequency' command is executed.
13:55:55 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:55:56 INFO  : Context for 'APU' is selected.
13:55:56 INFO  : System reset is completed.
13:55:59 INFO  : 'after 3000' command is executed.
13:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:04 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:56:04 INFO  : Context for 'APU' is selected.
13:56:10 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:10 INFO  : Context for 'APU' is selected.
13:56:11 INFO  : 'ps7_init' command is executed.
13:56:11 INFO  : 'ps7_post_config' command is executed.
13:56:11 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:56:12 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:12 INFO  : Memory regions updated for context APU
13:56:12 INFO  : Memory regions updated for context MicroBlaze #2
13:56:12 INFO  : Memory regions updated for context MicroBlaze #0
13:56:12 INFO  : Memory regions updated for context MicroBlaze #1
13:56:12 INFO  : Memory regions updated for context MicroBlaze #3
13:56:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:56:12 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:56:12 INFO  : 'con' command is executed.
13:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:56:12 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:57:34 INFO  : Disconnected from the channel tcfchan#11.
13:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:36 INFO  : 'jtag frequency' command is executed.
13:57:36 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
13:57:37 INFO  : Context for 'APU' is selected.
13:57:37 INFO  : System reset is completed.
13:57:40 INFO  : 'after 3000' command is executed.
13:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:57:45 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
13:57:45 INFO  : Context for 'APU' is selected.
13:57:52 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
13:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:52 INFO  : Context for 'APU' is selected.
13:57:53 INFO  : 'ps7_init' command is executed.
13:57:53 INFO  : 'ps7_post_config' command is executed.
13:57:53 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:57:54 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf' is downloaded to processor 'iop_arduino_mb'.
13:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:54 INFO  : Memory regions updated for context APU
13:57:54 INFO  : Memory regions updated for context MicroBlaze #2
13:57:54 INFO  : Memory regions updated for context MicroBlaze #0
13:57:54 INFO  : Memory regions updated for context MicroBlaze #1
13:57:54 INFO  : Memory regions updated for context MicroBlaze #3
13:57:54 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:57:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
13:57:55 INFO  : 'con' command is executed.
13:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

13:57:55 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:02:13 INFO  : Disconnected from the channel tcfchan#12.
14:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:43 INFO  : 'jtag frequency' command is executed.
14:29:43 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : System reset is completed.
14:29:46 INFO  : 'after 3000' command is executed.
14:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:52 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:29:52 INFO  : Context for 'APU' is selected.
14:29:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:53 INFO  : Context for 'APU' is selected.
14:29:54 INFO  : 'ps7_init' command is executed.
14:29:54 INFO  : 'ps7_post_config' command is executed.
14:29:54 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:29:54 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:55 INFO  : Memory regions updated for context APU
14:29:55 INFO  : Memory regions updated for context MicroBlaze #2
14:29:55 INFO  : Memory regions updated for context MicroBlaze #0
14:29:55 INFO  : Memory regions updated for context MicroBlaze #1
14:29:55 INFO  : Memory regions updated for context MicroBlaze #3
14:29:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:29:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:29:55 INFO  : 'con' command is executed.
14:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:29:55 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:33:17 INFO  : Disconnected from the channel tcfchan#13.
14:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:02 INFO  : 'jtag frequency' command is executed.
14:41:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:41:02 INFO  : Context for 'APU' is selected.
14:41:02 INFO  : System reset is completed.
14:41:05 INFO  : 'after 3000' command is executed.
14:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:41:10 INFO  : Context for 'APU' is selected.
14:41:17 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:18 INFO  : Context for 'APU' is selected.
14:41:19 INFO  : 'ps7_init' command is executed.
14:41:19 INFO  : 'ps7_post_config' command is executed.
14:41:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:41:19 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:19 INFO  : Memory regions updated for context APU
14:41:19 INFO  : Memory regions updated for context MicroBlaze #2
14:41:19 INFO  : Memory regions updated for context MicroBlaze #0
14:41:19 INFO  : Memory regions updated for context MicroBlaze #1
14:41:19 INFO  : Memory regions updated for context MicroBlaze #3
14:41:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:41:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:41:20 INFO  : 'con' command is executed.
14:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:41:20 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:42:57 INFO  : Disconnected from the channel tcfchan#14.
14:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:58 INFO  : 'jtag frequency' command is executed.
14:42:58 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:42:58 INFO  : Context for 'APU' is selected.
14:42:58 INFO  : System reset is completed.
14:43:01 INFO  : 'after 3000' command is executed.
14:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:07 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:43:07 INFO  : Context for 'APU' is selected.
14:43:13 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:13 INFO  : Context for 'APU' is selected.
14:43:14 INFO  : 'ps7_init' command is executed.
14:43:14 INFO  : 'ps7_post_config' command is executed.
14:43:14 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:43:15 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:16 INFO  : Memory regions updated for context APU
14:43:16 INFO  : Memory regions updated for context MicroBlaze #2
14:43:16 INFO  : Memory regions updated for context MicroBlaze #0
14:43:16 INFO  : Memory regions updated for context MicroBlaze #1
14:43:16 INFO  : Memory regions updated for context MicroBlaze #3
14:43:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:43:17 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:43:17 INFO  : 'con' command is executed.
14:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:43:17 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:46:00 INFO  : Disconnected from the channel tcfchan#15.
14:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:02 INFO  : 'jtag frequency' command is executed.
14:46:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:46:02 INFO  : Context for 'APU' is selected.
14:46:02 INFO  : System reset is completed.
14:46:05 INFO  : 'after 3000' command is executed.
14:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:46:11 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:46:11 INFO  : Context for 'APU' is selected.
14:46:16 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:16 INFO  : Context for 'APU' is selected.
14:46:17 INFO  : 'ps7_init' command is executed.
14:46:17 INFO  : 'ps7_post_config' command is executed.
14:46:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:46:18 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:19 INFO  : Memory regions updated for context APU
14:46:19 INFO  : Memory regions updated for context MicroBlaze #2
14:46:19 INFO  : Memory regions updated for context MicroBlaze #0
14:46:19 INFO  : Memory regions updated for context MicroBlaze #1
14:46:19 INFO  : Memory regions updated for context MicroBlaze #3
14:46:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:46:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:46:20 INFO  : 'con' command is executed.
14:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:46:20 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:47:08 INFO  : Disconnected from the channel tcfchan#16.
14:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:10 INFO  : 'jtag frequency' command is executed.
14:47:10 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : System reset is completed.
14:47:13 INFO  : 'after 3000' command is executed.
14:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:18 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:47:19 INFO  : Context for 'APU' is selected.
14:47:24 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:24 INFO  : Context for 'APU' is selected.
14:47:25 INFO  : 'ps7_init' command is executed.
14:47:25 INFO  : 'ps7_post_config' command is executed.
14:47:25 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:47:25 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:26 INFO  : Memory regions updated for context APU
14:47:26 INFO  : Memory regions updated for context MicroBlaze #2
14:47:26 INFO  : Memory regions updated for context MicroBlaze #0
14:47:26 INFO  : Memory regions updated for context MicroBlaze #1
14:47:26 INFO  : Memory regions updated for context MicroBlaze #3
14:47:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:47:26 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:47:26 INFO  : 'con' command is executed.
14:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:47:26 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:53:26 INFO  : Disconnected from the channel tcfchan#17.
14:53:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:27 INFO  : 'jtag frequency' command is executed.
14:53:27 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:53:28 INFO  : Context for 'APU' is selected.
14:53:28 INFO  : System reset is completed.
14:53:31 INFO  : 'after 3000' command is executed.
14:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:36 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:53:36 INFO  : Context for 'APU' is selected.
14:53:43 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:43 INFO  : Context for 'APU' is selected.
14:53:45 INFO  : 'ps7_init' command is executed.
14:53:45 INFO  : 'ps7_post_config' command is executed.
14:53:45 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:53:45 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:46 INFO  : Memory regions updated for context APU
14:53:46 INFO  : Memory regions updated for context MicroBlaze #2
14:53:46 INFO  : Memory regions updated for context MicroBlaze #0
14:53:46 INFO  : Memory regions updated for context MicroBlaze #1
14:53:46 INFO  : Memory regions updated for context MicroBlaze #3
14:53:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:53:46 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:53:46 INFO  : 'con' command is executed.
14:53:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:53:46 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:53:55 INFO  : Disconnected from the channel tcfchan#18.
14:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:56 INFO  : 'jtag frequency' command is executed.
14:53:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:53:56 INFO  : Context for 'APU' is selected.
14:53:57 INFO  : System reset is completed.
14:54:00 INFO  : 'after 3000' command is executed.
14:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:04 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:54:05 INFO  : Context for 'APU' is selected.
14:54:12 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:12 INFO  : Context for 'APU' is selected.
14:54:13 INFO  : 'ps7_init' command is executed.
14:54:13 INFO  : 'ps7_post_config' command is executed.
14:54:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:14 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:14 INFO  : Memory regions updated for context APU
14:54:14 INFO  : Memory regions updated for context MicroBlaze #2
14:54:14 INFO  : Memory regions updated for context MicroBlaze #0
14:54:14 INFO  : Memory regions updated for context MicroBlaze #1
14:54:14 INFO  : Memory regions updated for context MicroBlaze #3
14:54:14 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:54:14 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:14 INFO  : 'con' command is executed.
14:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:54:14 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:56:21 INFO  : Disconnected from the channel tcfchan#19.
14:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:23 INFO  : 'jtag frequency' command is executed.
14:56:23 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:56:23 INFO  : Context for 'APU' is selected.
14:56:23 INFO  : System reset is completed.
14:56:26 INFO  : 'after 3000' command is executed.
14:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:31 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:56:31 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:37 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:39 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:40 INFO  : Memory regions updated for context APU
14:56:40 INFO  : Memory regions updated for context MicroBlaze #2
14:56:40 INFO  : Memory regions updated for context MicroBlaze #0
14:56:40 INFO  : Memory regions updated for context MicroBlaze #1
14:56:40 INFO  : Memory regions updated for context MicroBlaze #3
14:56:40 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:56:40 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:57:54 INFO  : Disconnected from the channel tcfchan#20.
14:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:56 INFO  : 'jtag frequency' command is executed.
14:57:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:57:56 INFO  : Context for 'APU' is selected.
14:57:56 INFO  : System reset is completed.
14:57:59 INFO  : 'after 3000' command is executed.
14:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:06 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:58:06 INFO  : Context for 'APU' is selected.
14:58:12 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:12 INFO  : Context for 'APU' is selected.
14:58:13 INFO  : 'ps7_init' command is executed.
14:58:13 INFO  : 'ps7_post_config' command is executed.
14:58:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:14 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:14 INFO  : Memory regions updated for context APU
14:58:14 INFO  : Memory regions updated for context MicroBlaze #2
14:58:14 INFO  : Memory regions updated for context MicroBlaze #0
14:58:14 INFO  : Memory regions updated for context MicroBlaze #1
14:58:14 INFO  : Memory regions updated for context MicroBlaze #3
14:58:14 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:58:15 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:15 INFO  : 'con' command is executed.
14:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:58:15 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:24:46 INFO  : Disconnected from the channel tcfchan#21.
15:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:47 INFO  : 'jtag frequency' command is executed.
15:24:47 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:24:47 INFO  : Context for 'APU' is selected.
15:24:48 INFO  : System reset is completed.
15:24:51 INFO  : 'after 3000' command is executed.
15:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:56 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:24:56 INFO  : Context for 'APU' is selected.
15:25:03 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:03 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : 'ps7_init' command is executed.
15:25:04 INFO  : 'ps7_post_config' command is executed.
15:25:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:25:05 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:06 INFO  : Memory regions updated for context APU
15:25:06 INFO  : Memory regions updated for context MicroBlaze #2
15:25:06 INFO  : Memory regions updated for context MicroBlaze #0
15:25:06 INFO  : Memory regions updated for context MicroBlaze #1
15:25:06 INFO  : Memory regions updated for context MicroBlaze #3
15:25:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:25:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:25:07 INFO  : 'con' command is executed.
15:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:25:07 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:42:01 INFO  : Disconnected from the channel tcfchan#22.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:03 INFO  : 'jtag frequency' command is executed.
15:42:03 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:03 INFO  : Context for 'APU' is selected.
15:42:03 INFO  : System reset is completed.
15:42:06 INFO  : 'after 3000' command is executed.
15:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:12 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:19 INFO  : Context for 'APU' is selected.
15:42:20 INFO  : 'ps7_init' command is executed.
15:42:20 INFO  : 'ps7_post_config' command is executed.
15:42:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:21 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:21 INFO  : Memory regions updated for context APU
15:42:21 INFO  : Memory regions updated for context MicroBlaze #2
15:42:21 INFO  : Memory regions updated for context MicroBlaze #0
15:42:21 INFO  : Memory regions updated for context MicroBlaze #1
15:42:21 INFO  : Memory regions updated for context MicroBlaze #3
15:42:21 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:42:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:21 INFO  : 'con' command is executed.
15:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:42:21 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:44:11 INFO  : Disconnected from the channel tcfchan#23.
15:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:47 INFO  : 'jtag frequency' command is executed.
15:44:47 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:44:47 INFO  : Context for 'APU' is selected.
15:44:47 INFO  : System reset is completed.
15:44:50 INFO  : 'after 3000' command is executed.
15:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:44:55 INFO  : Context for 'APU' is selected.
15:45:02 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:02 INFO  : Context for 'APU' is selected.
15:45:04 INFO  : 'ps7_init' command is executed.
15:45:04 INFO  : 'ps7_post_config' command is executed.
15:45:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:45:04 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:04 INFO  : Memory regions updated for context APU
15:45:04 INFO  : Memory regions updated for context MicroBlaze #2
15:45:04 INFO  : Memory regions updated for context MicroBlaze #0
15:45:04 INFO  : Memory regions updated for context MicroBlaze #1
15:45:04 INFO  : Memory regions updated for context MicroBlaze #3
15:45:04 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:45:05 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:45:05 INFO  : 'con' command is executed.
15:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:45:05 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:48:16 INFO  : Disconnected from the channel tcfchan#24.
15:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:17 INFO  : 'jtag frequency' command is executed.
15:48:17 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : System reset is completed.
15:48:21 INFO  : 'after 3000' command is executed.
15:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:26 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:48:26 INFO  : Context for 'APU' is selected.
15:48:32 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:32 INFO  : Context for 'APU' is selected.
15:48:34 INFO  : 'ps7_init' command is executed.
15:48:34 INFO  : 'ps7_post_config' command is executed.
15:48:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:48:34 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:34 INFO  : Memory regions updated for context APU
15:48:34 INFO  : Memory regions updated for context MicroBlaze #2
15:48:34 INFO  : Memory regions updated for context MicroBlaze #0
15:48:34 INFO  : Memory regions updated for context MicroBlaze #1
15:48:34 INFO  : Memory regions updated for context MicroBlaze #3
15:48:34 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:48:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:48:35 INFO  : 'con' command is executed.
15:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:48:35 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:50:07 INFO  : Disconnected from the channel tcfchan#25.
15:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:09 INFO  : 'jtag frequency' command is executed.
15:50:09 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:50:09 INFO  : Context for 'APU' is selected.
15:50:09 INFO  : System reset is completed.
15:50:12 INFO  : 'after 3000' command is executed.
15:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:17 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:50:17 INFO  : Context for 'APU' is selected.
15:50:23 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:23 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : 'ps7_init' command is executed.
15:50:24 INFO  : 'ps7_post_config' command is executed.
15:50:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:50:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:25 INFO  : Memory regions updated for context APU
15:50:25 INFO  : Memory regions updated for context MicroBlaze #2
15:50:25 INFO  : Memory regions updated for context MicroBlaze #0
15:50:25 INFO  : Memory regions updated for context MicroBlaze #1
15:50:25 INFO  : Memory regions updated for context MicroBlaze #3
15:50:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:50:26 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:50:26 INFO  : 'con' command is executed.
15:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:50:26 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:52:37 INFO  : Disconnected from the channel tcfchan#26.
15:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:39 INFO  : 'jtag frequency' command is executed.
15:52:39 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:52:39 INFO  : Context for 'APU' is selected.
15:52:39 INFO  : System reset is completed.
15:52:42 INFO  : 'after 3000' command is executed.
15:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:48 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:52:48 INFO  : Context for 'APU' is selected.
15:52:54 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:54 INFO  : Context for 'APU' is selected.
15:52:55 INFO  : 'ps7_init' command is executed.
15:52:55 INFO  : 'ps7_post_config' command is executed.
15:52:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:52:55 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:56 INFO  : Memory regions updated for context APU
15:52:56 INFO  : Memory regions updated for context MicroBlaze #2
15:52:56 INFO  : Memory regions updated for context MicroBlaze #0
15:52:56 INFO  : Memory regions updated for context MicroBlaze #1
15:52:56 INFO  : Memory regions updated for context MicroBlaze #3
15:52:56 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:52:57 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:52:57 INFO  : 'con' command is executed.
15:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:52:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:56:17 INFO  : Disconnected from the channel tcfchan#27.
15:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:19 INFO  : 'jtag frequency' command is executed.
15:56:19 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:56:19 INFO  : Context for 'APU' is selected.
15:56:19 INFO  : System reset is completed.
15:56:22 INFO  : 'after 3000' command is executed.
15:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:27 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:56:27 INFO  : Context for 'APU' is selected.
15:56:34 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:34 INFO  : Context for 'APU' is selected.
15:56:35 INFO  : 'ps7_init' command is executed.
15:56:35 INFO  : 'ps7_post_config' command is executed.
15:56:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:56:35 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:36 INFO  : Memory regions updated for context APU
15:56:36 INFO  : Memory regions updated for context MicroBlaze #2
15:56:36 INFO  : Memory regions updated for context MicroBlaze #0
15:56:36 INFO  : Memory regions updated for context MicroBlaze #1
15:56:36 INFO  : Memory regions updated for context MicroBlaze #3
15:56:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:56:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:56:36 INFO  : 'con' command is executed.
15:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:56:36 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:33:08 INFO  : Disconnected from the channel tcfchan#28.
12:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:11 INFO  : 'jtag frequency' command is executed.
12:33:11 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:33:12 INFO  : Context for 'APU' is selected.
12:33:12 INFO  : System reset is completed.
12:33:15 INFO  : 'after 3000' command is executed.
12:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:21 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:33:21 INFO  : Context for 'APU' is selected.
12:33:29 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:29 INFO  : Context for 'APU' is selected.
12:33:31 INFO  : 'ps7_init' command is executed.
12:33:31 INFO  : 'ps7_post_config' command is executed.
12:33:31 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:33:31 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:32 INFO  : Memory regions updated for context APU
12:33:32 INFO  : Memory regions updated for context MicroBlaze #2
12:33:32 INFO  : Memory regions updated for context MicroBlaze #0
12:33:32 INFO  : Memory regions updated for context MicroBlaze #1
12:33:32 INFO  : Memory regions updated for context MicroBlaze #3
12:33:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:33:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:33:32 INFO  : 'con' command is executed.
12:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:33:32 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:35:11 INFO  : Disconnected from the channel tcfchan#29.
12:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:13 INFO  : 'jtag frequency' command is executed.
12:35:13 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:35:13 INFO  : Context for 'APU' is selected.
12:35:13 INFO  : System reset is completed.
12:35:16 INFO  : 'after 3000' command is executed.
12:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:35:21 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:35:22 INFO  : Context for 'APU' is selected.
12:35:27 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:27 INFO  : Context for 'APU' is selected.
12:35:29 INFO  : 'ps7_init' command is executed.
12:35:29 INFO  : 'ps7_post_config' command is executed.
12:35:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:35:29 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:29 INFO  : Memory regions updated for context APU
12:35:29 INFO  : Memory regions updated for context MicroBlaze #2
12:35:29 INFO  : Memory regions updated for context MicroBlaze #0
12:35:29 INFO  : Memory regions updated for context MicroBlaze #1
12:35:30 INFO  : Memory regions updated for context MicroBlaze #3
12:35:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:35:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:35:30 INFO  : 'con' command is executed.
12:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:35:30 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:36:30 INFO  : Disconnected from the channel tcfchan#30.
12:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:56 INFO  : 'jtag frequency' command is executed.
12:37:56 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:37:56 INFO  : Context for 'APU' is selected.
12:37:56 INFO  : System reset is completed.
12:37:59 INFO  : 'after 3000' command is executed.
12:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:38:04 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:38:04 INFO  : Context for 'APU' is selected.
12:38:11 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:11 INFO  : Context for 'APU' is selected.
12:38:12 INFO  : 'ps7_init' command is executed.
12:38:12 INFO  : 'ps7_post_config' command is executed.
12:38:12 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:38:13 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:13 INFO  : Memory regions updated for context APU
12:38:13 INFO  : Memory regions updated for context MicroBlaze #2
12:38:13 INFO  : Memory regions updated for context MicroBlaze #0
12:38:13 INFO  : Memory regions updated for context MicroBlaze #1
12:38:13 INFO  : Memory regions updated for context MicroBlaze #3
12:38:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:38:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:38:13 INFO  : 'con' command is executed.
12:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:38:13 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:41:25 INFO  : Disconnected from the channel tcfchan#31.
12:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:55 INFO  : 'jtag frequency' command is executed.
12:43:55 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:43:55 INFO  : Context for 'APU' is selected.
12:43:55 INFO  : System reset is completed.
12:43:58 INFO  : 'after 3000' command is executed.
12:44:07 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

12:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:16 INFO  : 'jtag frequency' command is executed.
12:44:16 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:44:16 INFO  : Context for 'APU' is selected.
12:44:17 INFO  : System reset is completed.
12:44:20 INFO  : 'after 3000' command is executed.
12:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:25 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:44:25 INFO  : Context for 'APU' is selected.
12:44:31 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:31 INFO  : Context for 'APU' is selected.
12:44:32 INFO  : 'ps7_init' command is executed.
12:44:32 INFO  : 'ps7_post_config' command is executed.
12:44:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:44:33 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:33 INFO  : Memory regions updated for context APU
12:44:33 INFO  : Memory regions updated for context MicroBlaze #2
12:44:33 INFO  : Memory regions updated for context MicroBlaze #0
12:44:33 INFO  : Memory regions updated for context MicroBlaze #1
12:44:33 INFO  : Memory regions updated for context MicroBlaze #3
12:44:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:44:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:44:33 INFO  : 'con' command is executed.
12:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:44:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:44:56 INFO  : Disconnected from the channel tcfchan#32.
12:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:57 INFO  : 'jtag frequency' command is executed.
12:44:57 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:44:57 INFO  : Context for 'APU' is selected.
12:44:57 INFO  : System reset is completed.
12:45:00 INFO  : 'after 3000' command is executed.
12:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:45:06 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:45:06 INFO  : Context for 'APU' is selected.
12:45:12 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:12 INFO  : Context for 'APU' is selected.
12:45:13 INFO  : 'ps7_init' command is executed.
12:45:13 INFO  : 'ps7_post_config' command is executed.
12:45:13 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:45:13 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:14 INFO  : Memory regions updated for context APU
12:45:14 INFO  : Memory regions updated for context MicroBlaze #2
12:45:14 INFO  : Memory regions updated for context MicroBlaze #0
12:45:14 INFO  : Memory regions updated for context MicroBlaze #1
12:45:14 INFO  : Memory regions updated for context MicroBlaze #3
12:45:14 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:45:14 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:45:14 INFO  : 'con' command is executed.
12:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:45:14 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:45:57 INFO  : Disconnected from the channel tcfchan#33.
12:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:59 INFO  : 'jtag frequency' command is executed.
12:45:59 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:45:59 INFO  : Context for 'APU' is selected.
12:45:59 INFO  : System reset is completed.
12:46:02 INFO  : 'after 3000' command is executed.
12:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:08 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:46:08 INFO  : Context for 'APU' is selected.
12:46:14 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:14 INFO  : Context for 'APU' is selected.
12:46:15 INFO  : 'ps7_init' command is executed.
12:46:15 INFO  : 'ps7_post_config' command is executed.
12:46:15 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:46:15 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:16 INFO  : Memory regions updated for context APU
12:46:16 INFO  : Memory regions updated for context MicroBlaze #2
12:46:16 INFO  : Memory regions updated for context MicroBlaze #0
12:46:16 INFO  : Memory regions updated for context MicroBlaze #1
12:46:16 INFO  : Memory regions updated for context MicroBlaze #3
12:46:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:46:16 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:46:16 INFO  : 'con' command is executed.
12:46:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:46:16 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:49:09 INFO  : Disconnected from the channel tcfchan#34.
12:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:11 INFO  : 'jtag frequency' command is executed.
12:49:11 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:49:11 INFO  : Context for 'APU' is selected.
12:49:11 INFO  : System reset is completed.
12:49:14 INFO  : 'after 3000' command is executed.
12:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:20 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:49:20 INFO  : Context for 'APU' is selected.
12:49:26 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:26 INFO  : Context for 'APU' is selected.
12:49:27 INFO  : 'ps7_init' command is executed.
12:49:27 INFO  : 'ps7_post_config' command is executed.
12:49:27 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:49:28 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:28 INFO  : Memory regions updated for context APU
12:49:28 INFO  : Memory regions updated for context MicroBlaze #2
12:49:28 INFO  : Memory regions updated for context MicroBlaze #0
12:49:28 INFO  : Memory regions updated for context MicroBlaze #1
12:49:28 INFO  : Memory regions updated for context MicroBlaze #3
12:49:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:49:28 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:49:28 INFO  : 'con' command is executed.
12:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:49:28 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:51:25 INFO  : Disconnected from the channel tcfchan#35.
12:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:26 INFO  : 'jtag frequency' command is executed.
12:51:26 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:51:26 INFO  : Context for 'APU' is selected.
12:51:26 INFO  : System reset is completed.
12:51:29 INFO  : 'after 3000' command is executed.
12:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:51:34 INFO  : Context for 'APU' is selected.
12:51:40 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:40 INFO  : Context for 'APU' is selected.
12:51:41 INFO  : 'ps7_init' command is executed.
12:51:41 INFO  : 'ps7_post_config' command is executed.
12:51:41 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:51:42 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
12:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:42 INFO  : Memory regions updated for context APU
12:51:42 INFO  : Memory regions updated for context MicroBlaze #2
12:51:42 INFO  : Memory regions updated for context MicroBlaze #0
12:51:42 INFO  : Memory regions updated for context MicroBlaze #1
12:51:42 INFO  : Memory regions updated for context MicroBlaze #3
12:51:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:51:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
12:51:42 INFO  : 'con' command is executed.
12:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

12:51:42 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:59:48 INFO  : Disconnected from the channel tcfchan#36.
14:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:39 INFO  : 'jtag frequency' command is executed.
14:01:39 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:01:39 INFO  : Context for 'APU' is selected.
14:01:39 INFO  : System reset is completed.
14:01:42 INFO  : 'after 3000' command is executed.
14:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:47 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:01:47 INFO  : Context for 'APU' is selected.
14:01:55 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:55 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : 'ps7_init' command is executed.
14:01:56 INFO  : 'ps7_post_config' command is executed.
14:01:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:01:57 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:57 INFO  : Memory regions updated for context APU
14:01:57 INFO  : Memory regions updated for context MicroBlaze #2
14:01:57 INFO  : Memory regions updated for context MicroBlaze #0
14:01:57 INFO  : Memory regions updated for context MicroBlaze #1
14:01:57 INFO  : Memory regions updated for context MicroBlaze #3
14:01:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:01:57 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:01:57 INFO  : 'con' command is executed.
14:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:01:57 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:05:42 INFO  : Disconnected from the channel tcfchan#37.
14:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:01 INFO  : 'jtag frequency' command is executed.
14:08:01 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:08:01 INFO  : Context for 'APU' is selected.
14:08:02 INFO  : System reset is completed.
14:08:05 INFO  : 'after 3000' command is executed.
14:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:08:10 INFO  : Context for 'APU' is selected.
14:08:17 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:17 INFO  : Context for 'APU' is selected.
14:08:18 INFO  : 'ps7_init' command is executed.
14:08:18 INFO  : 'ps7_post_config' command is executed.
14:08:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:08:19 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:19 INFO  : Memory regions updated for context APU
14:08:19 INFO  : Memory regions updated for context MicroBlaze #2
14:08:19 INFO  : Memory regions updated for context MicroBlaze #0
14:08:19 INFO  : Memory regions updated for context MicroBlaze #1
14:08:19 INFO  : Memory regions updated for context MicroBlaze #3
14:08:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:08:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:08:19 INFO  : 'con' command is executed.
14:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:08:19 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:11:15 INFO  : Disconnected from the channel tcfchan#38.
14:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:11:17 INFO  : 'jtag frequency' command is executed.
14:11:17 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:11:17 INFO  : Context for 'APU' is selected.
14:11:17 INFO  : System reset is completed.
14:11:20 INFO  : 'after 3000' command is executed.
14:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:11:26 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:11:26 INFO  : Context for 'APU' is selected.
14:11:32 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:33 INFO  : Context for 'APU' is selected.
14:11:34 INFO  : 'ps7_init' command is executed.
14:11:34 INFO  : 'ps7_post_config' command is executed.
14:11:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:11:34 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:34 INFO  : Memory regions updated for context APU
14:11:34 INFO  : Memory regions updated for context MicroBlaze #2
14:11:34 INFO  : Memory regions updated for context MicroBlaze #0
14:11:34 INFO  : Memory regions updated for context MicroBlaze #1
14:11:34 INFO  : Memory regions updated for context MicroBlaze #3
14:11:34 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:11:35 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:11:35 INFO  : 'con' command is executed.
14:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:11:35 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:14:22 INFO  : Disconnected from the channel tcfchan#39.
14:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:23 INFO  : 'jtag frequency' command is executed.
14:14:23 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:14:23 INFO  : Context for 'APU' is selected.
14:14:23 INFO  : System reset is completed.
14:14:26 INFO  : 'after 3000' command is executed.
14:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:32 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:14:32 INFO  : Context for 'APU' is selected.
14:14:39 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:39 INFO  : Context for 'APU' is selected.
14:14:41 INFO  : 'ps7_init' command is executed.
14:14:41 INFO  : 'ps7_post_config' command is executed.
14:14:41 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:14:41 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:41 INFO  : Memory regions updated for context APU
14:14:41 INFO  : Memory regions updated for context MicroBlaze #2
14:14:41 INFO  : Memory regions updated for context MicroBlaze #0
14:14:41 INFO  : Memory regions updated for context MicroBlaze #1
14:14:41 INFO  : Memory regions updated for context MicroBlaze #3
14:14:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:14:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:14:42 INFO  : 'con' command is executed.
14:14:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:14:42 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:15:19 INFO  : Disconnected from the channel tcfchan#40.
14:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:20 INFO  : 'jtag frequency' command is executed.
14:15:20 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:15:20 INFO  : Context for 'APU' is selected.
14:15:20 INFO  : System reset is completed.
14:15:23 INFO  : 'after 3000' command is executed.
14:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:29 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:15:29 INFO  : Context for 'APU' is selected.
14:15:35 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:35 INFO  : Context for 'APU' is selected.
14:15:37 INFO  : 'ps7_init' command is executed.
14:15:37 INFO  : 'ps7_post_config' command is executed.
14:15:37 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:15:38 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:38 INFO  : Memory regions updated for context APU
14:15:38 INFO  : Memory regions updated for context MicroBlaze #2
14:15:38 INFO  : Memory regions updated for context MicroBlaze #0
14:15:38 INFO  : Memory regions updated for context MicroBlaze #1
14:15:38 INFO  : Memory regions updated for context MicroBlaze #3
14:15:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:15:39 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:15:39 INFO  : 'con' command is executed.
14:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:15:39 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:24:27 INFO  : Disconnected from the channel tcfchan#41.
14:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:28 INFO  : 'jtag frequency' command is executed.
14:24:28 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:24:28 INFO  : Context for 'APU' is selected.
14:24:28 INFO  : System reset is completed.
14:24:31 INFO  : 'after 3000' command is executed.
14:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:37 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:24:37 INFO  : Context for 'APU' is selected.
14:24:44 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:44 INFO  : Context for 'APU' is selected.
14:24:45 INFO  : 'ps7_init' command is executed.
14:24:45 INFO  : 'ps7_post_config' command is executed.
14:24:45 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:24:46 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:46 INFO  : Memory regions updated for context APU
14:24:46 INFO  : Memory regions updated for context MicroBlaze #2
14:24:46 INFO  : Memory regions updated for context MicroBlaze #0
14:24:46 INFO  : Memory regions updated for context MicroBlaze #1
14:24:46 INFO  : Memory regions updated for context MicroBlaze #3
14:24:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:24:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:24:47 INFO  : 'con' command is executed.
14:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:24:47 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:28:00 INFO  : Disconnected from the channel tcfchan#42.
14:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:02 INFO  : 'jtag frequency' command is executed.
14:28:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:28:02 INFO  : Context for 'APU' is selected.
14:28:02 INFO  : System reset is completed.
14:28:05 INFO  : 'after 3000' command is executed.
14:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:28:10 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:28:10 INFO  : Context for 'APU' is selected.
14:28:17 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:17 INFO  : Context for 'APU' is selected.
14:28:18 INFO  : 'ps7_init' command is executed.
14:28:18 INFO  : 'ps7_post_config' command is executed.
14:28:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:28:18 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:28:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:19 INFO  : Memory regions updated for context APU
14:28:19 INFO  : Memory regions updated for context MicroBlaze #2
14:28:19 INFO  : Memory regions updated for context MicroBlaze #0
14:28:19 INFO  : Memory regions updated for context MicroBlaze #1
14:28:19 INFO  : Memory regions updated for context MicroBlaze #3
14:28:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:28:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:28:19 INFO  : 'con' command is executed.
14:28:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:28:19 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:35:36 INFO  : Disconnected from the channel tcfchan#43.
14:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:38 INFO  : 'jtag frequency' command is executed.
14:35:38 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:35:38 INFO  : Context for 'APU' is selected.
14:35:39 INFO  : System reset is completed.
14:35:42 INFO  : 'after 3000' command is executed.
14:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:47 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:35:47 INFO  : Context for 'APU' is selected.
14:35:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:53 INFO  : Context for 'APU' is selected.
14:35:54 INFO  : 'ps7_init' command is executed.
14:35:54 INFO  : 'ps7_post_config' command is executed.
14:35:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:35:55 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:55 INFO  : Memory regions updated for context APU
14:35:55 INFO  : Memory regions updated for context MicroBlaze #2
14:35:55 INFO  : Memory regions updated for context MicroBlaze #0
14:35:55 INFO  : Memory regions updated for context MicroBlaze #1
14:35:55 INFO  : Memory regions updated for context MicroBlaze #3
14:35:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:35:56 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:35:56 INFO  : 'con' command is executed.
14:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:35:56 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:36:16 INFO  : Disconnected from the channel tcfchan#44.
14:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:17 INFO  : 'jtag frequency' command is executed.
14:36:17 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:36:17 INFO  : Context for 'APU' is selected.
14:36:17 INFO  : System reset is completed.
14:36:20 INFO  : 'after 3000' command is executed.
14:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:25 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:36:25 INFO  : Context for 'APU' is selected.
14:36:33 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:33 INFO  : Context for 'APU' is selected.
14:36:34 INFO  : 'ps7_init' command is executed.
14:36:34 INFO  : 'ps7_post_config' command is executed.
14:36:34 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:36:34 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:36:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:35 INFO  : Memory regions updated for context APU
14:36:35 INFO  : Memory regions updated for context MicroBlaze #2
14:36:35 INFO  : Memory regions updated for context MicroBlaze #0
14:36:35 INFO  : Memory regions updated for context MicroBlaze #1
14:36:35 INFO  : Memory regions updated for context MicroBlaze #3
14:36:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:36:36 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:36:36 INFO  : 'con' command is executed.
14:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:36:36 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:49:43 INFO  : Disconnected from the channel tcfchan#45.
14:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:45 INFO  : 'jtag frequency' command is executed.
14:49:45 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:49:45 INFO  : Context for 'APU' is selected.
14:49:45 INFO  : System reset is completed.
14:49:48 INFO  : 'after 3000' command is executed.
14:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:54 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:49:54 INFO  : Context for 'APU' is selected.
14:50:01 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:01 INFO  : Context for 'APU' is selected.
14:50:02 INFO  : 'ps7_init' command is executed.
14:50:02 INFO  : 'ps7_post_config' command is executed.
14:50:02 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:50:02 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:03 INFO  : Memory regions updated for context APU
14:50:03 INFO  : Memory regions updated for context MicroBlaze #2
14:50:03 INFO  : Memory regions updated for context MicroBlaze #0
14:50:03 INFO  : Memory regions updated for context MicroBlaze #1
14:50:03 INFO  : Memory regions updated for context MicroBlaze #3
14:50:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:50:03 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:50:03 INFO  : 'con' command is executed.
14:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:50:03 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:52:31 INFO  : Disconnected from the channel tcfchan#46.
14:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:32 INFO  : 'jtag frequency' command is executed.
14:52:32 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:52:32 INFO  : Context for 'APU' is selected.
14:52:33 INFO  : System reset is completed.
14:52:36 INFO  : 'after 3000' command is executed.
14:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:41 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:52:41 INFO  : Context for 'APU' is selected.
14:52:48 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:48 INFO  : Context for 'APU' is selected.
14:52:49 INFO  : 'ps7_init' command is executed.
14:52:49 INFO  : 'ps7_post_config' command is executed.
14:52:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:52:50 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:50 INFO  : Memory regions updated for context APU
14:52:50 INFO  : Memory regions updated for context MicroBlaze #2
14:52:50 INFO  : Memory regions updated for context MicroBlaze #0
14:52:50 INFO  : Memory regions updated for context MicroBlaze #1
14:52:50 INFO  : Memory regions updated for context MicroBlaze #3
14:52:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:52:50 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:52:50 INFO  : 'con' command is executed.
14:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:52:50 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:53:48 INFO  : Disconnected from the channel tcfchan#47.
14:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:50 INFO  : 'jtag frequency' command is executed.
14:53:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:53:50 INFO  : Context for 'APU' is selected.
14:53:50 INFO  : System reset is completed.
14:53:53 INFO  : 'after 3000' command is executed.
14:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:58 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:53:58 INFO  : Context for 'APU' is selected.
14:54:04 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:06 INFO  : 'ps7_init' command is executed.
14:54:06 INFO  : 'ps7_post_config' command is executed.
14:54:06 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:06 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:07 INFO  : Memory regions updated for context APU
14:54:07 INFO  : Memory regions updated for context MicroBlaze #2
14:54:07 INFO  : Memory regions updated for context MicroBlaze #0
14:54:07 INFO  : Memory regions updated for context MicroBlaze #1
14:54:07 INFO  : Memory regions updated for context MicroBlaze #3
14:54:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:54:07 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:07 INFO  : 'con' command is executed.
14:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:54:07 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:56:01 INFO  : Disconnected from the channel tcfchan#48.
14:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:02 INFO  : 'jtag frequency' command is executed.
14:56:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:56:02 INFO  : Context for 'APU' is selected.
14:56:02 INFO  : System reset is completed.
14:56:05 INFO  : 'after 3000' command is executed.
14:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:11 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:56:11 INFO  : Context for 'APU' is selected.
14:56:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:20 INFO  : Context for 'APU' is selected.
14:56:21 INFO  : 'ps7_init' command is executed.
14:56:21 INFO  : 'ps7_post_config' command is executed.
14:56:21 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:21 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:22 INFO  : Memory regions updated for context APU
14:56:22 INFO  : Memory regions updated for context MicroBlaze #2
14:56:22 INFO  : Memory regions updated for context MicroBlaze #0
14:56:22 INFO  : Memory regions updated for context MicroBlaze #1
14:56:22 INFO  : Memory regions updated for context MicroBlaze #3
14:56:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:56:22 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:22 INFO  : 'con' command is executed.
14:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:56:22 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:57:34 INFO  : Disconnected from the channel tcfchan#49.
14:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:43 INFO  : 'jtag frequency' command is executed.
14:57:43 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:57:43 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : System reset is completed.
14:57:46 INFO  : 'after 3000' command is executed.
14:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:52 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:57:52 INFO  : Context for 'APU' is selected.
14:57:59 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:59 INFO  : Context for 'APU' is selected.
14:58:01 INFO  : 'ps7_init' command is executed.
14:58:01 INFO  : 'ps7_post_config' command is executed.
14:58:01 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:01 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
14:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:02 INFO  : Memory regions updated for context APU
14:58:02 INFO  : Memory regions updated for context MicroBlaze #2
14:58:02 INFO  : Memory regions updated for context MicroBlaze #0
14:58:02 INFO  : Memory regions updated for context MicroBlaze #1
14:58:02 INFO  : Memory regions updated for context MicroBlaze #3
14:58:02 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:58:02 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:58:02 INFO  : 'con' command is executed.
14:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

14:58:02 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:02:12 INFO  : Disconnected from the channel tcfchan#50.
15:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:14 INFO  : 'jtag frequency' command is executed.
15:02:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:02:14 INFO  : Context for 'APU' is selected.
15:02:14 INFO  : System reset is completed.
15:02:17 INFO  : 'after 3000' command is executed.
15:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:02:22 INFO  : Context for 'APU' is selected.
15:02:29 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:29 INFO  : Context for 'APU' is selected.
15:02:30 INFO  : 'ps7_init' command is executed.
15:02:30 INFO  : 'ps7_post_config' command is executed.
15:02:30 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:02:31 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:31 INFO  : Memory regions updated for context APU
15:02:31 INFO  : Memory regions updated for context MicroBlaze #2
15:02:31 INFO  : Memory regions updated for context MicroBlaze #0
15:02:31 INFO  : Memory regions updated for context MicroBlaze #1
15:02:31 INFO  : Memory regions updated for context MicroBlaze #3
15:02:31 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:02:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:02:32 INFO  : 'con' command is executed.
15:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:02:32 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:03:05 INFO  : Disconnected from the channel tcfchan#51.
15:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:06 INFO  : 'jtag frequency' command is executed.
15:03:06 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:03:06 INFO  : Context for 'APU' is selected.
15:03:06 INFO  : System reset is completed.
15:03:09 INFO  : 'after 3000' command is executed.
15:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:14 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:03:14 INFO  : Context for 'APU' is selected.
15:03:20 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:20 INFO  : Context for 'APU' is selected.
15:03:22 INFO  : 'ps7_init' command is executed.
15:03:22 INFO  : 'ps7_post_config' command is executed.
15:03:22 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:03:22 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:22 INFO  : Memory regions updated for context APU
15:03:22 INFO  : Memory regions updated for context MicroBlaze #2
15:03:22 INFO  : Memory regions updated for context MicroBlaze #0
15:03:22 INFO  : Memory regions updated for context MicroBlaze #1
15:03:22 INFO  : Memory regions updated for context MicroBlaze #3
15:03:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:03:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:03:23 INFO  : 'con' command is executed.
15:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:03:23 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:04:22 INFO  : Disconnected from the channel tcfchan#52.
15:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:24 INFO  : 'jtag frequency' command is executed.
15:04:24 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:04:24 INFO  : Context for 'APU' is selected.
15:04:24 INFO  : System reset is completed.
15:04:27 INFO  : 'after 3000' command is executed.
15:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:32 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:04:32 INFO  : Context for 'APU' is selected.
15:04:38 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:38 INFO  : Context for 'APU' is selected.
15:04:39 INFO  : 'ps7_init' command is executed.
15:04:39 INFO  : 'ps7_post_config' command is executed.
15:04:39 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:04:40 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:40 INFO  : Memory regions updated for context APU
15:04:41 INFO  : Memory regions updated for context MicroBlaze #2
15:04:41 INFO  : Memory regions updated for context MicroBlaze #0
15:04:41 INFO  : Memory regions updated for context MicroBlaze #1
15:04:41 INFO  : Memory regions updated for context MicroBlaze #3
15:04:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:04:42 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:04:42 INFO  : 'con' command is executed.
15:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:04:42 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:05:06 INFO  : Disconnected from the channel tcfchan#53.
15:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:15 INFO  : 'jtag frequency' command is executed.
15:05:15 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:05:15 INFO  : Context for 'APU' is selected.
15:05:15 INFO  : System reset is completed.
15:05:18 INFO  : 'after 3000' command is executed.
15:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:23 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:05:24 INFO  : Context for 'APU' is selected.
15:05:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:30 INFO  : Context for 'APU' is selected.
15:05:31 INFO  : 'ps7_init' command is executed.
15:05:31 INFO  : 'ps7_post_config' command is executed.
15:05:31 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:05:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:32 INFO  : Memory regions updated for context APU
15:05:32 INFO  : Memory regions updated for context MicroBlaze #2
15:05:32 INFO  : Memory regions updated for context MicroBlaze #0
15:05:32 INFO  : Memory regions updated for context MicroBlaze #1
15:05:32 INFO  : Memory regions updated for context MicroBlaze #3
15:05:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:05:33 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:05:33 INFO  : 'con' command is executed.
15:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:05:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:06:05 INFO  : Disconnected from the channel tcfchan#54.
15:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:07 INFO  : 'jtag frequency' command is executed.
15:06:07 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:06:07 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : System reset is completed.
15:06:10 INFO  : 'after 3000' command is executed.
15:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:06:16 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:06:16 INFO  : Context for 'APU' is selected.
15:06:23 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:23 INFO  : Context for 'APU' is selected.
15:06:24 INFO  : 'ps7_init' command is executed.
15:06:24 INFO  : 'ps7_post_config' command is executed.
15:06:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:06:25 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:25 INFO  : Memory regions updated for context APU
15:06:25 INFO  : Memory regions updated for context MicroBlaze #2
15:06:25 INFO  : Memory regions updated for context MicroBlaze #0
15:06:25 INFO  : Memory regions updated for context MicroBlaze #1
15:06:25 INFO  : Memory regions updated for context MicroBlaze #3
15:06:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:06:26 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:06:26 INFO  : 'con' command is executed.
15:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:06:26 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:07:01 INFO  : Disconnected from the channel tcfchan#55.
15:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:02 INFO  : 'jtag frequency' command is executed.
15:07:02 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:07:03 INFO  : Context for 'APU' is selected.
15:07:03 INFO  : System reset is completed.
15:07:06 INFO  : 'after 3000' command is executed.
15:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:12 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:07:12 INFO  : Context for 'APU' is selected.
15:07:24 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:52 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets: none
15:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:07 INFO  : 'jtag frequency' command is executed.
15:10:07 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:10:07 INFO  : Context for 'APU' is selected.
15:10:07 INFO  : System reset is completed.
15:10:10 INFO  : 'after 3000' command is executed.
15:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:16 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:10:16 INFO  : Context for 'APU' is selected.
15:10:16 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:16 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : 'ps7_init' command is executed.
15:10:17 INFO  : 'ps7_post_config' command is executed.
15:10:17 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:10:18 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:18 INFO  : Memory regions updated for context APU
15:10:18 INFO  : Memory regions updated for context MicroBlaze #2
15:10:18 INFO  : Memory regions updated for context MicroBlaze #0
15:10:18 INFO  : Memory regions updated for context MicroBlaze #1
15:10:18 INFO  : Memory regions updated for context MicroBlaze #3
15:10:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:10:19 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:10:19 INFO  : 'con' command is executed.
15:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:10:19 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:13:29 INFO  : Disconnected from the channel tcfchan#56.
15:14:26 INFO  : Registering command handlers for SDK TCF services
15:14:28 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
15:14:31 INFO  : XSCT server has started successfully.
15:14:31 INFO  : Successfully done setting XSCT server connection channel  
15:14:31 INFO  : Successfully done setting SDK workspace  
15:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:54 INFO  : 'jtag frequency' command is executed.
15:18:54 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:18:54 INFO  : Context for 'APU' is selected.
15:18:55 INFO  : System reset is completed.
15:18:58 INFO  : 'after 3000' command is executed.
15:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:00 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:19:00 INFO  : Context for 'APU' is selected.
15:19:01 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:01 INFO  : Context for 'APU' is selected.
15:19:02 INFO  : 'ps7_init' command is executed.
15:19:02 INFO  : 'ps7_post_config' command is executed.
15:19:02 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:19:03 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:03 INFO  : Memory regions updated for context APU
15:19:03 INFO  : Memory regions updated for context MicroBlaze #2
15:19:03 INFO  : Memory regions updated for context MicroBlaze #0
15:19:03 INFO  : Memory regions updated for context MicroBlaze #1
15:19:03 INFO  : Memory regions updated for context MicroBlaze #3
15:19:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:19:04 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:19:04 INFO  : 'con' command is executed.
15:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:19:04 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:26:32 INFO  : Disconnected from the channel tcfchan#1.
15:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:33 INFO  : 'jtag frequency' command is executed.
15:26:33 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:26:33 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : System reset is completed.
15:26:37 INFO  : 'after 3000' command is executed.
15:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:39 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:26:39 INFO  : Context for 'APU' is selected.
15:26:45 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:45 INFO  : Context for 'APU' is selected.
15:26:46 INFO  : 'ps7_init' command is executed.
15:26:46 INFO  : 'ps7_post_config' command is executed.
15:26:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:26:47 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf' is downloaded to processor 'iop_arduino_mb'.
15:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_wifi/Debug/arduino_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:48 INFO  : Memory regions updated for context APU
15:26:48 INFO  : Memory regions updated for context MicroBlaze #2
15:26:48 INFO  : Memory regions updated for context MicroBlaze #0
15:26:48 INFO  : Memory regions updated for context MicroBlaze #1
15:26:48 INFO  : Memory regions updated for context MicroBlaze #3
15:26:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:26:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:26:48 INFO  : 'con' command is executed.
15:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

15:26:48 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:15:27 INFO  : Disconnected from the channel tcfchan#2.
18:29:06 INFO  : Registering command handlers for SDK TCF services
18:29:08 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
18:29:11 INFO  : XSCT server has started successfully.
18:29:12 INFO  : Successfully done setting XSCT server connection channel  
18:29:12 INFO  : Successfully done setting SDK workspace  
18:29:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:29:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:29:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:29:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:29:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:29:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:29:38 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

18:29:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:29:39 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:59:15 INFO  : Registering command handlers for SDK TCF services
14:59:18 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
14:59:22 INFO  : XSCT server has started successfully.
14:59:23 INFO  : Successfully done setting XSCT server connection channel  
14:59:23 INFO  : Successfully done setting SDK workspace  
16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:34:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:34:43 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:34:43 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:49 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:38:50 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:08 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:09 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:39:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:39:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:39:28 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:42:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:42:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:42:50 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:42:50 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:42:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:42:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:42:52 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:42:52 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:51:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:51:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:51:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:51:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:51:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:51:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:51:29 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:51:29 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:51:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:51:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:51:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

16:51:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

16:51:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

16:51:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:51:31 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
16:51:31 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


16:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:46 INFO  : 'fpga -state' command is executed.
16:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:46 INFO  : 'jtag frequency' command is executed.
16:51:46 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:51:46 INFO  : Context for 'APU' is selected.
16:51:46 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:46 INFO  : Context for 'APU' is selected.
16:51:47 INFO  : 'stop' command is executed.
16:51:48 INFO  : 'ps7_init' command is executed.
16:51:48 INFO  : 'ps7_post_config' command is executed.
16:51:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:51:48 INFO  : Processor reset is completed for 'iop_arduino_mb'.
16:51:48 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:51:48 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:48 INFO  : Memory regions updated for context APU
16:51:48 INFO  : Memory regions updated for context MicroBlaze #2
16:51:48 INFO  : Memory regions updated for context MicroBlaze #0
16:51:48 INFO  : Memory regions updated for context MicroBlaze #1
16:51:48 INFO  : Memory regions updated for context MicroBlaze #3
16:51:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:51:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:51:49 INFO  : 'con' command is executed.
16:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:51:49 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_local.tcl'
16:52:11 INFO  : Disconnected from the channel tcfchan#1.
16:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:12 INFO  : 'fpga -state' command is executed.
16:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:13 INFO  : 'jtag frequency' command is executed.
16:52:13 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
16:52:13 INFO  : Context for 'APU' is selected.
16:52:21 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
16:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:22 INFO  : Context for 'APU' is selected.
16:52:22 INFO  : 'stop' command is executed.
16:52:23 INFO  : 'ps7_init' command is executed.
16:52:23 INFO  : 'ps7_post_config' command is executed.
16:52:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:52:23 INFO  : Processor reset is completed for 'iop_arduino_mb'.
16:52:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:52:23 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
16:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:23 INFO  : Memory regions updated for context APU
16:52:23 INFO  : Memory regions updated for context MicroBlaze #2
16:52:23 INFO  : Memory regions updated for context MicroBlaze #0
16:52:23 INFO  : Memory regions updated for context MicroBlaze #1
16:52:23 INFO  : Memory regions updated for context MicroBlaze #3
16:52:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:52:23 INFO  : Context for processor 'iop_arduino_mb' is selected.
16:52:23 INFO  : 'con' command is executed.
16:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
----------------End of Script----------------

16:52:23 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_local.tcl'
21:56:07 INFO  : Disconnected from the channel tcfchan#2.
13:43:43 INFO  : Registering command handlers for SDK TCF services
13:43:46 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
13:43:49 INFO  : XSCT server has started successfully.
13:43:49 INFO  : Successfully done setting XSCT server connection channel  
13:43:50 INFO  : Successfully done setting SDK workspace  
13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:23 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:50:23 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:26 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:50:26 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:50:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:52:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:52:56 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:52:56 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

13:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:04 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:04 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

13:53:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:53:36 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
13:53:36 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


14:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:03 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:04 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:05 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:15 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:16 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/standalone_bsp_0/system.mss : null
14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:02:34 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:03:50 ERROR : Unable to load properties file .sdkproject for project bsp_iop_arduino_mb_new.
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_new/system.mss : null
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:04:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:04:22 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_new/system.mss : null
01:20:16 INFO  : Registering command handlers for SDK TCF services
01:20:18 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
01:20:22 INFO  : XSCT server has started successfully.
01:20:24 INFO  : Successfully done setting XSCT server connection channel  
01:20:24 INFO  : Successfully done setting SDK workspace  
01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

01:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:12 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
01:21:12 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss'.
Design is not opened in the current session.


01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb/system.mss : null
01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

01:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

01:21:33 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

