/*
 * Copyright (c) 2022 - 2025 Pedro Falcato
 * This file is part of Onyx, and is released under the terms of the GPLv2 License
 * check LICENSE at the root directory for more information
 *
 * SPDX-License-Identifier: GPL-2.0-only
 */

#ifndef _ONYX_ARM64_PLATFORM_IRQ_H
#define _ONYX_ARM64_PLATFORM_IRQ_H

#include <onyx/intrinsics.h>
#include <onyx/registers.h>

// TODO: Correct values
#define NR_IRQ                   223
#define PCI_MSI_BASE_ADDRESS     0xFEE00000
#define PCI_MSI_APIC_ID_SHIFT    12
#define PCI_MSI_REDIRECTION_HINT (1 << 3)

#define CPU_FLAGS_NO_IRQ 0

struct irq_context
{
    unsigned int irq_nr;
    registers_t *registers;
};

void softirq_try_handle(void);

static inline void irq_disable()
{
    __asm__ __volatile__("msr daifset, #3" ::: "memory");
}

static inline unsigned long irq_save_and_disable()
{
    unsigned long flags = mrs("daif");
    irq_disable();
    return flags;
}

static inline void irq_restore(unsigned long flags)
{
    msr("daif", flags);
}

static inline void irq_enable()
{
    __asm__ __volatile__("msr daifclr, #3" ::: "memory");
}

inline bool irq_is_disabled()
{
    unsigned long flags = mrs("daif");
    return flags & (1 << 7);
}

#endif
