
*** Running vivado
    with args -log SSD_toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SSD_toplevel.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Dec  5 18:13:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SSD_toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 531.383 ; gain = 201.035
Command: read_checkpoint -auto_incremental -incremental {C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/utils_1/imports/synth_1/ADT_toplevel.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/utils_1/imports/synth_1/ADT_toplevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SSD_toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.285 ; gain = 449.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SSD_toplevel' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/SSD_toplevel.vhd:40]
INFO: [Synth 8-113] binding component instance 'PULLUP_SDA' to cell 'PULLUP' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/SSD_toplevel.vhd:72]
INFO: [Synth 8-113] binding component instance 'PULLUP_SCL' to cell 'PULLUP' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/SSD_toplevel.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clock_divider_1' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/clock_divider_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_1' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/clock_divider_1.vhd:15]
INFO: [Synth 8-638] synthesizing module 'clock_divider_2' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/clock_divider_2.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_2' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/clock_divider_2.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ADT_CSM' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ADT_CSM' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:22]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:87]
	Parameter CLOCKFREQ bound to: 50 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:308]
INFO: [Synth 8-226] default block is never used [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:341]
INFO: [Synth 8-226] default block is never used [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:359]
INFO: [Synth 8-226] default block is never used [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:377]
INFO: [Synth 8-226] default block is never used [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'temp_decoder' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/temp_decoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'temp_decoder' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/temp_decoder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentLogic' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/display_driver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentLogic' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/display_driver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'SSD_toplevel' (0#1) [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/SSD_toplevel.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element timeOutCnt_reg was removed.  [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element BCD_digits_reg was removed.  [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/display_driver.vhd:55]
WARNING: [Synth 8-7129] Port DATA_IN[2] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_IN[1] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_IN[0] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCL_ALT_IN in module SSD_toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SDA_ALT_IN in module SSD_toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.535 ; gain = 564.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.535 ; gain = 564.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.535 ; gain = 564.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1517.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/Nexys4DDR_Master_skeleton.xdc]
Finished Parsing XDC File [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/Nexys4DDR_Master_skeleton.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/Nexys4DDR_Master_skeleton.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SSD_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SSD_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1613.285 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'ADT_CSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-802] inferred FSM for state register 'digit_select_reg' in module 'SevenSegmentLogic'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                        000000001 |                             0000
          reset_activate |                        000000010 |                             0001
        reset_deactivate |                        000000100 |                             0010
           wait_bus_free |                        000001000 |                             0011
    start_read_operation |                        000010000 |                             0100
      wait_read_done_msb |                        000100000 |                             0101
                load_msb |                        001000000 |                             0111
      wait_read_done_lsb |                        010000000 |                             0110
                  iSTATE |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'ADT_CSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'DATA_OUT_reg' [C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd:134]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             0100 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0011 |                             0110
                  stread |                             0010 |                             0010
            stmnackstart |                             0110 |                             1001
                  stmack |                             0111 |                             0111
             stmnackstop |                             0101 |                             1000
                  ststop |                             1100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 | 00000000000000000000000000000000
                 iSTATE1 |                              001 | 00000000000000000000000000000001
                 iSTATE2 |                              010 | 00000000000000000000000000000010
                 iSTATE3 |                              011 | 00000000000000000000000000000011
                  iSTATE |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_select_reg' using encoding 'sequential' in module 'SevenSegmentLogic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 5     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	               8x32  Multipliers := 1     
	               5x32  Multipliers := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	  21 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port DATA_IN[2] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_IN[1] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_IN[0] in module temp_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCL_ALT_IN in module SSD_toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SDA_ALT_IN in module SSD_toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   246|
|3     |LUT1   |    88|
|4     |LUT2   |   555|
|5     |LUT3   |   248|
|6     |LUT4   |   284|
|7     |LUT5   |   125|
|8     |LUT6   |   283|
|9     |MUXF7  |     1|
|10    |PULLUP |     2|
|11    |FDCE   |    43|
|12    |FDPE   |    14|
|13    |FDRE   |   101|
|14    |FDSE   |    12|
|15    |LD     |    25|
|16    |IBUF   |    18|
|17    |IOBUF  |     2|
|18    |OBUF   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.285 ; gain = 564.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1613.285 ; gain = 660.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1613.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SSD_toplevel' is not ideal for floorplanning, since the cellview 'ADT_CSM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 25 instances

Synth Design complete | Checksum: 207d472c
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1613.285 ; gain = 1077.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1613.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.runs/synth_1/SSD_toplevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SSD_toplevel_utilization_synth.rpt -pb SSD_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 18:15:02 2024...
