{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/tmp/fbf393b4130b4115848adf43e9ef3407.lib ",
   "modules": {
      "\\Systolic4x4_serial_io": {
         "num_wires":         16260,
         "num_wire_bits":     21466,
         "num_pub_wires":     150,
         "num_pub_wire_bits": 3946,
         "num_ports":         13,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19768,
         "area":              90096.409600,
         "num_cells_by_type": {
            "$_ANDNOT_": 3513,
            "$_AND_": 675,
            "$_MUX_": 4366,
            "$_NAND_": 945,
            "$_NOR_": 712,
            "$_NOT_": 427,
            "$_ORNOT_": 473,
            "$_OR_": 1605,
            "$_XNOR_": 920,
            "$_XOR_": 2636,
            "sky130_fd_sc_hd__dfrtp_2": 3144,
            "sky130_fd_sc_hd__dfxtp_2": 352
         }
      }
   },
      "design": {
         "num_wires":         16260,
         "num_wire_bits":     21466,
         "num_pub_wires":     150,
         "num_pub_wire_bits": 3946,
         "num_ports":         13,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19768,
         "area":              90096.409600,
         "num_cells_by_type": {
            "$_ANDNOT_": 3513,
            "$_AND_": 675,
            "$_MUX_": 4366,
            "$_NAND_": 945,
            "$_NOR_": 712,
            "$_NOT_": 427,
            "$_ORNOT_": 473,
            "$_OR_": 1605,
            "$_XNOR_": 920,
            "$_XOR_": 2636,
            "sky130_fd_sc_hd__dfrtp_2": 3144,
            "sky130_fd_sc_hd__dfxtp_2": 352
         }
      }
}

