11623e79beccf980ef3a2eaa1a48575230ded569
axi_dacfifo: Fix clock for read address generation
diff --git a/library/xilinx/axi_dacfifo/axi_dacfifo_bypass.v b/library/xilinx/axi_dacfifo/axi_dacfifo_bypass.v
index 9ea26243..b4adeb40 100644
--- a/library/xilinx/axi_dacfifo/axi_dacfifo_bypass.v
+++ b/library/xilinx/axi_dacfifo/axi_dacfifo_bypass.v
@@ -230,7 +230,7 @@ module axi_dacfifo_bypass #(
 
   assign dac_mem_rea_s = dac_valid & dac_mem_ready;
 
-  always @(posedge dma_clk) begin
+  always @(posedge dac_clk) begin
     if (dac_rst == 1'b1) begin
       dac_mem_raddr <= 'h0;
       dac_mem_raddr_g <= 'h0;