<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jun 23 11:02:24 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:kr260_som:part0:1.1" DEVICE="xck26" NAME="Channel" PACKAGE="sfvc784" SPEEDGRADE="-2LV"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="9" NAME="block_window" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_block_window">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Eliminator_0" PORT="block_window"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Main_Counter_0" PORT="clk"/>
        <CONNECTION INSTANCE="Encoder_0" PORT="clk"/>
        <CONNECTION INSTANCE="Eliminator_0" PORT="clk"/>
        <CONNECTION INSTANCE="Pipe_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="data_count" RIGHT="0" SIGIS="undef" SIGNAME="Pipe_0_data_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="data_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="debug_elimiator" RIGHT="0" SIGIS="undef" SIGNAME="Eliminator_0_state_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Eliminator_0" PORT="state_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="debug_encoder" RIGHT="0" SIGIS="undef" SIGNAME="Encoder_0_debug">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Encoder_0" PORT="debug"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="9" NAME="delay_chain" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_delay_chain">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Eliminator_0" PORT="delay_chain"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Pipe_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Pipe_0_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="Pipe_0_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hit" SIGIS="undef" SIGNAME="External_Ports_hit">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Eliminator_0" PORT="hit"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_rd_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="rd_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef" SIGNAME="Pipe_0_rd_rst_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="rd_rst_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Main_Counter_0" PORT="rst"/>
        <CONNECTION INSTANCE="Eliminator_0" PORT="rst"/>
        <CONNECTION INSTANCE="Encoder_0" PORT="rst"/>
        <CONNECTION INSTANCE="Pipe_0" PORT="srst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="update_mode" SIGIS="undef" SIGNAME="External_Ports_update_mode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Eliminator_0" PORT="update_mode"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef" SIGNAME="Pipe_0_wr_rst_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pipe_0" PORT="wr_rst_busy"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/Eliminator_0" HWVERSION="1.0" INSTANCE="Eliminator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Eliminator" VLNV="xilinx.com:user:Eliminator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="chain_length" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="Channel_Eliminator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="block_window" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_block_window">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="block_window"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="coarse_counter" RIGHT="0" SIGIS="undef" SIGNAME="Main_Counter_0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Main_Counter_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out" SIGIS="undef" SIGNAME="Eliminator_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encoder_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="delay_chain" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_delay_chain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_chain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hit" SIGIS="undef" SIGNAME="External_Ports_hit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="21" NAME="registered_data" RIGHT="0" SIGIS="undef" SIGNAME="Eliminator_0_registered_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encoder_0" PORT="raw_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="state_out" RIGHT="0" SIGIS="undef" SIGNAME="Eliminator_0_state_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_elimiator"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="update_mode" SIGIS="undef" SIGNAME="External_Ports_update_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="update_mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Encoder_0" HWVERSION="1.0" INSTANCE="Encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Encoder" VLNV="xilinx.com:user:Encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Channel_number" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="cable" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="chain_length" VALUE="10"/>
        <PARAMETER NAME="clock_length" VALUE="12"/>
        <PARAMETER NAME="edge_type" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="hit_number" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Channel_Encoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in" SIGIS="undef" SIGNAME="Eliminator_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Eliminator_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out" SIGIS="undef" SIGNAME="Encoder_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipe_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="debug" RIGHT="0" SIGIS="undef" SIGNAME="Encoder_0_debug">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_encoder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="encoded_data" RIGHT="0" SIGIS="undef" SIGNAME="Encoder_0_encoded_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipe_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="raw_data" RIGHT="0" SIGIS="undef" SIGNAME="Eliminator_0_registered_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Eliminator_0" PORT="registered_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Main_Counter_0" HWVERSION="1.0" INSTANCE="Main_Counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Main_Counter" VLNV="xilinx.com:user:Main_Counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="counter_length" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="Channel_Main_Counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="Main_Counter_0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Eliminator_0" PORT="coarse_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Pipe_0" HWVERSION="1.0" INSTANCE="Pipe_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipe" VLNV="xilinx.com:user:Pipe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Channel_Pipe_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="data_count" RIGHT="0" SIGIS="undef" SIGNAME="Pipe_0_data_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Encoder_0_encoded_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encoder_0" PORT="encoded_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Pipe_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Pipe_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="Pipe_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="External_Ports_rd_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_rst_busy" SIGIS="undef" SIGNAME="Pipe_0_rd_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_rst_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Encoder_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encoder_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_rst_busy" SIGIS="undef" SIGNAME="Pipe_0_wr_rst_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_rst_busy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
