// Seed: 2943338002
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2
);
  always @(1 or posedge 1) begin
    if (id_0) id_1 = (1'd0 & id_0);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input logic id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output logic id_8
);
  always @(*) while (id_7) id_8 = #1 id_4;
  module_0(
      id_7, id_3, id_0
  );
endmodule
