{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522887614324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522887614371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 04 19:20:13 2018 " "Processing started: Wed Apr 04 19:20:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522887614371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887614371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887614372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522887616259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522887616260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "Sources/SignExtend.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "Sources/ShiftLeft2.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Sources/RegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Sources/Register.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "Sources/PC_Register.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/muxregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/muxregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "Sources/MUXRegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Sources/Multiplexer2to1.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "Sources/MIPS_Processor_TB.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673388 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPS_Processor.v(100) " "Verilog HDL Module Instantiation warning at MIPS_Processor.v(100): ignored dangling comma in List of Port Connections" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522887673420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file sources/definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/decoderregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/decoderregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "Sources/DecoderRegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Sources/DataMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "Sources/ANDGate.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Sources/ALUControl.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "Sources/Adder32bits.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522887673641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887673641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg Control.v(68) " "Verilog HDL Implicit Net warning at Control.v(68): created implicit net for \"MemtoReg\"" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887673645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522887673881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "Sources/MIPS_Processor.v" "ControlUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887673976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoReg Control.v(68) " "Verilog HDL or VHDL warning at Control.v(68): object \"MemtoReg\" assigned a value but never read" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522887673981 "|MIPS_Processor|Control:ControlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemToReg Control.v(22) " "Output port \"MemToReg\" at Control.v(22) has no driver" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522887673981 "|MIPS_Processor|Control:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:ProgramCounter " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:ProgramCounter\"" {  } { { "Sources/MIPS_Processor.v" "ProgramCounter" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887673987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "Sources/MIPS_Processor.v" "ROMProgramMemory" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887673998 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 31 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (2) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1522887674003 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522887674003 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522887674003 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522887674003 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Puls_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Puls_4\"" {  } { { "Sources/MIPS_Processor.v" "PC_Puls_4" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "Sources/MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "Sources/MIPS_Processor.v" "Register_File" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "Sources/RegisterFile.v" "Decoder" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "Sources/RegisterFile.v" "Register_Zero" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "Sources/RegisterFile.v" "MUXRegister1" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtendForConstants " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtendForConstants\"" {  } { { "Sources/MIPS_Processor.v" "SignExtendForConstants" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForReadDataAndInmediate " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForReadDataAndInmediate\"" {  } { { "Sources/MIPS_Processor.v" "MUX_ForReadDataAndInmediate" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "Sources/MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "Sources/MIPS_Processor.v" "ArithmeticLogicUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674264 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(61) " "Verilog HDL Always Construct warning at ALU.v(61): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522887674271 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(63) " "Verilog HDL Always Construct warning at ALU.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522887674271 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 ALU.v(65) " "Verilog HDL assignment warning at ALU.v(65): truncated value with size 48 to match size of target (32)" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522887674271 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemoryUnit " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemoryUnit\"" {  } { { "Sources/MIPS_Processor.v" "DataMemoryUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887674294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "realAddress DataMemory.v(31) " "Verilog HDL or VHDL warning at DataMemory.v(31): object \"realAddress\" assigned a value but never read" {  } { { "Sources/DataMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DataMemory.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522887674311 "|MIPS_Processor|DataMemory:DataMemoryUnit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0 " "RAM logic \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sources/DecoderRegisterFile.v" "Ram0" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DecoderRegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1522887676533 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1522887676533 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPS/MIPS_UniCiclo/db/MIPS_Processor.ram0_ProgramMemory_93ad684.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPS/MIPS_UniCiclo/db/MIPS_Processor.ram0_ProgramMemory_93ad684.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1522887676542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[0\] GND " "Pin \"ALUResultOut\[0\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|ALUResultOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[2\] GND " "Pin \"PortOut\[2\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[3\] GND " "Pin \"PortOut\[3\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[4\] GND " "Pin \"PortOut\[4\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[5\] GND " "Pin \"PortOut\[5\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[6\] GND " "Pin \"PortOut\[6\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[7\] GND " "Pin \"PortOut\[7\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[8\] GND " "Pin \"PortOut\[8\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[9\] GND " "Pin \"PortOut\[9\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[10\] GND " "Pin \"PortOut\[10\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[11\] GND " "Pin \"PortOut\[11\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[12\] GND " "Pin \"PortOut\[12\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[13\] GND " "Pin \"PortOut\[13\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[14\] GND " "Pin \"PortOut\[14\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[15\] GND " "Pin \"PortOut\[15\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[16\] GND " "Pin \"PortOut\[16\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[17\] GND " "Pin \"PortOut\[17\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[18\] GND " "Pin \"PortOut\[18\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[19\] GND " "Pin \"PortOut\[19\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[20\] GND " "Pin \"PortOut\[20\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[21\] GND " "Pin \"PortOut\[21\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[22\] GND " "Pin \"PortOut\[22\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[23\] GND " "Pin \"PortOut\[23\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[24\] GND " "Pin \"PortOut\[24\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[25\] GND " "Pin \"PortOut\[25\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[26\] GND " "Pin \"PortOut\[26\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[27\] GND " "Pin \"PortOut\[27\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[28\] GND " "Pin \"PortOut\[28\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[29\] GND " "Pin \"PortOut\[29\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[30\] GND " "Pin \"PortOut\[30\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[31\] GND " "Pin \"PortOut\[31\]\" is stuck at GND" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522887677546 "|MIPS_Processor|PortOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522887677546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522887677942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "921 " "921 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522887678959 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ALU:ArithmeticLogicUnit\|Add0~62 " "Logic cell \"ALU:ArithmeticLogicUnit\|Add0~62\"" {  } { { "Sources/ALU.v" "Add0~62" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887678978 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1522887678978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522887679538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522887679538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522887679920 "|MIPS_Processor|PortIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522887679920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522887679921 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522887679921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522887679921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522887679921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522887680166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 04 19:21:20 2018 " "Processing ended: Wed Apr 04 19:21:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522887680166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522887680166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522887680166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522887680166 ""}
