// Seed: 1709591469
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input tri id_10
);
  wire id_12;
  wire id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input supply1 _id_0,
    output tri id_1,
    input uwire id_2
);
  assign id_1 = id_0;
  logic [-1 : id_0] id_4;
  ;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
