m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
Eopcode_cat_decoder
Z0 w1557013422
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation
Z6 8C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd
Z7 FC:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd
l0
L10
V>7:I=9HLGWe[6BRT;kO^<2
!s100 7UEH`AUN<J1fVhTn0Kn4Y0
Z8 OV;C;10.5b;63
32
Z9 !s110 1557016492
!i10b 1
Z10 !s108 1557016492.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd|
Z12 !s107 C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Astruct
R1
R2
R3
R4
DEx4 work 18 opcode_cat_decoder 0 22 >7:I=9HLGWe[6BRT;kO^<2
l24
L22
V1AS_W>5>4?1J28b31QhTF2
!s100 ]l^<W`Wz1QCWfM:ARV<FR3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eopcode_decoder
w1557012923
R3
R4
R5
8C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd
FC:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd
l0
L10
V3g9J<iZ]SE>>njJO@bXIk2
!s100 <V2l<Y6bTJ<OPkf`5MfHc2
R8
32
R9
!i10b 1
R10
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd|
!s107 C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd|
!i113 1
R13
R14
