{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613559787046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613559787047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 16:33:06 2021 " "Processing started: Wed Feb 17 16:33:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613559787047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613559787047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off lab1_qn2 -c DUT --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off lab1_qn2 -c DUT --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613559787047 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613559787079 ""}
{ "Info" "0" "" "Project  = lab1_qn2" {  } {  } 0 0 "Project  = lab1_qn2" 0 0 "Fitter" 0 0 1613559787080 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1613559787080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1613559787154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1613559787155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613559787157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613559787219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613559787219 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613559787258 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613559787278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613559787278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613559787278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613559787278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1613559787278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613559787278 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1613559787289 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock " "Automatically promoted signal \"TCLK\" to use Global clock" {  } { { "scan_chain_files/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/TopLevel.vhdl" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1613559787293 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TCLK " "Pin \"TCLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/student/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { TCLK } } } { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } } { "scan_chain_files/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/TopLevel.vhdl" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1613559787293 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock " "Automatically promoted some destinations of signal \"TRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[3\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[3\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[5\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[5\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[7\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[7\]\" may be non-global or may not use global clock" {  } { { "scan_chain_files/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1613559787293 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1613559787293 ""}  } { { "scan_chain_files/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/TopLevel.vhdl" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1613559787293 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TRST " "Pin \"TRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/student/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { TRST } } } { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "scan_chain_files/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/scan_chain_files/TopLevel.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student/Documents/EE_214/EE-214-Digital-Lab/lab1_qn2_prime_mux/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1613559787294 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1613559787294 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[0\] " "Node \"input_vector\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[1\] " "Node \"input_vector\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[2\] " "Node \"input_vector\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[3\] " "Node \"input_vector\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[4\] " "Node \"input_vector\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[5\] " "Node \"input_vector\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[6\] " "Node \"input_vector\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_vector\[7\] " "Node \"input_vector\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_vector\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[0\] " "Node \"output_vector\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[1\] " "Node \"output_vector\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[2\] " "Node \"output_vector\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[3\] " "Node \"output_vector\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[4\] " "Node \"output_vector\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[5\] " "Node \"output_vector\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_vector\[6\] " "Node \"output_vector\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "output_vector\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1613559787297 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1613559787297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613559787297 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1613559787320 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1613559787320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 20 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613559787341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 16:33:07 2021 " "Processing ended: Wed Feb 17 16:33:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613559787341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613559787341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613559787341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613559787341 ""}
