{
	"auto_complete":
	{
		"selected_items":
		[
		]
	},
	"buffers":
	[
		{
			"file": "blinktest.c",
			"settings":
			{
				"buffer_size": 8298,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "\n\n;\n; +-------------------------------------------------------------------------+\n; |   This file\thas been generated by The Interactive Disassembler (IDA)    |\n; |\t      Copyright\t(c) 2013 Hex-Rays, <support@hex-rays.com>\t    |\n; |\t\t\t License info: 48-B611-7394-02\t\t\t    |\n; |\t\t\t      Zhiyong Man, Baidu\t\t\t    |\n; +-------------------------------------------------------------------------+\n;\n; Input\tMD5   :\t9D4A7A5058A5B1EC30327BBDFB00A797\n; Input\tCRC32 :\t0C72A1F5\n\n; File Name   :\t/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/pictest_16f876a_xc8.X/dist/debug/production/pictest_16f876a_xc8.X.production.hex\n; Format      :\tIntel Hex Object Format√º\n\n; Processor\t  : PIC16Cxx\n; Target assembler: Microchip's MPALC\ninclude\t\"P16F876A.INC\"\n\n\n; ===========================================================================\n\n; Segment type:\tPure code\n\t\t; .text\t(CODE)\n; assume bank =\t0\n; assume pclath\t= 0\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n; Reset\tVector\n\n\t\t; public RESET\nRESET:\n\n; FUNCTION CHUNK AT 000E SIZE 0000002D BYTES\n; FUNCTION CHUNK AT 026F SIZE 000000E7 BYTES\n\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tb\tloc_CODE_E\n; End of function RESET\n\n; ---------------------------------------------------------------------------\n\t\tres 1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n; Interrupt Vector\n\n\t\t; public ISR\nISR:\n\n; FUNCTION CHUNK AT 0356 SIZE 0000009F BYTES\n\n\t\tmovwf\tbyte_DATA_7E\n\t\tswapf\tBANK0:STATUS, w\n\t\tmovwf\tbyte_DATA_70\n\t\tmovfw\tBANK0:FSR\n\t\tmovwf\tbyte_DATA_71\n\t\tmovfw\tBANK0:PCLATH\n\t\tmovwf\tbyte_DATA_72\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tb\tloc_CODE_356\n; End of function ISR\n\n; ---------------------------------------------------------------------------\n; START\tOF FUNCTION CHUNK FOR RESET\n\nloc_CODE_E:\t\t\t\t; CODE XREF: RESET+2\u0018j\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tb\tloc_CODE_11\n; ---------------------------------------------------------------------------\n\nloc_CODE_11:\t\t\t\t; CODE XREF: RESET+10\u0018j\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovlw\t0\n\t\tmovwf\tbyte_DATA_AA\n\t\tmovlw\t40 ; '@'\n\t\tmovwf\tbyte_DATA_AB\n\t\tmovlw\t14\n\t\tmovwf\tbyte_DATA_AC\n\t\tmovlw\t54 ; 'T'\n\t\tmovwf\tbyte_DATA_AD\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovlw\t0FF\n\t\tmovwf\tbyte_DATA_67\n\t\tmovlw\t0FF\n\t\tmovwf\tbyte_DATA_68\n\t\tmovlw\t0FF\n\t\tmovwf\tbyte_DATA_69\n\t\tmovlw\t0FF\n\t\tmovwf\tbyte_DATA_6A\n\t\tmovlw\t4\n\t\tmovwf\tbyte_DATA_6B\n\t\tmovlw\t1\n\t\tmovwf\tbyte_DATA_6C\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tclrf\tbyte_DATA_A0\n\t\tclrf\tbyte_DATA_A1\n\t\tclrf\tbyte_DATA_A2\n\t\tclrf\tbyte_DATA_A3\n\t\tclrf\tbyte_DATA_A4\n\t\tbcf\tBANK1:STATUS, IRP\n\t\tmovlw\tbyte_DATA_51\n\t\tmovwf\tBANK1:FSR\n\t\tmovlw\t67 ; 'g'\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_46E\n\t\tclrf\tbyte_DATA_F8\n\t\tclrf\tbyte_DATA_F9\n\t\tclrf\tbyte_DATA_FA\n\t\tclrf\tBANK1:STATUS\n; assume bank =\t0\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tb\tloc_CODE_26F\n; END OF FUNCTION CHUNK\tFOR RESET\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_3B:\t\t\t\t; CODE XREF: sub_CODE_107+40\u0019p\n\t\t\t\t\t; sub_CODE_107+5D\u0019p ...\n\t\tmovwf\tbyte_DATA_7F\n\t\tmovlw\t0\n\t\tmovwf\tBANK0:PCLATH\n\t\tmovfw\tbyte_DATA_7F\n\t\taddwf\tBANK0:PCL, f\n\nloc_CODE_40:\t\t\t\t; CODE XREF: sub_CODE_3B:loc_CODE_40\u0019j\n\t\tb\tloc_CODE_40\n; End of function sub_CODE_3B\n\n; ---------------------------------------------------------------------------\n\t\tdata  120A\n\t\tdata  118A ; ?\n\t\tdata  2C76 ; v,\n\t\tdata  120A\n\t\tdata  118A ; ?\n\t\tdata  2903 ;  )\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_47:\t\t\t\t; CODE XREF: RESET+303\u0019p\n\t\tmovwf\tbyte_DATA_21\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_AD\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovwf\tbyte_DATA_25\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_AC\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovwf\tbyte_DATA_24\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_AB\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovwf\tbyte_DATA_23\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_AA\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovwf\tbyte_DATA_22\n\t\tdecfsz\tbyte_DATA_64, w\n\t\t b\t loc_CODE_60\n\t\tmovlw\t14\n\t\tmovwf\tbyte_DATA_23\n\t\tmovlw\t28 ; '('\n\t\tmovwf\tbyte_DATA_24\n\t\tmovlw\t3C ; '<'\n\t\tmovwf\tbyte_DATA_25\n\nloc_CODE_60:\t\t\t\t; CODE XREF: sub_CODE_47+12\u0018j\n\t\tmovfw\tbyte_DATA_20\n\t\taddlw\t22 ; '\"'\n\t\tmovwf\tBANK0:FSR\n\t\tmovfw\tbyte_DATA_21\n\t\tbcf\tBANK0:STATUS, IRP\n\t\taddwf\tBANK0:INDF, w\n\t\tiorlw\t80\n\t\tb\tsub_CODE_255\n; End of function sub_CODE_47\n\n; assume bank =\t1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_68:\t\t\t\t; CODE XREF: RESET+2C0\u0019p\n\t\tmovlw\t2\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tmovlw\t0D\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_21\n\t\tmovlw\t0FB ; '?'\n\t\tmovwf\tbyte_DATA_20\n\nloc_CODE_72:\t\t\t\t; CODE XREF: sub_CODE_68+B\u0019j\n\t\t\t\t\t; sub_CODE_68+D\u0019j\n\t\tdecfsz\tbyte_DATA_20, f\n\t\t b\t loc_CODE_72\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_72\n\t\treturn\n; End of function sub_CODE_68\n\n; assume bank =\t1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_77:\t\t\t\t; CODE XREF: RESET+2AA\u0019p\n\t\tmovlw\t1\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tmovlw\t0D\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_21\n\t\tmovlw\t0FB ; '?'\n\t\tmovwf\tbyte_DATA_20\n\nloc_CODE_81:\t\t\t\t; CODE XREF: sub_CODE_77+B\u0019j\n\t\t\t\t\t; sub_CODE_77+D\u0019j\n\t\tdecfsz\tbyte_DATA_20, f\n\t\t b\t loc_CODE_81\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_81\n\t\treturn\n; End of function sub_CODE_77\n\n; assume bank =\t1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_86:\t\t\t\t; CODE XREF: RESET+2C6\u0019p\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_20\n\t\tclrf\tbyte_DATA_21\n\nloc_CODE_8A:\t\t\t\t; CODE XREF: sub_CODE_86+1E\u0019j\n\t\tmovfw\tbyte_DATA_21\n\t\taddwf\tbyte_DATA_20, w\n\t\tmovwf\tBANK0:FSR\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_460\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\txorlw\t0\n\t\tskpnz\n\t\t return\n\t\tmovfw\tbyte_DATA_21\n\t\taddwf\tbyte_DATA_20, w\n\t\tmovwf\tBANK0:FSR\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_460\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovwf\tbyte_DATA_77\n\t\tcall\tsub_CODE_103\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tincf\tbyte_DATA_21, f\n\t\tb\tloc_CODE_8A\n; End of function sub_CODE_86\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_A5:\t\t\t\t; CODE XREF: RESET+312\u0019p\n\t\tmovlw\t20 ; ' '\n\t\tclrf\tbyte_DATA_4C\n\t\tmovwf\tbyte_DATA_48\n\t\tbtfss\tbyte_DATA_26, 7\n\t\t b\t loc_CODE_AE\n\t\tmovlw\t30 ; '0'\n\t\tnegf\tbyte_DATA_26, f\n\t\tmovwf\tbyte_DATA_48\n\nloc_CODE_AE:\t\t\t\t; CODE XREF: sub_CODE_A5+4\u0018j\n\t\t\t\t\t; sub_CODE_A5+3A\u0019j\n\t\tmovfw\tbyte_DATA_25\n\t\tmovwf\tbyte_DATA_73\n\t\tclrf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_24\n\t\tmovwf\tbyte_DATA_76\n\t\tmovfw\tbyte_DATA_23\n\t\tmovwf\tbyte_DATA_75\n\t\tcall\tsub_CODE_195\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_73\n\t\tmovwf\tbyte_DATA_4B\n\t\tmovlw\t0A\n\t\tsubwf\tbyte_DATA_4B, w\n\t\tmovfw\tbyte_DATA_4B\n\t\tmovwf\tbyte_DATA_49\n\t\tbnc\tloc_CODE_C2\n\t\tmovlw\t37 ; '7'\n\t\tb\tloc_CODE_C3\n; ---------------------------------------------------------------------------\n\nloc_CODE_C2:\t\t\t\t; CODE XREF: sub_CODE_A5+19\u0018j\n\t\tmovlw\t30 ; '0'\n\nloc_CODE_C3:\t\t\t\t; CODE XREF: sub_CODE_A5+1C\u0018j\n\t\tclrf\tbyte_DATA_4A\n\t\taddwf\tbyte_DATA_49, f\n\t\taddcf\tbyte_DATA_4A, f\n\t\tmovfw\tbyte_DATA_4C\n\t\taddlw\t28 ; '('\n\t\tmovwf\tBANK0:FSR\n\t\tmovfw\tbyte_DATA_49\n\t\tbcf\tBANK0:STATUS, IRP\n\t\tmovwf\tBANK0:INDF\n\t\tincf\tbyte_DATA_4C, f\n\t\tmovfw\tbyte_DATA_25\n\t\tmovwf\tbyte_DATA_73\n\t\tclrf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_24\n\t\tmovwf\tbyte_DATA_76\n\t\tmovfw\tbyte_DATA_23\n\t\tmovwf\tbyte_DATA_75\n\t\tcall\tsub_CODE_16B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_74\n\t\tmovwf\tbyte_DATA_24\n\t\tmovfw\tbyte_DATA_73\n\t\tmovwf\tbyte_DATA_23\n\t\tiorwf\tbyte_DATA_24, w\n\t\tbz\tloc_CODE_E5\n\t\tb\tloc_CODE_AE\n; ---------------------------------------------------------------------------\n\nloc_CODE_E0:\t\t\t\t; CODE XREF: sub_CODE_A5+49\u0019j\n\t\tmovfw\tbyte_DATA_48\n\t\tmovwf\tbyte_DATA_77\n\t\tcall\tsub_CODE_103\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\nloc_CODE_E5:\t\t\t\t; CODE XREF: sub_CODE_A5+38\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovfw\tbyte_DATA_26\n\t\tdecf\tbyte_DATA_26, f\n\t\txorlw\t80\n\t\tmovwf\tbyte_DATA_27\n\t\tmovfw\tbyte_DATA_4C\n\t\txorlw\t80\n\t\tsubwf\tbyte_DATA_27, f\n\t\tbc\tloc_CODE_E0\n\nloc_CODE_F0:\t\t\t\t; CODE XREF: sub_CODE_A5+5D\u0019j\n\t\tmovfw\tbyte_DATA_4C\n\t\txorlw\t80\n\t\taddlw\t7F ; ''\n\t\tskpc\n\t\t return\n\t\tmovfw\tbyte_DATA_4C\n\t\taddlw\t0FF\n\t\taddlw\t28 ; '('\n\t\tmovwf\tBANK0:FSR\n\t\tbcf\tBANK0:STATUS, IRP\n\t\tmovfw\tBANK0:INDF\n\t\tmovwf\tbyte_DATA_77\n\t\tcall\tsub_CODE_103\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tdecf\tbyte_DATA_4C, f\n\t\tb\tloc_CODE_F0\n; End of function sub_CODE_A5\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_103:\t\t\t\t; CODE XREF: sub_CODE_86+18\u0018p\n\t\t\t\t\t; sub_CODE_A5+3D\u0018p ...\n\n; FUNCTION CHUNK AT 01B9 SIZE 00000012 BYTES\n\n\t\tclrf\tbyte_DATA_75\n\t\tincf\tbyte_DATA_75, f\n\t\tmovfw\tbyte_DATA_77\n\t\tb\tloc_CODE_1B9\n; End of function sub_CODE_103\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_107:\t\t\t\t; CODE XREF: RESET+2E8\u0019p\n\t\tmovlw\t20 ; ' '\n\t\tclrf\tbyte_DATA_4C\n\t\tmovwf\tbyte_DATA_48\n\t\tbtfss\tbyte_DATA_26, 7\n\t\t b\t loc_CODE_110\n\t\tmovlw\t30 ; '0'\n\t\tnegf\tbyte_DATA_26, f\n\t\tmovwf\tbyte_DATA_48\n\nloc_CODE_110:\t\t\t\t; CODE XREF: sub_CODE_107+4\u0018j\n\t\t\t\t\t; sub_CODE_107+3A\u0019j\n\t\tmovfw\tbyte_DATA_25\n\t\tmovwf\tbyte_DATA_73\n\t\tclrf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_24\n\t\tmovwf\tbyte_DATA_76\n\t\tmovfw\tbyte_DATA_23\n\t\tmovwf\tbyte_DATA_75\n\t\tcall\tsub_CODE_195\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_73\n\t\tmovwf\tbyte_DATA_4B\n\t\tmovlw\t0A\n\t\tsubwf\tbyte_DATA_4B, w\n\t\tmovfw\tbyte_DATA_4B\n\t\tmovwf\tbyte_DATA_49\n\t\tbnc\tloc_CODE_124\n\t\tmovlw\t37 ; '7'\n\t\tb\tloc_CODE_125\n; ---------------------------------------------------------------------------\n\nloc_CODE_124:\t\t\t\t; CODE XREF: sub_CODE_107+19\u0018j\n\t\tmovlw\t30 ; '0'\n\nloc_CODE_125:\t\t\t\t; CODE XREF: sub_CODE_107+1C\u0018j\n\t\tclrf\tbyte_DATA_4A\n\t\taddwf\tbyte_DATA_49, f\n\t\taddcf\tbyte_DATA_4A, f\n\t\tmovfw\tbyte_DATA_4C\n\t\taddlw\t28 ; '('\n\t\tmovwf\tBANK0:FSR\n\t\tmovfw\tbyte_DATA_49\n\t\tbcf\tBANK0:STATUS, IRP\n\t\tmovwf\tBANK0:INDF\n\t\tincf\tbyte_DATA_4C, f\n\t\tmovfw\tbyte_DATA_25\n\t\tmovwf\tbyte_DATA_73\n\t\tclrf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_24\n\t\tmovwf\tbyte_DATA_76\n\t\tmovfw\tbyte_DATA_23\n\t\tmovwf\tbyte_DATA_75\n\t\tcall\tsub_CODE_16B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_74\n\t\tmovwf\tbyte_DATA_24\n\t\tmovfw\tbyte_DATA_73\n\t\tmovwf\tbyte_DATA_23\n\t\tiorwf\tbyte_DATA_24, w\n\t\tbz\tloc_CODE_14A\n\t\tb\tloc_CODE_110\n; ---------------------------------------------------------------------------\n\nloc_CODE_142:\t\t\t\t; CODE XREF: sub_CODE_107+4C\u0019j\n\t\tmovfw\tbyte_DATA_48\n\t\tmovwf\tbyte_DATA_77\n\t\tmovfw\tbyte_DATA_6B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_3B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\nloc_CODE_14A:\t\t\t\t; CODE XREF: sub_CODE_107+38\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovfw\tbyte_DATA_26\n\t\tdecf\tbyte_DATA_26, f\n\t\txorlw\t80\n\t\tmovwf\tbyte_DATA_27\n\t\tmovfw\tbyte_DATA_4C\n\t\txorlw\t80\n\t\tsubwf\tbyte_DATA_27, f\n\t\tbc\tloc_CODE_142\n\nloc_CODE_155:\t\t\t\t; CODE XREF: sub_CODE_107+63\u0019j\n\t\tmovfw\tbyte_DATA_4C\n\t\txorlw\t80\n\t\taddlw\t7F ; ''\n\t\tskpc\n\t\t return\n\t\tmovfw\tbyte_DATA_4C\n\t\taddlw\t0FF\n\t\taddlw\t28 ; '('\n\t\tmovwf\tBANK0:FSR\n\t\tbcf\tBANK0:STATUS, IRP\n\t\tmovfw\tBANK0:INDF\n\t\tmovwf\tbyte_DATA_77\n\t\tmovfw\tbyte_DATA_6B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_3B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tdecf\tbyte_DATA_4C, f\n\t\tb\tloc_CODE_155\n; End of function sub_CODE_107\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_16B:\t\t\t\t; CODE XREF: sub_CODE_A5+30\u0018p\n\t\t\t\t\t; sub_CODE_107+30\u0018p\n\t\tclrf\tbyte_DATA_21\n\t\tclrf\tbyte_DATA_22\n\t\tmovfw\tbyte_DATA_73\n\t\tiorwf\tbyte_DATA_74, w\n\t\tbz\tloc_CODE_190\n\t\tclrf\tbyte_DATA_20\n\nloc_CODE_172:\t\t\t\t; CODE XREF: sub_CODE_16B+D\u0019j\n\t\tincf\tbyte_DATA_20, f\n\t\tbtfsc\tbyte_DATA_74, 7\n\t\t b\t loc_CODE_179\n\t\tclrc\n\t\trlf\tbyte_DATA_73, f\n\t\trlf\tbyte_DATA_74, f\n\t\tb\tloc_CODE_172\n; ---------------------------------------------------------------------------\n\nloc_CODE_179:\t\t\t\t; CODE XREF: sub_CODE_16B+9\u0018j\n\t\t\t\t\t; sub_CODE_16B+24\u0019j\n\t\tclrc\n\t\trlf\tbyte_DATA_21, f\n\t\trlf\tbyte_DATA_22, f\n\t\tmovfw\tbyte_DATA_74\n\t\tsubwf\tbyte_DATA_76, w\n\t\tbnz\tloc_CODE_182\n\t\tmovfw\tbyte_DATA_73\n\t\tsubwf\tbyte_DATA_75, w\n\nloc_CODE_182:\t\t\t\t; CODE XREF: sub_CODE_16B+13\u0018j\n\t\tbnc\tloc_CODE_18C\n\t\tmovfw\tbyte_DATA_73\n\t\tsubwf\tbyte_DATA_75, f\n\t\tmovfw\tbyte_DATA_74\n\t\tskpc\n\t\t decf\t byte_DATA_76, f\n\t\tsubwf\tbyte_DATA_76, f\n\t\tbsf\tbyte_DATA_21, 0\n\t\tclrc\n\nloc_CODE_18C:\t\t\t\t; CODE XREF: sub_CODE_16B:loc_CODE_182\u0018j\n\t\trrf\tbyte_DATA_74, f\n\t\trrf\tbyte_DATA_73, f\n\t\tdecfsz\tbyte_DATA_20, f\n\t\t b\t loc_CODE_179\n\nloc_CODE_190:\t\t\t\t; CODE XREF: sub_CODE_16B+4\u0018j\n\t\tmovfw\tbyte_DATA_22\n\t\tmovwf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_21\n\t\tmovwf\tbyte_DATA_73\n\t\treturn\n; End of function sub_CODE_16B\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_195:\t\t\t\t; CODE XREF: sub_CODE_A5+10\u0018p\n\t\t\t\t\t; sub_CODE_107+10\u0018p\n\t\tmovfw\tbyte_DATA_73\n\t\tiorwf\tbyte_DATA_74, w\n\t\tbz\tloc_CODE_1B4\n\t\tclrf\tbyte_DATA_77\n\nloc_CODE_19A:\t\t\t\t; CODE XREF: sub_CODE_195+B\u0019j\n\t\tincf\tbyte_DATA_77, f\n\t\tbtfsc\tbyte_DATA_74, 7\n\t\t b\t loc_CODE_1A1\n\t\tclrc\n\t\trlf\tbyte_DATA_73, f\n\t\trlf\tbyte_DATA_74, f\n\t\tb\tloc_CODE_19A\n; ---------------------------------------------------------------------------\n\nloc_CODE_1A1:\t\t\t\t; CODE XREF: sub_CODE_195+7\u0018j\n\t\t\t\t\t; sub_CODE_195+1E\u0019j\n\t\tmovfw\tbyte_DATA_74\n\t\tsubwf\tbyte_DATA_76, w\n\t\tbnz\tloc_CODE_1A7\n\t\tmovfw\tbyte_DATA_73\n\t\tsubwf\tbyte_DATA_75, w\n\nloc_CODE_1A7:\t\t\t\t; CODE XREF: sub_CODE_195+E\u0018j\n\t\tbnc\tloc_CODE_1B0\n\t\tmovfw\tbyte_DATA_73\n\t\tsubwf\tbyte_DATA_75, f\n\t\tmovfw\tbyte_DATA_74\n\t\tskpc\n\t\t decf\t byte_DATA_76, f\n\t\tsubwf\tbyte_DATA_76, f\n\t\tclrc\n\nloc_CODE_1B0:\t\t\t\t; CODE XREF: sub_CODE_195:loc_CODE_1A7\u0018j\n\t\trrf\tbyte_DATA_74, f\n\t\trrf\tbyte_DATA_73, f\n\t\tdecfsz\tbyte_DATA_77, f\n\t\t b\t loc_CODE_1A1\n\nloc_CODE_1B4:\t\t\t\t; CODE XREF: sub_CODE_195+2\u0018j\n\t\tmovfw\tbyte_DATA_76\n\t\tmovwf\tbyte_DATA_74\n\t\tmovfw\tbyte_DATA_75\n\t\tmovwf\tbyte_DATA_73\n\t\treturn\n; End of function sub_CODE_195\n\n; ---------------------------------------------------------------------------\n; START\tOF FUNCTION CHUNK FOR sub_CODE_103\n\nloc_CODE_1B9:\t\t\t\t; CODE XREF: sub_CODE_103+3\u0018j\n\t\t\t\t\t; sub_CODE_255+2\u0019j\n\t\tmovwf\tbyte_DATA_76\n\t\tmovfw\tbyte_DATA_75\n\t\tbz\tloc_CODE_1C1\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbsf\tBANK0:PORTB, RB2\n\t\tb\tloc_CODE_1C4\n; ---------------------------------------------------------------------------\n\nloc_CODE_1C1:\t\t\t\t; CODE XREF: sub_CODE_103+B8\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTB, RB2\n\nloc_CODE_1C4:\t\t\t\t; CODE XREF: sub_CODE_103+BD\u0018j\n\t\tswapf\tbyte_DATA_76, w\n\t\tandlw\t0F\n\t\tcall\tsub_CODE_258\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_76\n\t\tb\tsub_CODE_258\n; END OF FUNCTION CHUNK\tFOR sub_CODE_103\n; assume bank =\t1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_1CB:\t\t\t\t; CODE XREF: RESET+2A5\u0019p\n\t\tmovwf\tbyte_DATA_A3\n\t\tmovlw\t2\n\t\tsubwf\tbyte_DATA_A3, w\n\t\tskpnc\n\t\t bsf\t byte_DATA_FA, 3\n\t\tmovfw\tbyte_DATA_A3\n\t\tmovwf\tbyte_DATA_E4\n\t\tmovfw\tbyte_DATA_A0\n\t\tbz\tloc_CODE_1D9\n\t\tdecf\tbyte_DATA_A3, w\n\t\tbnz\tloc_CODE_1D9\n\t\tbsf\tbyte_DATA_FA, 2\n\nloc_CODE_1D9:\t\t\t\t; CODE XREF: sub_CODE_1CB+8\u0018j\n\t\t\t\t\t; sub_CODE_1CB+B\u0018j\n\t\tmovlw\t62 ; 'b'\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_22\n\t\tmovlw\t65 ; 'e'\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_1DF:\t\t\t\t; CODE XREF: sub_CODE_1CB+15\u0019j\n\t\t\t\t\t; sub_CODE_1CB+17\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_1DF\n\t\tdecfsz\tbyte_DATA_22, f\n\t\t b\t loc_CODE_1DF\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTB, RB2\n\t\tbcf\tBANK0:PORTB, RB3\n\t\tbtfsc\tbyte_DATA_7A, 4\n\t\t b\t loc_CODE_211\n\t\tmovlw\t3\n\t\tcall\tsub_CODE_258\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t21 ; '!'\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_22\n\t\tmovlw\t75 ; 'u'\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_1F3:\t\t\t\t; CODE XREF: sub_CODE_1CB+29\u0019j\n\t\t\t\t\t; sub_CODE_1CB+2B\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_1F3\n\t\tdecfsz\tbyte_DATA_22, f\n\t\t b\t loc_CODE_1F3\n\t\tb\tloc_CODE_1F8\n; ---------------------------------------------------------------------------\n\nloc_CODE_1F8:\t\t\t\t; CODE XREF: sub_CODE_1CB+2C\u0018j\n\t\tmovlw\t3\n\t\tcall\tsub_CODE_258\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t0F9 ; '?'\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_200:\t\t\t\t; CODE XREF: sub_CODE_1CB+36\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_200\n\t\tmovlw\t3\n\t\tcall\tsub_CODE_258\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t0F9 ; '?'\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_20A:\t\t\t\t; CODE XREF: sub_CODE_1CB+40\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_20A\n\t\tmovlw\t2\n\t\tcall\tsub_CODE_258\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tb\tloc_CODE_236\n; ---------------------------------------------------------------------------\n\nloc_CODE_211:\t\t\t\t; CODE XREF: sub_CODE_1CB+1D\u0018j\n\t\tmovfw\tbyte_DATA_7A\n\t\tiorlw\t20\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t21 ; '!'\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_22\n\t\tmovlw\t75 ; 'u'\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_21C:\t\t\t\t; CODE XREF: sub_CODE_1CB+52\u0019j\n\t\t\t\t\t; sub_CODE_1CB+54\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_21C\n\t\tdecfsz\tbyte_DATA_22, f\n\t\t b\t loc_CODE_21C\n\t\tb\tloc_CODE_221\n; ---------------------------------------------------------------------------\n\nloc_CODE_221:\t\t\t\t; CODE XREF: sub_CODE_1CB+55\u0018j\n\t\tmovfw\tbyte_DATA_7A\n\t\tiorlw\t20\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t21 ; '!'\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_22\n\t\tmovlw\t75 ; 'u'\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_22C:\t\t\t\t; CODE XREF: sub_CODE_1CB+62\u0019j\n\t\t\t\t\t; sub_CODE_1CB+64\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_22C\n\t\tdecfsz\tbyte_DATA_22, f\n\t\t b\t loc_CODE_22C\n\t\tb\tloc_CODE_231\n; ---------------------------------------------------------------------------\n\nloc_CODE_231:\t\t\t\t; CODE XREF: sub_CODE_1CB+65\u0018j\n\t\tmovfw\tbyte_DATA_7A\n\t\tiorlw\t20\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\nloc_CODE_236:\t\t\t\t; CODE XREF: sub_CODE_1CB+45\u0018j\n\t\tmovfw\tbyte_DATA_7A\n\t\tiorlw\t20\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t4\n\t\tmovwf\tbyte_DATA_79\n\t\tiorlw\t8\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t1\n\t\tcall\tsub_CODE_255\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t0D\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_22\n\t\tmovlw\t0FB ; '?'\n\t\tmovwf\tbyte_DATA_21\n\nloc_CODE_24B:\t\t\t\t; CODE XREF: sub_CODE_1CB+81\u0019j\n\t\t\t\t\t; sub_CODE_1CB+83\u0019j\n\t\tdecfsz\tbyte_DATA_21, f\n\t\t b\t loc_CODE_24B\n\t\tdecfsz\tbyte_DATA_22, f\n\t\t b\t loc_CODE_24B\n\t\tmovlw\t2\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovwf\tbyte_DATA_65\n\t\tiorlw\t4\n\t\tb\tsub_CODE_255\n; End of function sub_CODE_1CB\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_255:\t\t\t\t; CODE XREF: sub_CODE_47+20\u0018j\n\t\t\t\t\t; sub_CODE_68+1\u0018p ...\n\t\tmovwf\tbyte_DATA_77\n\t\tclrf\tbyte_DATA_75\n\t\tb\tloc_CODE_1B9\n; End of function sub_CODE_255\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_258:\t\t\t\t; CODE XREF: sub_CODE_103+C3\u0018p\n\t\t\t\t\t; sub_CODE_103+C7\u0018j ...\n\t\tmovwf\tbyte_DATA_74\n\t\tmovlw\t0F\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tandwf\tBANK0:PORTB, f\n\t\tswapf\tbyte_DATA_74, w\n\t\tandlw\t0F0\n\t\tiorwf\tBANK0:PORTB, f\n\t\tbsf\tBANK0:PORTB, RB3\n\t\tmovlw\t6\n\t\tmovwf\tbyte_DATA_73\n\nloc_CODE_263:\t\t\t\t; CODE XREF: sub_CODE_258+C\u0019j\n\t\tdecfsz\tbyte_DATA_73, f\n\t\t b\t loc_CODE_263\n\t\tnop\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTB, RB3\n\t\tmovlw\t0A6 ; '?'\n\t\tmovwf\tbyte_DATA_73\n\nloc_CODE_26B:\t\t\t\t; CODE XREF: sub_CODE_258+14\u0019j\n\t\tdecfsz\tbyte_DATA_73, f\n\t\t b\t loc_CODE_26B\n\t\tnop\n\t\treturn\n; End of function sub_CODE_258\n\n; ---------------------------------------------------------------------------\n; START\tOF FUNCTION CHUNK FOR RESET\n\nloc_CODE_26F:\t\t\t\t; CODE XREF: RESET+3A\u0018j\n\t\tclrf\tbyte_DATA_51\n\t\tclrf\tbyte_DATA_52\n\t\tclrf\tbyte_DATA_53\n\t\tclrf\tbyte_DATA_54\n\t\tclrf\tbyte_DATA_5C\n\t\tclrf\tbyte_DATA_5D\n\t\tclrf\tbyte_DATA_5A\n\t\tclrf\tbyte_DATA_5B\n\t\tclrf\tbyte_DATA_58\n\t\tclrf\tbyte_DATA_59\n\t\tmovlw\t1\n\t\tmovwf\tbyte_DATA_6E\n\t\tmovwf\tbyte_DATA_6D\n\t\tmovlw\t54 ; 'T'\n\t\tclrf\tbyte_DATA_5E\n\t\tclrf\tbyte_DATA_5F\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovwf\tbyte_DATA_A0\n\t\tmovlw\t45 ; 'E'\n\t\tmovwf\tbyte_DATA_A1\n\t\tmovlw\t53 ; 'S'\n\t\tmovwf\tbyte_DATA_A2\n\t\tmovlw\t54 ; 'T'\n\t\tmovwf\tbyte_DATA_A3\n\t\tclrf\tbyte_DATA_A4\n\t\tbsf\tBANK1:OPTION, RBPU\n\t\tmovlw\t82 ; '?'\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_3F5\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tbcf\tBANK1:INTCON, TMR0IF\n\t\tbsf\tBANK1:INTCON, TMR0IE\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_429\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:PIR1, RCIF\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbsf\tBANK1:PIE1, RCIE\n\t\tmovlw\t1\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_446\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tmovlw\t2\n\t\tclrf\tbyte_DATA_A0\n\t\tincf\tbyte_DATA_A0, f\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_1CB\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_77\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbcf\tBANK1:TRISA, TRISA4\n\t\tbcf\tBANK1:TRISC, TRISC3\n\t\tbcf\tBANK1:TRISC, TRISC2\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbsf\tBANK0:PORTA, RA4\n\t\tbsf\tBANK0:PORTC, RC3\n\t\tbcf\tBANK0:PORTC, RC2\n\t\tmovlw\t1\n\t\tmovwf\tbyte_DATA_6C\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:OPTION, INTEDG\n\t\tbsf\tBANK1:INTCON, INTE\n\t\tbcf\tBANK1:INTCON, INTF\n\t\tbsf\tBANK1:INTCON, PEIE\n\t\tbsf\tBANK1:INTCON, GIE\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_68\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tmovlw\t1\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\t\tcall\tsub_CODE_86\n\t\tbcf\tBANK1:PCLATH, 4\n\t\tbcf\tBANK1:PCLATH, 3\n\nloc_CODE_2C9:\t\t\t\t; CODE XREF: RESET+353\u0019j\n\t\tbcf\tBANK1:INTCON, GIE\n\t\tbsf\tBANK1:INTCON, GIE\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovfw\tbyte_DATA_54\n\t\txorwf\tbyte_DATA_6A, w\n\t\tbnz\tloc_CODE_2DA\n\t\tmovfw\tbyte_DATA_53\n\t\txorwf\tbyte_DATA_69, w\n\t\tbnz\tloc_CODE_2DA\n\t\tmovfw\tbyte_DATA_52\n\t\txorwf\tbyte_DATA_68, w\n\t\tbnz\tloc_CODE_2DA\n\t\tmovfw\tbyte_DATA_51\n\t\txorwf\tbyte_DATA_67, w\n\nloc_CODE_2DA:\t\t\t\t; CODE XREF: RESET+2CE\u0018j RESET+2D2\u0018j ...\n\t\tbz\tloc_CODE_31D\n\t\tmovlw\t1\n\t\tmovwf\tbyte_DATA_6B\n\t\tmovfw\tbyte_DATA_52\n\t\tmovwf\tbyte_DATA_24\n\t\tmovfw\tbyte_DATA_51\n\t\tmovwf\tbyte_DATA_23\n\t\tmovlw\t0A\n\t\tmovwf\tbyte_DATA_25\n\t\tmovlw\t0FB ; '?'\n\t\tmovwf\tbyte_DATA_26\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_107\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t0D\n\t\tmovwf\tbyte_DATA_77\n\t\tmovfw\tbyte_DATA_6B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_3B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovlw\t0A\n\t\tmovwf\tbyte_DATA_77\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovfw\tbyte_DATA_6B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_3B\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovlw\t7\n\t\tclrf\tbyte_DATA_20\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_47\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tmovfw\tbyte_DATA_52\n\t\tmovwf\tbyte_DATA_24\n\t\tmovfw\tbyte_DATA_51\n\t\tmovwf\tbyte_DATA_23\n\t\tmovlw\t0A\n\t\tmovwf\tbyte_DATA_25\n\t\tmovlw\t0FB ; '?'\n\t\tmovwf\tbyte_DATA_26\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tcall\tsub_CODE_A5\n\t\tbcf\tBANK0:PCLATH, 4\n\t\tbcf\tBANK0:PCLATH, 3\n\t\tmovfw\tbyte_DATA_54\n\t\tmovwf\tbyte_DATA_6A\n\t\tmovfw\tbyte_DATA_53\n\t\tmovwf\tbyte_DATA_69\n\t\tmovfw\tbyte_DATA_52\n\t\tmovwf\tbyte_DATA_68\n\t\tmovfw\tbyte_DATA_51\n\t\tmovwf\tbyte_DATA_67\n\nloc_CODE_31D:\t\t\t\t; CODE XREF: RESET:loc_CODE_2DA\u0018j\n\t\tbcf\tBANK0:INTCON, GIE\n\t\tmovfw\tbyte_DATA_5A\n\t\taddlw\t0E8 ; '?\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovwf\tbyte_DATA_A5\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovfw\tbyte_DATA_5B\n\t\tskpnc\n\t\t addlw\t 1\n\t\taddlw\t3\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovwf\tbyte_DATA_A6\n\t\tclrf\tbyte_DATA_A7\n\t\tclrf\tbyte_DATA_A8\n\t\tbsf\tBANK1:INTCON, GIE\n\nloc_CODE_32C:\t\t\t\t; CODE XREF: RESET+355\u0019j\n\t\tbcf\tBANK1:INTCON, GIE\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tmovfw\tbyte_DATA_5A\n\t\tmovwf\tbyte_DATA_4D\n\t\tmovfw\tbyte_DATA_5B\n\t\tmovwf\tbyte_DATA_4E\n\t\tclrf\tbyte_DATA_4F\n\t\tclrf\tbyte_DATA_50\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_A8\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tsubwf\tbyte_DATA_50, w\n\t\tbnz\tloc_CODE_34A\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_A7\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tsubwf\tbyte_DATA_4F, w\n\t\tbnz\tloc_CODE_34A\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_A6\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tsubwf\tbyte_DATA_4E, w\n\t\tbnz\tloc_CODE_34A\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tbyte_DATA_A5\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tsubwf\tbyte_DATA_4D, w\n\nloc_CODE_34A:\t\t\t\t; CODE XREF: RESET+338\u0018j RESET+33E\u0018j ...\n\t\tbc\tloc_CODE_34E\n\t\tmovlw\t1\n\t\tb\tloc_CODE_34F\n; ---------------------------------------------------------------------------\n\nloc_CODE_34E:\t\t\t\t; CODE XREF: RESET:loc_CODE_34A\u0018j\n\t\tmovlw\t0\n\nloc_CODE_34F:\t\t\t\t; CODE XREF: RESET+34D\u0018j\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovwf\tbyte_DATA_A9\n\t\tbsf\tBANK1:INTCON, GIE\n\t\tmovfw\tbyte_DATA_A9\n\t\tbz\tloc_CODE_2C9\n\t\tb\tloc_CODE_32C\n; END OF FUNCTION CHUNK\tFOR RESET\n; ---------------------------------------------------------------------------\n; START\tOF FUNCTION CHUNK FOR ISR\n; assume bank =\t0\n\nloc_CODE_356:\t\t\t\t; CODE XREF: ISR+9\u0018j\n\t\tbtfss\tBANK0:INTCON, TMR0IF\n\t\t b\t loc_CODE_3BB\n\t\tmovlw\t1\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\taddwf\tbyte_DATA_5D, f\n\t\tmovlw\t13\n\t\tsubwf\tbyte_DATA_5D, w\n\t\tmovlw\t88 ; '?'\n\t\tskpnz\n\t\t subwf\t byte_DATA_5C, w\n\t\tbnc\tloc_CODE_36F\n\t\tmovlw\t88 ; '?'\n\t\tsubwf\tbyte_DATA_5C, f\n\t\tmovlw\t13\n\t\tskpc\n\t\t decf\t byte_DATA_5D, f\n\t\tsubwf\tbyte_DATA_5D, f\n\t\tincf\tbyte_DATA_5A, f\n\t\tskpnz\n\t\t incf\t byte_DATA_5B, f\n\t\tincf\tbyte_DATA_58, f\n\t\tskpnz\n\t\t incf\t byte_DATA_59, f\n\nloc_CODE_36F:\t\t\t\t; CODE XREF: ISR+35D\u0018j\n\t\tmovlw\t3\n\t\tsubwf\tbyte_DATA_5B, w\n\t\tmovlw\t0E8 ; '?\n\t\tskpnz\n\t\t subwf\t byte_DATA_5A, w\n\t\tbnc\tloc_CODE_383\n\t\tincf\tbyte_DATA_51, f\n\t\tskpnz\n\t\t incf\t byte_DATA_52, f\n\t\tskpnz\n\t\t incf\t byte_DATA_53, f\n\t\tskpnz\n\t\t incf\t byte_DATA_54, f\n\t\tmovlw\t0E8 ; '?\n\t\tsubwf\tbyte_DATA_5A, f\n\t\tmovlw\t3\n\t\tskpc\n\t\t decf\t byte_DATA_5B, f\n\t\tsubwf\tbyte_DATA_5B, f\n\nloc_CODE_383:\t\t\t\t; CODE XREF: ISR+370\u0018j\n\t\tmovlw\t0\n\t\tsubwf\tbyte_DATA_59, w\n\t\tmovlw\t64 ; 'd'\n\t\tskpnz\n\t\t subwf\t byte_DATA_58, w\n\t\tbnc\tloc_CODE_3AE\n\t\tmovlw\t64 ; 'd'\n\t\tsubwf\tbyte_DATA_58, f\n\t\tmovlw\t0\n\t\tskpc\n\t\t decf\t byte_DATA_59, f\n\t\tsubwf\tbyte_DATA_59, f\n\t\tmovfw\tbyte_DATA_6E\n\t\tbnz\tloc_CODE_395\n\t\tmovlw\t1\n\t\tb\tloc_CODE_396\n; ---------------------------------------------------------------------------\n\nloc_CODE_395:\t\t\t\t; CODE XREF: ISR+38D\u0018j\n\t\tmovlw\t0\n\nloc_CODE_396:\t\t\t\t; CODE XREF: ISR+390\u0018j\n\t\tmovwf\tbyte_DATA_6E\n\t\tmovfw\tbyte_DATA_6D\n\t\tbz\tloc_CODE_3A4\n\t\tmovfw\tbyte_DATA_6E\n\t\tbz\tloc_CODE_3A1\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbsf\tBANK0:PORTC, RC3\n\t\tb\tloc_CODE_3A4\n; ---------------------------------------------------------------------------\n\nloc_CODE_3A1:\t\t\t\t; CODE XREF: ISR+397\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTC, RC3\n\nloc_CODE_3A4:\t\t\t\t; CODE XREF: ISR+394\u0018j ISR+39C\u0018j\n\t\tmovfw\tbyte_DATA_6E\n\t\tbnz\tloc_CODE_3AB\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbsf\tBANK0:PORTC, RC2\n\t\tb\tloc_CODE_3AE\n; ---------------------------------------------------------------------------\n\nloc_CODE_3AB:\t\t\t\t; CODE XREF: ISR+3A1\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTC, RC2\n\nloc_CODE_3AE:\t\t\t\t; CODE XREF: ISR+384\u0018j ISR+3A6\u0018j\n\t\tmovfw\tbyte_DATA_6D\n\t\tbz\tloc_CODE_3BA\n\t\tbtfss\tbyte_DATA_51, 0\n\t\t b\t loc_CODE_3B7\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbsf\tBANK0:PORTA, RA4\n\t\tb\tloc_CODE_3BA\n; ---------------------------------------------------------------------------\n\nloc_CODE_3B7:\t\t\t\t; CODE XREF: ISR+3AE\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbcf\tBANK0:PORTA, RA4\n\nloc_CODE_3BA:\t\t\t\t; CODE XREF: ISR+3AB\u0018j ISR+3B2\u0018j\n\t\tbcf\tBANK0:INTCON, TMR0IF\n\nloc_CODE_3BB:\t\t\t\t; CODE XREF: ISR+353\u0018j\n\t\tbcf\tBANK0:STATUS, RP0\n\t\tbcf\tBANK0:STATUS, RP1\n\t\tbtfsc\tBANK0:PIR1, TMR1IF\n\t\t bcf\t BANK0:PIR1, TMR1IF\n\t\tbtfsc\tBANK0:PIR1, TMR2IF\n\t\t bcf\t BANK0:PIR1, TMR2IF\n\t\tbtfsc\tBANK0:INTCON, INTF\n\t\t bcf\t BANK0:INTCON, INTF\n\t\tbtfss\tBANK0:PIR1, RCIF\n\t\t b\t loc_CODE_3EC\n\t\tmovfw\tBANK0:RCREG\n\t\tmovwf\tbyte_DATA_78\n\t\txorlw\t20\n\t\tbnz\tloc_CODE_3D1\n\t\tmovfw\tbyte_DATA_6D\n\t\tbnz\tloc_CODE_3CF\n\t\tmovlw\t1\n\t\tb\tloc_CODE_3D0\n; ---------------------------------------------------------------------------\n\nloc_CODE_3CF:\t\t\t\t; CODE XREF: ISR+3C7\u0018j\n\t\tmovlw\t0\n\nloc_CODE_3D0:\t\t\t\t; CODE XREF: ISR+3CA\u0018j\n\t\tmovwf\tbyte_DATA_6D\n\nloc_CODE_3D1:\t\t\t\t; CODE XREF: ISR+3C4\u0018j\n\t\tmovlw\t5B ; '['\n\t\tsubwf\tbyte_DATA_78, w\n\t\tbnc\tloc_CODE_3D7\n\t\tmovlw\t20 ; ' '\n\t\tsubwf\tbyte_DATA_78, f\n\nloc_CODE_3D7:\t\t\t\t; CODE XREF: ISR+3CF\u0018j\n\t\tmovlw\t41 ; 'A'\n\t\tsubwf\tbyte_DATA_78, w\n\t\tbnc\tloc_CODE_3EB\n\t\tmovlw\t5B ; '['\n\t\tsubwf\tbyte_DATA_78, w\n\t\tbc\tloc_CODE_3EB\n\t\tmovfw\tbyte_DATA_5E\n\t\taddlw\t0A0 ; '?'\n\t\tmovwf\tBANK0:FSR\n\t\tmovfw\tbyte_DATA_78\n\t\tbcf\tBANK0:STATUS, IRP\n\t\tmovwf\tBANK0:INDF\n\t\tincf\tbyte_DATA_5E, f\n\t\tskpnz\n\t\t incf\t byte_DATA_5F, f\n\t\tmovlw\t3\n\t\tandwf\tbyte_DATA_5E, f\n\t\tclrf\tbyte_DATA_5F\n\nloc_CODE_3EB:\t\t\t\t; CODE XREF: ISR+3D5\u0018j ISR+3D9\u0018j\n\t\tbcf\tBANK0:PIR1, RCIF\n\nloc_CODE_3EC:\t\t\t\t; CODE XREF: ISR+3C0\u0018j\n\t\tmovfw\tbyte_DATA_72\n\t\tmovwf\tBANK0:PCLATH\n\t\tmovfw\tbyte_DATA_71\n\t\tmovwf\tBANK0:FSR\n\t\tswapf\tbyte_DATA_70, w\n\t\tmovwf\tBANK0:STATUS\n\t\tswapf\tbyte_DATA_7E, f\n\t\tswapf\tbyte_DATA_7E, w\n\t\tretfie\n; END OF FUNCTION CHUNK\tFOR ISR\n; assume bank =\t1\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_3F5:\t\t\t\t; CODE XREF: RESET+28C\u0018p\n\t\tmovwf\tbyte_DATA_F5\n\t\tmovwf\tbyte_DATA_F4\n\t\tmovlw\t0F\n\t\tandwf\tbyte_DATA_F4, f\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tclrf\tBANK0:TMR0\n\t\tbtfss\tbyte_DATA_75, 5\n\t\t b\t loc_CODE_401\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbsf\tBANK1:OPTION, T0CS\n\t\tb\tloc_CODE_404\n; ---------------------------------------------------------------------------\n; assume bank =\t0\n\nloc_CODE_401:\t\t\t\t; CODE XREF: sub_CODE_3F5+7\u0018j\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbcf\tBANK1:OPTION, T0CS\n\nloc_CODE_404:\t\t\t\t; CODE XREF: sub_CODE_3F5+B\u0018j\n\t\tbtfss\tbyte_DATA_F5, 4\n\t\t b\t loc_CODE_40A\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbsf\tBANK1:OPTION, T0SE\n\t\tb\tloc_CODE_40D\n; ---------------------------------------------------------------------------\n\nloc_CODE_40A:\t\t\t\t; CODE XREF: sub_CODE_3F5+10\u0018j\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbcf\tBANK1:OPTION, T0SE\n\nloc_CODE_40D:\t\t\t\t; CODE XREF: sub_CODE_3F5+14\u0018j\n\t\tmovfw\tbyte_DATA_F4\n\t\tbz\tloc_CODE_422\n\t\tmovfw\tbyte_DATA_F4\n\t\tbz\tloc_CODE_417\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbsf\tBANK1:OPTION, PSA\n\t\tb\tloc_CODE_41A\n; ---------------------------------------------------------------------------\n\nloc_CODE_417:\t\t\t\t; CODE XREF: sub_CODE_3F5+1C\u0018j\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbcf\tBANK1:OPTION, PSA\n\nloc_CODE_41A:\t\t\t\t; CODE XREF: sub_CODE_3F5+21\u0018j\n\t\tmovlw\t0FF\n\t\taddwf\tbyte_DATA_F4, w\n\t\tmovwf\tbyte_DATA_F3\n\t\tmovfw\tBANK1:OPTION\n\t\txorwf\tbyte_DATA_F3, w\n\t\tandlw\t0F8\n\t\txorwf\tbyte_DATA_F3, w\n\t\tmovwf\tBANK1:OPTION\n\nloc_CODE_422:\t\t\t\t; CODE XREF: sub_CODE_3F5+19\u0018j\n\t\tbcf\tBANK1:INTCON, TMR0IF\n\t\tbtfss\tbyte_DATA_F5, 7\n\t\t b\t loc_CODE_427\n\t\tbsf\tBANK1:INTCON, TMR0IE\n\t\treturn\n; ---------------------------------------------------------------------------\n\nloc_CODE_427:\t\t\t\t; CODE XREF: sub_CODE_3F5+2F\u0018j\n\t\tbcf\tBANK1:INTCON, TMR0IE\n\t\treturn\n; End of function sub_CODE_3F5\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_429:\t\t\t\t; CODE XREF: RESET+293\u0018p\n\t\tbsf\tBANK1:STATUS, RP0\n\t\tbcf\tBANK1:STATUS, RP1\n\t\tbsf\tBANK1:TRISC, TRISC7\n\t\tbcf\tBANK1:TRISC, TRISC6\n\t\tmovlw\t40 ; '@'\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tandwf\tBANK0:PORTC, f\n\t\tmovlw\t41 ; 'A'\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovwf\tBANK1:SPBRG\n\t\tmovlw\t90 ; '?'\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tiorwf\tBANK0:RCSTA, f\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tmovfw\tBANK1:TXSTA\n\t\tmovfw\tBANK1:TXSTA\n\t\tb\tloc_CODE_43A\n; ---------------------------------------------------------------------------\n\nloc_CODE_43A:\t\t\t\t; CODE XREF: sub_CODE_429+10\u0018j\n\t\tbsf\tBANK1:TRISC, TRISC7\n\t\tbcf\tBANK1:TRISC, TRISC6\n\t\tmovlw\t40 ; '@'\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tandwf\tBANK0:PORTC, f\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbsf\tBANK1:TXSTA, TXEN\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbsf\tBANK0:RCSTA, SPEN\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:PIE1, RCIE\n\t\treturn\n; End of function sub_CODE_429\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_446:\t\t\t\t; CODE XREF: RESET+29D\u0018p\n\t\tmovwf\tbyte_DATA_F3\n\t\tclrf\tbyte_DATA_F9\n\t\tmovfw\tbyte_DATA_F3\n\t\tbnz\tloc_CODE_44E\n\t\tmovlw\t10\n\t\tmovwf\tbyte_DATA_F4\n\t\tb\tloc_CODE_44F\n; ---------------------------------------------------------------------------\n\nloc_CODE_44E:\t\t\t\t; CODE XREF: sub_CODE_446+3\u0018j\n\t\tclrf\tbyte_DATA_F4\n\nloc_CODE_44F:\t\t\t\t; CODE XREF: sub_CODE_446+7\u0018j\n\t\tclrf\tbyte_DATA_F5\n\t\tmovfw\tbyte_DATA_F4\n\t\tmovwf\tbyte_DATA_FA\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tclrf\tbyte_DATA_64\n\t\tclrf\tbyte_DATA_65\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:TRISB, TRISB2\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:PORTB, RB2\n\t\tbsf\tBANK0:STATUS, RP0\n; assume bank =\t1\n\t\tbcf\tBANK1:TRISB, TRISB3\n\t\tbcf\tBANK1:STATUS, RP0\n; assume bank =\t0\n\t\tbcf\tBANK0:PORTB, RB3\n\t\tmovlw\t0F\n\t\tandwf\tBANK0:PORTB, f\n\t\treturn\n; End of function sub_CODE_446\n\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_460:\t\t\t\t; CODE XREF: sub_CODE_86+9\u0018p\n\t\t\t\t\t; sub_CODE_86+14\u0018p\n\t\tmovlw\t4\n\t\tmovwf\tBANK0:PCLATH\n; assume pclath\t= 4\n\t\tmovfw\tBANK0:FSR\n\t\tincf\tBANK0:FSR, f\n\t\taddwf\tBANK0:PCL, f\n\t\tretlw\t0\n; End of function sub_CODE_460\n\n; ---------------------------------------------------------------------------\n\t\tdata  3463 ; c4\n\t\tdata  346F ; o4\n\t\tdata  3475 ; u4\n\t\tdata  346E ; n4\n\t\tdata  3474 ; t4\n\t\tdata  343A ; :4\n\t\tdata  3420 ;  4\n\t\tdata  3400 ;  4\n; assume bank =\t1\n; assume pclath\t= 0\n\n; =============== S U B\tR O U T\tI N E =======================================\n\n\nsub_CODE_46E:\t\t\t\t; CODE XREF: RESET+33\u0018p\n\t\tclrwdt\n\nloc_CODE_46F:\t\t\t\t; CODE XREF: sub_CODE_46E+7\u0019j\n\t\tclrf\tBANK1:INDF\n\t\tincf\tBANK1:FSR, f\n\t\txorwf\tBANK1:FSR, w\n\t\tskpnz\n\t\t retlw\t 0\n\t\txorwf\tBANK1:FSR, w\n\t\tb\tloc_CODE_46F\n; End of function sub_CODE_46E\n\n; ---------------------------------------------------------------------------\n\t\tdata  1E0C\n\t\tdata  2C76 ; v,\n\t\tdata   877 ; w\n\t\tdata\t99 ; ?\n\t\tdata\t 8\n\n; ===========================================================================\n\n; Segment type:\tInternal processor memory & SFR\n\t\t; .data\t(DATA)\n; assume bank =\t0\n; assume pclath\t= 0\nBANK0_INDF\tequ 0\t\t\t; DATA XREF: sub_CODE_47+1E\u0018r\n\t\t\t\t\t; sub_CODE_A5+27\u0018w ...\nBANK0_TMR0\tequ 1\t\t\t; DATA XREF: sub_CODE_3F5+5\u0018w\nBANK0_PCL\tequ 2\t\t\t; DATA XREF: sub_CODE_3B+4\u0018w\n\t\t\t\t\t; sub_CODE_460+4\u0018w\nBANK0_STATUS\tequ 3\t\t\t; DATA XREF: ISR+1\u0018w RESET:loc_CODE_11\u0018w ...\n C\t\tequ 0\n DC\t\tequ 1\n Z\t\tequ 2\n PD\t\tequ 3\n TO\t\tequ 4\n RP0\t\tequ 5\n RP1\t\tequ 6\n IRP\t\tequ 7\n\nBANK0_FSR\tequ 4\t\t\t; DATA XREF: ISR+3\u0018r sub_CODE_47+1B\u0018w ...\nBANK0_PORTA\tequ 5\t\t\t; DATA XREF: RESET+2B3\u0018w ISR+3B1\u0018w ...\n RA0\t\tequ 0\n RA1\t\tequ 1\n RA2\t\tequ 2\n RA3\t\tequ 3\n RA4\t\tequ 4\n RA5\t\tequ 5\n\nBANK0_PORTB\tequ 6\t\t\t; DATA XREF: sub_CODE_103+BC\u0018w\n\t\t\t\t\t; sub_CODE_103+C0\u0018w ...\n RB0\t\tequ 0\n RB1\t\tequ 1\n RB2\t\tequ 2\n RB3\t\tequ 3\n RB4\t\tequ 4\n RB5\t\tequ 5\n RB6\t\tequ 6\n RB7\t\tequ 7\n\nBANK0_PORTC\tequ 7\t\t\t; DATA XREF: RESET+2B4\u0018w RESET+2B5\u0018w ...\n RC0\t\tequ 0\n RC1\t\tequ 1\n RC2\t\tequ 2\n RC3\t\tequ 3\n RC4\t\tequ 4\n RC5\t\tequ 5\n RC6\t\tequ 6\n RC7\t\tequ 7\n\nBANK0_RESERVED0008 equ 8\nBANK0_RESERVED0009 equ 9\nBANK0_PCLATH\tequ 0A\t\t\t; DATA XREF: RESET\u0018w RESET+1\u0018w ...\nBANK0_INTCON\tequ 0B\t\t\t; DATA XREF: RESET:loc_CODE_31D\u0018w\n\t\t\t\t\t; ISR:loc_CODE_356\u0018r ...\n RBIF\t\tequ 0\n INTF\t\tequ 1\n TMR0IF\t\tequ 2\n RBIE\t\tequ 3\n INTE\t\tequ 4\n TMR0IE\t\tequ 5\n PEIE\t\tequ 6\n GIE\t\tequ 7\n\nBANK0_PIR1\tequ 0C\t\t\t; DATA XREF: RESET+297\u0018w ISR+3B9\u0018r ...\n TMR1IF\t\tequ 0\n TMR2IF\t\tequ 1\n CCP1IF\t\tequ 2\n SSPIF\t\tequ 3\n TXIF\t\tequ 4\n RCIF\t\tequ 5\n ADIF\t\tequ 6\n\nBANK0_PIR2\tequ 0D\n CCP2IF\t\tequ 0\n BCLIF\t\tequ 3\n EEIF\t\tequ 4\n CMIF\t\tequ 6\n\nBANK0_TMR1L\tequ 0E\nBANK0_TMR1H\tequ 0F\nBANK0_T1CON\tequ 10\n TMR1ON\t\tequ 0\n TMR1CS\t\tequ 1\n T1SYNC\t\tequ 2\n T1OSCEN\tequ 3\n T1CKPS0\tequ 4\n T1CKPS1\tequ 5\n\nBANK0_TMR2\tequ 11\nBANK0_T2CON\tequ 12\n T2CKPS0\tequ 0\n T2CKPS1\tequ 1\n TMR2ON\t\tequ 2\n TOUTPS0\tequ 3\n TOUTPS1\tequ 4\n TOUTPS2\tequ 5\n TOUTPS3\tequ 6\n\nBANK0_SSPBUF\tequ 13\nBANK0_SSPCON\tequ 14\n SSPM0\t\tequ 0\n SSPM1\t\tequ 1\n SSPM2\t\tequ 2\n SSPM3\t\tequ 3\n CKP\t\tequ 4\n SSPEN\t\tequ 5\n SSPOV\t\tequ 6\n WCOL\t\tequ 7\n\nBANK0_CCPR1L\tequ 15\nBANK0_CCPR1H\tequ 16\nBANK0_CCP1CON\tequ 17\n CCP1M0\t\tequ 0\n CCP1M1\t\tequ 1\n CCP1M2\t\tequ 2\n CCP1M3\t\tequ 3\n CCP1Y\t\tequ 4\n CCP1X\t\tequ 5\n\nBANK0_RCSTA\tequ 18\t\t\t; DATA XREF: sub_CODE_429+C\u0018w\n\t\t\t\t\t; sub_CODE_429+19\u0018w\n RX9D\t\tequ 0\n OERR\t\tequ 1\n FERR\t\tequ 2\n ADDEN\t\tequ 3\n CREN\t\tequ 4\n SREN\t\tequ 5\n RX9\t\tequ 6\n SPEN\t\tequ 7\n\nBANK0_TXREG\tequ 19\nBANK0_RCREG\tequ 1A\t\t\t; DATA XREF: ISR+3C1\u0018r\nBANK0_CCPR2L\tequ 1B\nBANK0_CCPR2H\tequ 1C\nBANK0_CCP2CON\tequ 1D\n CCP2M0\t\tequ 0\n CCP2M1\t\tequ 1\n CCP2M2\t\tequ 2\n CCP2M3\t\tequ 3\n CCP2Y\t\tequ 4\n CCP2X\t\tequ 5\n\nBANK0_ADRESH\tequ 1E\nBANK0_ADCON0\tequ 1F\n ADON\t\tequ 0\n GO_DONE\tequ 2\n CHS0\t\tequ 3\n CHS1\t\tequ 4\n CHS2\t\tequ 5\n ADCS0\t\tequ 6\n ADCS1\t\tequ 7\n\nbyte_DATA_20\tequ 20\t\t\t; DATA XREF: sub_CODE_47:loc_CODE_60\u0018r\n\t\t\t\t\t; sub_CODE_68+9\u0018w ...\nbyte_DATA_21\tequ 21\t\t\t; DATA XREF: sub_CODE_47\u0018w\n\t\t\t\t\t; sub_CODE_47+1C\u0018r ...\nbyte_DATA_22\tequ 22\t\t\t; DATA XREF: sub_CODE_47+10\u0018w\n\t\t\t\t\t; sub_CODE_16B+1\u0018w ...\nbyte_DATA_23\tequ 23\t\t\t; DATA XREF: sub_CODE_47+C\u0018w\n\t\t\t\t\t; sub_CODE_47+14\u0018w ...\nbyte_DATA_24\tequ 24\t\t\t; DATA XREF: sub_CODE_47+8\u0018w\n\t\t\t\t\t; sub_CODE_47+16\u0018w ...\nbyte_DATA_25\tequ 25\t\t\t; DATA XREF: sub_CODE_47+4\u0018w\n\t\t\t\t\t; sub_CODE_47+18\u0018w ...\nbyte_DATA_26\tequ 26\t\t\t; DATA XREF: sub_CODE_A5+3\u0018r\n\t\t\t\t\t; sub_CODE_A5+6\u0018w ...\nbyte_DATA_27\tequ 27\t\t\t; DATA XREF: sub_CODE_A5+45\u0018w\n\t\t\t\t\t; sub_CODE_A5+48\u0018w ...\nbyte_DATA_48\tequ 48\t\t\t; DATA XREF: sub_CODE_A5+2\u0018w\n\t\t\t\t\t; sub_CODE_A5+8\u0018w ...\nbyte_DATA_49\tequ 49\t\t\t; DATA XREF: sub_CODE_A5+18\u0018w\n\t\t\t\t\t; sub_CODE_A5+1F\u0018w ...\nbyte_DATA_4A\tequ 4A\t\t\t; DATA XREF: sub_CODE_A5:loc_CODE_C3\u0018w\n\t\t\t\t\t; sub_CODE_A5+20\u0018w ...\nbyte_DATA_4B\tequ 4B\t\t\t; DATA XREF: sub_CODE_A5+14\u0018w\n\t\t\t\t\t; sub_CODE_A5+16\u0018r ...\nbyte_DATA_4C\tequ 4C\t\t\t; DATA XREF: sub_CODE_A5+1\u0018w\n\t\t\t\t\t; sub_CODE_A5+22\u0018r ...\nbyte_DATA_4D\tequ 4D\t\t\t; DATA XREF: RESET+32F\u0018w RESET+349\u0018r\nbyte_DATA_4E\tequ 4E\t\t\t; DATA XREF: RESET+331\u0018w RESET+343\u0018r\nbyte_DATA_4F\tequ 4F\t\t\t; DATA XREF: RESET+332\u0018w RESET+33D\u0018r\nbyte_DATA_50\tequ 50\t\t\t; DATA XREF: RESET+333\u0018w RESET+337\u0018r\nbyte_DATA_51\tequ 51\t\t\t; DATA XREF: RESET+2E\u0018o\n\t\t\t\t\t; RESET:loc_CODE_26F\u0018w ...\nbyte_DATA_52\tequ 52\t\t\t; DATA XREF: RESET+270\u0018w RESET+2D4\u0018r ...\nbyte_DATA_53\tequ 53\t\t\t; DATA XREF: RESET+271\u0018w RESET+2D0\u0018r ...\nbyte_DATA_54\tequ 54\t\t\t; DATA XREF: RESET+272\u0018w RESET+2CC\u0018r ...\nbyte_DATA_58\tequ 58\t\t\t; DATA XREF: RESET+277\u0018w ISR+368\u0018w ...\nbyte_DATA_59\tequ 59\t\t\t; DATA XREF: RESET+278\u0018w ISR+36A\u0018w ...\nbyte_DATA_5A\tequ 5A\t\t\t; DATA XREF: RESET+275\u0018w RESET+31E\u0018r ...\nbyte_DATA_5B\tequ 5B\t\t\t; DATA XREF: RESET+276\u0018w RESET+323\u0018r ...\nbyte_DATA_5C\tequ 5C\t\t\t; DATA XREF: RESET+273\u0018w ISR+35C\u0018r ...\nbyte_DATA_5D\tequ 5D\t\t\t; DATA XREF: RESET+274\u0018w ISR+357\u0018w ...\nbyte_DATA_5E\tequ 5E\t\t\t; DATA XREF: RESET+27D\u0018w ISR+3DB\u0018r ...\nbyte_DATA_5F\tequ 5F\t\t\t; DATA XREF: RESET+27E\u0018w ISR+3E3\u0018w ...\nbyte_DATA_64\tequ 64\t\t\t; DATA XREF: sub_CODE_47+11\u0018r\n\t\t\t\t\t; sub_CODE_446+D\u0018w\nbyte_DATA_65\tequ 65\t\t\t; DATA XREF: sub_CODE_1CB+87\u0018w\n\t\t\t\t\t; sub_CODE_446+E\u0018w\n\nbyte_DATA_67\tequ 67\t\t\t; DATA XREF: RESET+1C\u0018w\tRESET+2D9\u0018r ...\nbyte_DATA_68\tequ 68\t\t\t; DATA XREF: RESET+1E\u0018w\tRESET+2D5\u0018r ...\nbyte_DATA_69\tequ 69\t\t\t; DATA XREF: RESET+20\u0018w\tRESET+2D1\u0018r ...\nbyte_DATA_6A\tequ 6A\t\t\t; DATA XREF: RESET+22\u0018w\tRESET+2CD\u0018r ...\nbyte_DATA_6B\tequ 6B\t\t\t; DATA XREF: RESET+24\u0018w\n\t\t\t\t\t; sub_CODE_107+3D\u0018r ...\nbyte_DATA_6C\tequ 6C\t\t\t; DATA XREF: RESET+26\u0018w\tRESET+2B7\u0018w\nbyte_DATA_6D\tequ 6D\t\t\t; DATA XREF: RESET+27B\u0018w ISR+393\u0018r ...\nbyte_DATA_6E\tequ 6E\t\t\t; DATA XREF: RESET+27A\u0018w ISR+38C\u0018r ...\n\nbyte_DATA_70\tequ 70\t\t\t; DATA XREF: ISR+2\u0018w ISR+3EC\u0018w\nbyte_DATA_71\tequ 71\t\t\t; DATA XREF: ISR+4\u0018w ISR+3EA\u0018r\nbyte_DATA_72\tequ 72\t\t\t; DATA XREF: ISR+6\u0018w ISR:loc_CODE_3EC\u0018r\nbyte_DATA_73\tequ 73\t\t\t; DATA XREF: sub_CODE_A5+A\u0018w\n\t\t\t\t\t; sub_CODE_A5+13\u0018r ...\nbyte_DATA_74\tequ 74\t\t\t; DATA XREF: sub_CODE_A5+B\u0018w\n\t\t\t\t\t; sub_CODE_A5+2B\u0018w ...\nbyte_DATA_75\tequ 75\t\t\t; DATA XREF: sub_CODE_A5+F\u0018w\n\t\t\t\t\t; sub_CODE_A5+2F\u0018w ...\nbyte_DATA_76\tequ 76\t\t\t; DATA XREF: sub_CODE_A5+D\u0018w\n\t\t\t\t\t; sub_CODE_A5+2D\u0018w ...\nbyte_DATA_77\tequ 77\t\t\t; DATA XREF: sub_CODE_86+17\u0018w\n\t\t\t\t\t; sub_CODE_A5+3C\u0018w ...\nbyte_DATA_78\tequ 78\t\t\t; DATA XREF: ISR+3C2\u0018w ISR+3CE\u0018r ...\nbyte_DATA_79\tequ 79\t\t\t; DATA XREF: sub_CODE_1CB+71\u0018w\nbyte_DATA_7A\tequ 7A\t\t\t; DATA XREF: sub_CODE_1CB+1C\u0018r\n\t\t\t\t\t; sub_CODE_1CB:loc_CODE_211\u0018r ...\n\nbyte_DATA_7E\tequ 7E\t\t\t; DATA XREF: ISR\u0018w ISR+3EE\u0018w ...\nbyte_DATA_7F\tequ 7F\t\t\t; DATA XREF: sub_CODE_3B\u0018w\n\t\t\t\t\t; sub_CODE_3B+3\u0018r\nBANK1_INDF\tequ 80\t\t\t; DATA XREF: sub_CODE_46E:loc_CODE_46F\u0018w\nBANK1_OPTION\tequ 81\t\t\t; DATA XREF: RESET+288\u0018w RESET+2B9\u0018w ...\n PS0\t\tequ 0\n PS1\t\tequ 1\n PS2\t\tequ 2\n PSA\t\tequ 3\n T0SE\t\tequ 4\n T0CS\t\tequ 5\n INTEDG\t\tequ 6\n RBPU\t\tequ 7\n\nBANK1_PCL\tequ 82\nBANK1_STATUS\tequ 83\t\t\t; DATA XREF: RESET+1A\u0018w\tRESET+2D\u0018w ...\n C\t\tequ 0\n DC\t\tequ 1\n Z\t\tequ 2\n PD\t\tequ 3\n TO\t\tequ 4\n RP0\t\tequ 5\n RP1\t\tequ 6\n IRP\t\tequ 7\n\nBANK1_FSR\tequ 84\t\t\t; DATA XREF: RESET+2F\u0018w\tsub_CODE_46E+2\u0018w ...\nBANK1_TRISA\tequ 85\t\t\t; DATA XREF: RESET+2AF\u0018w\n TRISA0\t\tequ 0\n TRISA1\t\tequ 1\n TRISA2\t\tequ 2\n TRISA3\t\tequ 3\n TRISA4\t\tequ 4\n TRISA5\t\tequ 5\n\nBANK1_TRISB\tequ 86\t\t\t; DATA XREF: sub_CODE_446+10\u0018w\n\t\t\t\t\t; sub_CODE_446+14\u0018w\n TRISB0\t\tequ 0\n TRISB1\t\tequ 1\n TRISB2\t\tequ 2\n TRISB3\t\tequ 3\n TRISB4\t\tequ 4\n TRISB5\t\tequ 5\n TRISB6\t\tequ 6\n TRISB7\t\tequ 7\n\nBANK1_TRISC\tequ 87\t\t\t; DATA XREF: RESET+2B0\u0018w RESET+2B1\u0018w ...\n TRISC0\t\tequ 0\n TRISC1\t\tequ 1\n TRISC2\t\tequ 2\n TRISC3\t\tequ 3\n TRISC4\t\tequ 4\n TRISC5\t\tequ 5\n TRISC6\t\tequ 6\n TRISC7\t\tequ 7\n\nBANK1_RESERVED0088 equ 88\nBANK1_RESERVED0089 equ 89\nBANK1_PCLATH\tequ 8A\t\t\t; DATA XREF: RESET+31\u0018w\tRESET+32\u0018w ...\nBANK1_INTCON\tequ 8B\t\t\t; DATA XREF: RESET+28F\u0018w RESET+290\u0018w ...\n RBIF\t\tequ 0\n INTF\t\tequ 1\n TMR0IF\t\tequ 2\n RBIE\t\tequ 3\n INTE\t\tequ 4\n TMR0IE\t\tequ 5\n PEIE\t\tequ 6\n GIE\t\tequ 7\n\nBANK1_PIE1\tequ 8C\t\t\t; DATA XREF: RESET+299\u0018w\n\t\t\t\t\t; sub_CODE_429+1B\u0018w\n TMR1IE\t\tequ 0\n TMR2IE\t\tequ 1\n CCP1IE\t\tequ 2\n SSPIE\t\tequ 3\n TXIE\t\tequ 4\n RCIE\t\tequ 5\n ADIE\t\tequ 6\n\nBANK1_PIE2\tequ 8D\n CCP2IE\t\tequ 0\n BCLIE\t\tequ 3\n EEIE\t\tequ 4\n CMIE\t\tequ 6\n\nBANK1_PCON\tequ 8E\n BOR\t\tequ 0\n POR\t\tequ 1\n\nBANK1_RESERVED008F equ 8F\nBANK1_RESERVED0090 equ 90\nBANK1_SSPCON2\tequ 91\n SEN\t\tequ 0\n RSEN\t\tequ 1\n PEN\t\tequ 2\n RCEN\t\tequ 3\n ACKEN\t\tequ 4\n ACKDT\t\tequ 5\n ACKSTAT\tequ 6\n GCEN\t\tequ 7\n\nBANK1_PR2\tequ 92\nBANK1_SSPADD\tequ 93\nBANK1_SSPSTAT\tequ 94\n BF\t\tequ 0\n UA\t\tequ 1\n R_W\t\tequ 2\n S\t\tequ 3\n P\t\tequ 4\n D_A\t\tequ 5\n CKE\t\tequ 6\n SMP\t\tequ 7\n\nBANK1_RESERVED0095 equ 95\nBANK1_RESERVED0096 equ 96\nBANK1_RESERVED0097 equ 97\nBANK1_TXSTA\tequ 98\t\t\t; DATA XREF: sub_CODE_429+E\u0018r\n\t\t\t\t\t; sub_CODE_429+F\u0018r ...\n TX9D\t\tequ 0\n TRMT\t\tequ 1\n BRGH\t\tequ 2\n SYNC\t\tequ 4\n TXEN\t\tequ 5\n TX9\t\tequ 6\n CSRC\t\tequ 7\n\nBANK1_SPBRG\tequ 99\t\t\t; DATA XREF: sub_CODE_429+9\u0018w\nBANK1_RESERVED009A equ 9A\nBANK1_RESERVED009B equ 9B\nBANK1_CMCON\tequ 9C\n CM0\t\tequ 0\n CM1\t\tequ 1\n CM2\t\tequ 2\n CIS\t\tequ 3\n C1INV\t\tequ 4\n C2INV\t\tequ 5\n C1OUT\t\tequ 6\n C2OUT\t\tequ 7\n\nBANK1_CVRCON\tequ 9D\n CVR0\t\tequ 0\n CVR1\t\tequ 1\n CVR2\t\tequ 2\n CVR3\t\tequ 3\n CVRR\t\tequ 5\n CVROE\t\tequ 6\n CVREN\t\tequ 7\n\nBANK1_ADRESL\tequ 9E\nBANK1_ADCON1\tequ 9F\n PCFG0\t\tequ 0\n PCFG1\t\tequ 1\n PCFG2\t\tequ 2\n PCFG3\t\tequ 3\n ADCS2\t\tequ 6\n ADFM\t\tequ 7\n\nbyte_DATA_A0\tequ 0A0\t\t\t; DATA XREF: RESET+28\u0018w\tsub_CODE_1CB+7\u0018r ...\nbyte_DATA_A1\tequ 0A1\t\t\t; DATA XREF: RESET+29\u0018w\tRESET+282\u0018w\nbyte_DATA_A2\tequ 0A2\t\t\t; DATA XREF: RESET+2A\u0018w\tRESET+284\u0018w\nbyte_DATA_A3\tequ 0A3\t\t\t; DATA XREF: RESET+2B\u0018w\tsub_CODE_1CB\u0018w ...\nbyte_DATA_A4\tequ 0A4\t\t\t; DATA XREF: RESET+2C\u0018w\tRESET+287\u0018w\nbyte_DATA_A5\tequ 0A5\t\t\t; DATA XREF: RESET+321\u0018w RESET+347\u0018r\nbyte_DATA_A6\tequ 0A6\t\t\t; DATA XREF: RESET+328\u0018w RESET+341\u0018r\nbyte_DATA_A7\tequ 0A7\t\t\t; DATA XREF: RESET+329\u0018w RESET+33B\u0018r\nbyte_DATA_A8\tequ 0A8\t\t\t; DATA XREF: RESET+32A\u0018w RESET+335\u0018r\nbyte_DATA_A9\tequ 0A9\t\t\t; DATA XREF: RESET+350\u0018w RESET+352\u0018r\nbyte_DATA_AA\tequ 0AA\t\t\t; DATA XREF: RESET+13\u0018w\tsub_CODE_47+E\u0018r\nbyte_DATA_AB\tequ 0AB\t\t\t; DATA XREF: RESET+15\u0018w\tsub_CODE_47+A\u0018r\nbyte_DATA_AC\tequ 0AC\t\t\t; DATA XREF: RESET+17\u0018w\tsub_CODE_47+6\u0018r\nbyte_DATA_AD\tequ 0AD\t\t\t; DATA XREF: RESET+19\u0018w\tsub_CODE_47+2\u0018r\nbyte_DATA_E4\tequ 0E4\t\t\t; DATA XREF: sub_CODE_1CB+6\u0018w\n\nbyte_DATA_F3\tequ 0F3\t\t\t; DATA XREF: sub_CODE_3F5+27\u0018w\n\t\t\t\t\t; sub_CODE_3F5+29\u0018r ...\nbyte_DATA_F4\tequ 0F4\t\t\t; DATA XREF: sub_CODE_3F5+1\u0018w\n\t\t\t\t\t; sub_CODE_3F5+3\u0018w ...\nbyte_DATA_F5\tequ 0F5\t\t\t; DATA XREF: sub_CODE_3F5\u0018w\n\t\t\t\t\t; sub_CODE_3F5:loc_CODE_404\u0018r ...\n\nbyte_DATA_F8\tequ 0F8\t\t\t; DATA XREF: RESET+34\u0018w\nbyte_DATA_F9\tequ 0F9\t\t\t; DATA XREF: RESET+35\u0018w\tsub_CODE_446+1\u0018w\nbyte_DATA_FA\tequ 0FA\t\t\t; DATA XREF: RESET+36\u0018w\tsub_CODE_1CB+4\u0018w ...\n\nBANK2_INDF\tequ 100\nBANK2_TMR0\tequ 101\nBANK2_PCL\tequ 102\nBANK2_STATUS\tequ 103\n C\t\tequ 0\n DC\t\tequ 1\n Z\t\tequ 2\n PD\t\tequ 3\n TO\t\tequ 4\n RP0\t\tequ 5\n RP1\t\tequ 6\n IRP\t\tequ 7\n\nBANK2_FSR\tequ 104\nBANK2_RESERVED0105 equ 105\nBANK2_PORTB\tequ 106\n RB0\t\tequ 0\n RB1\t\tequ 1\n RB2\t\tequ 2\n RB3\t\tequ 3\n RB4\t\tequ 4\n RB5\t\tequ 5\n RB6\t\tequ 6\n RB7\t\tequ 7\n\nBANK2_RESERVED0107 equ 107\nBANK2_RESERVED0108 equ 108\nBANK2_RESERVED0109 equ 109\nBANK2_PCLATH\tequ 10A\nBANK2_INTCON\tequ 10B\n RBIF\t\tequ 0\n INTF\t\tequ 1\n TMR0IF\t\tequ 2\n RBIE\t\tequ 3\n INTE\t\tequ 4\n TMR0IE\t\tequ 5\n PEIE\t\tequ 6\n GIE\t\tequ 7\n\nBANK2_EEDATA\tequ 10C\nBANK2_EEADR\tequ 10D\nBANK2_EEDATH\tequ 10E\nBANK2_EEADRH\tequ 10F\n\nBANK3_INDF\tequ 180\nBANK3_OPTION\tequ 181\n PS0\t\tequ 0\n PS1\t\tequ 1\n PS2\t\tequ 2\n PSA\t\tequ 3\n T0SE\t\tequ 4\n T0CS\t\tequ 5\n INTEDG\t\tequ 6\n RBPU\t\tequ 7\n\nBANK3_PCL\tequ 182\nBANK3_STATUS\tequ 183\n C\t\tequ 0\n DC\t\tequ 1\n Z\t\tequ 2\n PD\t\tequ 3\n TO\t\tequ 4\n RP0\t\tequ 5\n RP1\t\tequ 6\n IRP\t\tequ 7\n\nBANK3_FSR\tequ 184\nBANK3_RESERVED0185 equ 185\nBANK3_TRISB\tequ 186\n TRISB0\t\tequ 0\n TRISB1\t\tequ 1\n TRISB2\t\tequ 2\n TRISB3\t\tequ 3\n TRISB4\t\tequ 4\n TRISB5\t\tequ 5\n TRISB6\t\tequ 6\n TRISB7\t\tequ 7\n\nBANK3_RESERVED0187 equ 187\nBANK3_RESERVED0188 equ 188\nBANK3_RESERVED0189 equ 189\nBANK3_PCLATH\tequ 18A\nBANK3_INTCON\tequ 18B\n RBIF\t\tequ 0\n INTF\t\tequ 1\n TMR0IF\t\tequ 2\n RBIE\t\tequ 3\n INTE\t\tequ 4\n TMR0IE\t\tequ 5\n PEIE\t\tequ 6\n GIE\t\tequ 7\n\nBANK3_EECON1\tequ 18C\n RD\t\tequ 0\n WR\t\tequ 1\n WREN\t\tequ 2\n WRERR\t\tequ 3\n EEPGD\t\tequ 7\n\nBANK3_EECON2\tequ 18D\nBANK3_RESERVED018E equ 18E\nBANK3_RESERVED018F equ 18F\n\n\n\t\tend ;\n",
			"file": "pictest_16f876a_xc8.X.production.asm",
			"file_size": 46524,
			"file_write_time": 132387477186834271,
			"settings":
			{
				"buffer_size": 46522,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "pictest_16f876a_xc8.X.production.lst",
			"settings":
			{
				"buffer_size": 172029,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "out.h",
			"settings":
			{
				"buffer_size": 175870,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "Searching 7048 files for \"delay_us\" (regex)\n\n/home/roman/Dokumente/Sources/pictest/delay.asm:\n   11  public\n   12  variables in this module;\n   13: --------------------------------------------------------global _delay_ms global _delay_us global _cycle_eater global\n   14                                                            _Delay100TCYx global _Delay10KTCYx global _Delay10TCYx global\n   15                                                                _Delay1KTCYx global _dvar\n   ..\n  141      ;\n  142  ;\n  143: Starting pCode block S_delay__delay_us code _delay_us:;\n  144  .line 22;\n  145  lib / delay.c\n  146:       delay_us(uint16_t microseconds) {\n  147    MOVFF FSR2L, POSTDEC1 MOVFF FSR1L, FSR2L MOVFF r0x00, POSTDEC1 MOVFF r0x01, POSTDEC1 MOVLW 0x02 MOVFF PLUSW2,\n  148        r0x00 MOVLW 0x03 MOVFF PLUSW2, r0x01;\n  149    .line 28;\n  150:   lib / delay.c delay_us(microseconds);\n  151:   MOVF r0x01, W MOVWF POSTDEC1 MOVF r0x00, W MOVWF POSTDEC1 CALL _delay_us MOVF POSTINC1, F MOVF POSTINC1, F;\n  152    .line 33;\n  153    lib / delay.c\n\n/home/roman/Dokumente/Sources/pictest/delay.lst:\n   19                        00013 ;--------------------------------------------------------\n   20    0000                00014         global  _delay_ms\n   21:   0000                00015         global  _delay_us\n   22    0000                00016         global  _cycle_eater\n   23    0000                00017         global  _Delay100TCYx\n   ..\n  483                        00416 \n  484                        00417 ; ; Starting pCode block\n  485:                       00418 S_delay__delay_us       code\n  486: 000000                00419 _delay_us:\n  487:                       00420 ;       .line   22; lib/delay.c delay_us(uint16_t microseconds) {\n  488  000000 CFD9 FFE5      00421         MOVFF   FSR2L, POSTDEC1\n  489  000004 CFE1 FFD9      00422         MOVFF   FSR1L, FSR2L\n  ...\n  494  000016 0E03           00427         MOVLW   0x03\n  495  000018 CFDB F000      00428         MOVFF   PLUSW2, r0x01\n  496:                       00429 ;       .line   28; lib/delay.c delay_us(microseconds);\n  497  00001C 50??           00430         MOVF    r0x01, W\n  498  00001E 6EE5           00431         MOVWF   POSTDEC1\n  499  000020 50??           00432         MOVF    r0x00, W\n  500  000022 6EE5           00433         MOVWF   POSTDEC1\n  501: 000024 EC?? F0??      00434         CALL    _delay_us\n  502  000028 52E6           00435         MOVF    POSTINC1, F\n  503  00002A 52E6           00436         MOVF    POSTINC1, F\n  ...\n  885  _cycle_eater                      GLOBAL        00000000              0\n  886  _delay_ms                         GLOBAL        00000000              0\n  887: _delay_us                         GLOBAL        00000000              0\n  888  _dvar                             GLOBAL        00000000              0\n  889  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/lcd44780.asm:\n    9  --------------------------------------------------------;\n   10  external declarations;\n   11: --------------------------------------------------------extern _cycle_eater extern _delay_ms extern _delay_us extern _Delay100TCYx extern _Delay10KTCYx extern _Delay10TCYx extern _Delay1KTCYx extern _lcd_no_autoscroll extern _lcd_right_to_left extern _lcd_scroll_print_right extern _lcd_scroll_print_left extern _lcd_no_blink extern _lcd_no_display extern _lcd_print_float extern __print_format extern _printf_small extern _printf extern _vprintf extern _sprintf extern _vsprintf extern _puts extern _getchar extern _putchar extern __moduint extern __divuint extern _STATUSbits extern _PORTAbits extern _PORTBbits extern _PORTCbits extern _INTCONbits extern _PIR1bits extern _PIR2bits extern _T1CONbits extern _T2CONbits extern _SSPCONbits extern _CCP1CONbits extern _RCSTAbits extern _CCP2CONbits extern _ADCON0bits extern _OPTION_REGbits extern _TRISAbits extern _TRISBbits extern _TRISCbits extern _PIE1bits extern _PIE2bits extern _PCONbits extern _SSPCON2bits extern _SSPSTATbits extern _TXSTAbits extern _CMCONbits extern _CVRCONbits extern _ADCON1bits extern _EECON1bits extern _dvar extern _INDF extern _TMR0 extern _PCL extern _STATUS extern _FSR extern _PORTA extern _PORTB extern _PORTC extern _PCLATH extern _INTCON extern _PIR1 extern _PIR2 extern _TMR1 extern _TMR1L extern _TMR1H extern _T1CON extern _TMR2 extern _T2CON extern _SSPBUF extern _SSPCON extern _CCPR1 extern _CCPR1L extern _CCPR1H extern _CCP1CON extern _RCSTA extern _TXREG extern _RCREG extern _CCPR2 extern _CCPR2L extern _CCPR2H extern _CCP2CON extern _ADRESH extern _ADCON0 extern _OPTION_REG extern _TRISA extern _TRISB extern _TRISC extern _PIE1 extern _PIE2 extern _PCON extern _SSPCON2 extern _PR2 extern _SSPADD extern _SSPSTAT extern _TXSTA extern _SPBRG extern _CMCON extern _CVRCON extern _ADRESL extern _ADCON1 extern _EEDATA extern _EEADR extern _EEDATH extern _EEADRH extern _EECON1 extern _EECON2 extern __gptrget1\n   12  \n   13                                                        extern PSAVE extern SSAVE extern WSAVE extern STK12 extern STK11 extern STK10 extern STK09 extern STK08 extern STK07 extern STK06 extern STK05 extern STK04 extern STK03 extern STK02 extern STK01 extern STK00;\n   ..\n  230      ../../../../ src / pic14 / gen.c : 6571 : size = 0, offset = 0, AOP_TYPE(res) = 8;\n  231      .line 456;\n  232:     \"lib/lcd44780.c\" __delay_us(150); // Wait more than 100 Œºs\n  233      BANKSEL _dvar CLRF(_dvar + 1);\n  234      ;\n  ...\n  242      ../../../../ src / pic14 / gen.c : 6571 : size = 0, offset = 0, AOP_TYPE(res) = 8;\n  243      .line 459;\n  244:     \"lib/lcd44780.c\" __delay_us(150); // Wait more than 100 Œºs\n  245      BANKSEL _dvar CLRF(_dvar + 1);\n  246      ;\n\n/home/roman/Dokumente/Sources/pictest/lcd44780.lst:\n   30    0000                00014         extern  _cycle_eater\n   31    0000                00015         extern  _delay_ms\n   32:   0000                00016         extern  _delay_us\n   33    0000                00017         extern  _Delay100TCYx\n   34    0000                00018         extern  _Delay10KTCYx\n   ..\n  524  007C   0??? 0???      00460         PAGESEL $\n  525                        00461 ;;../../../../src/pic14/gen.c:6571: size=0, offset=0, AOP_TYPE(res)=8\n  526:                       00462 ;       .line   456; \"lib/lcd44780.c\"   __delay_us(150); // Wait more than 100 Œºs\n  527  007E   0??? 0???      00463         BANKSEL _dvar\n  528  0080   01??           00464         CLRF    (_dvar + 1)\n  ...\n  545  008C   0??? 0???      00475         PAGESEL $\n  546                        00476 ;;../../../../src/pic14/gen.c:6571: size=0, offset=0, AOP_TYPE(res)=8\n  547:                       00477 ;       .line   459; \"lib/lcd44780.c\"   __delay_us(150); // Wait more than 100 Œºs\n  548  008E   0??? 0???      00478         BANKSEL _dvar\n  549  0090   01??           00479         CLRF    (_dvar + 1)\n  ...\n 2334  _cycle_eater                      EXTERNAL      00000000              0\n 2335  _delay_ms                         EXTERNAL      00000000              0\n 2336: _delay_us                         EXTERNAL      00000000              0\n 2337  _dvar                             EXTERNAL      00000000              0\n 2338  _getchar                          EXTERNAL      00000000              0\n\n/home/roman/Dokumente/Sources/pictest/pictest.c:\n  545    BSTRB_TRIS = INPUT;\n  546  \n  547:   delay_us(100);\n  548  \n  549    return bits;\n\n/home/roman/Dokumente/Sources/pictest/pictest2.c:\n   74    BSTRB_TRIS = INPUT;\n   75  \n   76:   delay_us(100);\n   77  \n   78    return bits;\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp-200.c:\n   64      LVP_C_LAT = 1;\n   65      b >>= 1; // shift right\n   66:     __delay_us(1);\n   67      LVP_C_LAT = 0;\n   68:     __delay_us(1);\n   69    }\n   70:   __delay_us(1);\n   71  }\n   72  \n   ..\n   83      LVP_C_LAT = 1;\n   84      w >>= 1; // shift right\n   85:     __delay_us(1);\n   86      LVP_C_LAT = 0;\n   87:     __delay_us(1);\n   88    }\n   89  }\n   ..\n  103      LVP_C_LAT = 1;\n  104      w >>= 1; // shift right\n  105:     __delay_us(1);\n  106      w |= (LVP_D_PORT) ? 0x8000 : 0; // Lsb first\n  107      LVP_C_LAT = 0;\n  108:     __delay_us(1);\n  109    }\n  110    return (w >> 1) & 0x3fff;\n  ...\n  119    sendWord(0x4D43);\n  120    LVP_C_LAT = 1;\n  121:   __delay_us(1);\n  122    LVP_C_LAT = 0;\n  123:   __delay_us(1);\n  124    delay(5);\n  125    lvp_address = 0;\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp.c:\n   61      ICSP_CLK = 1;\n   62      b <<= 1;\n   63:     __delay_us(1);\n   64      ICSP_CLK = 0;\n   65:     __delay_us(1);\n   66    }\n   67:   __delay_us(1);\n   68  }\n   69  \n   ..\n   82      ICSP_CLK = 1;\n   83      w <<= 1;\n   84:     __delay_us(1);\n   85      ICSP_CLK = 0;\n   86:     __delay_us(1);\n   87    }\n   88  }\n   ..\n   95      ICSP_CLK = 1;\n   96      b <<= 1;\n   97:     __delay_us(1);\n   98      b |= ICSP_DAT;\n   99      ICSP_CLK = 0;\n  100:     __delay_us(1);\n  101    }\n  102    return b;\n  ...\n  111      ICSP_CLK = 1;\n  112      w <<= 1;\n  113:     __delay_us(1);\n  114      w |= ICSP_DAT;\n  115      ICSP_CLK = 0;\n  116:     __delay_us(1);\n  117    }\n  118    return (w >> 1);\n\n/home/roman/Dokumente/Sources/pictest/build/.codelite/pictest-xc8.tags:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/.codelite/pictest.tags:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/Debug/up_lib_adc.c.pre:\n 1318  # 39 \"/home/roman/Dokumente/Sources/pictest/lib/delay.h\"\n 1319  void delay_ms(unsigned short int milliseconds);\n 1320: void delay_us(unsigned short int microseconds);\n 1321  \n 1322  void Delay100TCYx(unsigned char);\n\n/home/roman/Dokumente/Sources/pictest/build/mplab/blinktest-18f25k50-xc8-debug.mptags:\n  812  __at\tE:\\Sources\\pictest\\blinktest.c\t41;\"\tp\tline:41\tfile:\n  813  __delay_ms::delay_ms\tE:\\Sources\\pictest\\lib\\delay.h\t29;\"\td\tline:29\n  814: __delay_us::delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t30;\"\td\tline:30\n  815  __endasm\tE:\\Sources\\pictest\\lib\\delay.c\t7;\"\tl\tline:7\n  816  a\tE:\\Sources\\pictest\\lib\\random.c\t4;\"\tv\tline:4\n  ...\n  874  delay_ms\tE:\\Sources\\pictest\\lib\\delay.h\t43;\"\tp\tline:43\tsignature:(uint16_t milliseconds)\n  875  delay_ms::(n)__delay_ms(n)\tE:\\Sources\\pictest\\lib\\delay.h\t37;\"\td\tline:37\n  876: delay_us\tE:\\Sources\\pictest\\lib\\delay.c\t5;\"\tf\tline:5\tsignature:(unsigned char x)\n  877: delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t41;\"\tp\tline:41\tsignature:(unsigned char microseconds)\n  878: delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t44;\"\tp\tline:44\tsignature:(uint16_t microseconds)\n  879: delay_us::(n)__delay_us(n)\tE:\\Sources\\pictest\\lib\\delay.h\t38;\"\td\tline:38\n  880  di\tE:\\Sources\\pictest\\blinktest.c\t355;\"\tl\tline:355\n  881  di\tE:\\Sources\\pictest\\lib\\format.c\t21;\"\tl\tline:21\n\n/home/roman/Dokumente/Sources/pictest/build/mplab/serialtest-16f876a-xc8-debug.mptags:\n  806  __SDCC::1\tE:\\Sources\\pictest\\lib\\device.h\t82;\"\td\tline:82\n  807  __delay_ms::delay_ms\tE:\\Sources\\pictest\\lib\\delay.h\t29;\"\td\tline:29\n  808: __delay_us::delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t30;\"\td\tline:30\n  809  __endasm\tE:\\Sources\\pictest\\lib\\delay.c\t7;\"\tl\tline:7\n  810  a\tE:\\Sources\\pictest\\lib\\random.c\t4;\"\tv\tline:4\n  ...\n  868  delay_ms\tE:\\Sources\\pictest\\lib\\delay.h\t43;\"\tp\tline:43\tsignature:(uint16_t milliseconds)\n  869  delay_ms::(n)__delay_ms(n)\tE:\\Sources\\pictest\\lib\\delay.h\t37;\"\td\tline:37\n  870: delay_us\tE:\\Sources\\pictest\\lib\\delay.c\t5;\"\tf\tline:5\tsignature:(unsigned char x)\n  871: delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t41;\"\tp\tline:41\tsignature:(unsigned char microseconds)\n  872: delay_us\tE:\\Sources\\pictest\\lib\\delay.h\t44;\"\tp\tline:44\tsignature:(uint16_t microseconds)\n  873: delay_us::(n)__delay_us(n)\tE:\\Sources\\pictest\\lib\\delay.h\t38;\"\td\tline:38\n  874  di\tE:\\Sources\\pictest\\lib\\format.c\t21;\"\tl\tline:21\n  875  di\tE:\\Sources\\pictest\\lib\\lcd44780.c\t199;\"\tl\tline:199\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/delay.adb:\n    1  M:delay\n    2: F:G$delay_us$0_0$0({2}DF,SV:S),C,0,0,0,0,0\n    3  F:G$delay_ms$0_0$0({2}DF,SV:S),C,0,0,0,0,0\n    4  T:Fdelay$dvars[({0}S:S$loop_x$0_0$0({1}SC:U),Z,0,0)({1}S:S$loop_b$0_0$0({1}SC:U),Z,0,0)({2}S:S$loop_c$0_0$0({1}SC:U),Z,0,0)]\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/delay.asm:\n   34  ; global declarations\n   35  ;--------------------------------------------------------\n   36: \tglobal\t_delay_us\n   37  \tglobal\t_delay_ms\n   38  \n   ..\n  601  ;<>Start of new flow, seq=0x1d ancestor = 0x1d\n  602  ;  from: ; to: 01e \n  603: ;;G$delay_us$0$0 ==.\n  604  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  605  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2752:genLabel *{*\n  ...\n  609  ;; ***\tgenFunction  2334 curr label offset=0previous max_key=0 \n  610  ;;\t-----------------------------------------\n  611: ;;\t function delay_us\n  612  ;;\t-----------------------------------------\n  613: ;_delay_us:\n  614: S_delay__delay_us\tcode\n  615: _delay_us:\t;Function start\n  616  ; 2 exit points\n  617  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  ...\n  624  ;; >>> /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:1378:movwf\n  625  ;;\t1097 rIdx = r0x1045 \n  626: \t.line\t5; \"../../../lib/delay.c\"\tdelay_us(unsigned char x) {\n  627  \tBANKSEL\tr0x1004\t;id=654,key=000,inCond:0,outCond:0,flow seq=01d\n  628  \tMOVWF\tr0x1004\t;id=126,key=001,inCond:10,outCond:1,flow seq=01d,rIdx=r0x1045\n  ...\n  699  ;; ***\tgenEndFunction  2522\n  700  ;;C$delay.c$8$1_0$3 ==.\n  701: ;;XG$delay_us$0$0 ==.\n  702  ;return\n  703  \t.line\t8; \"../../../lib/delay.c\"\t}\n  ...\n  705  ;<>Start of new flow, seq=0x22\n  706  ;  from: ; to: \n  707: ; exit point of _delay_us\n  708  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:7535:genpic14Code *{*\n  709  \n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/delay.lst:\n   50                        00034 ; global declarations\n   51                        00035 ;--------------------------------------------------------\n   52:   0000                00036         global  _delay_us\n   53    0000                00037         global  _delay_ms\n   54                        00038 \n   ..\n  683                        00601 ;<>Start of new flow, seq=0x1d ancestor = 0x1d\n  684                        00602 ;  from: ; to: 01e \n  685:                       00603 ;;G$delay_us$0$0 ==.\n  686                        00604 ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  687                        00605 ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2752:genLabel *{*\n  ...\n  691                        00609 ;; ***  genFunction  2334 curr label offset=0previous max_key=0 \n  692                        00610 ;;      -----------------------------------------\n  693:                       00611 ;;       function delay_us\n  694                        00612 ;;      -----------------------------------------\n  695:                       00613 ;_delay_us:\n  696:                       00614 S_delay__delay_us       code\n  697: 0000                  00615 _delay_us:      ;Function start\n  698                        00616 ; 2 exit points\n  699                        00617 ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  ...\n  706                        00624 ;; >>> /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:1378:movwf\n  707                        00625 ;;      1097 rIdx = r0x1045 \n  708:                       00626         .line   5; \"../../../lib/delay.c\"       delay_us(unsigned char x) {\n  709  \fgpasm-1.5.2 #0 (May 26 2020) build/debug/prod   07/02/2020  06:57:40 PM     PAGE 13\n  710  \n  ...\n  793                        00699 ;; ***  genEndFunction  2522\n  794                        00700 ;;C$delay.c$8$1_0$3 ==.\n  795:                       00701 ;;XG$delay_us$0$0 ==.\n  796                        00702 ;return\n  797                        00703         .line   8; \"../../../lib/delay.c\"       }\n  ...\n  799                        00705 ;<>Start of new flow, seq=0x22\n  800                        00706 ;  from: ; to: \n  801:                       00707 ; exit point of _delay_us\n  802                        00708 ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:7535:genpic14Code *{*\n  803                        00709 \n  ...\n 1254  _cycle_eater                      EXTERNAL      00000000              0\n 1255  _delay_ms                         GLOBAL        00000000              0\n 1256: _delay_us                         GLOBAL        00000000              0\n 1257  _dvar                             EXTERNAL      00000000              0\n 1258  r0x1000                           STATIC        00000002              2\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/delay.p:\n  434  code, dbName =C\n  435  ;; Starting pCode block\n  436: ;;G$delay_us$0$0 ==.\n  437  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  438  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2752:genLabel *{*\n  ...\n  442  ;; ***\tgenFunction  2334 curr label offset=0previous max_key=0 \n  443  ;;\t-----------------------------------------\n  444: ;;\t function delay_us\n  445  ;;\t-----------------------------------------\n  446: ;_delay_us:\n  447: S_delay__delay_us\tcode\n  448: _delay_us:\t;Function start\n  449  ; 2 exit points\n  450  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  ...\n  457  ;; >>> /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:1378:movwf\n  458  ;;\t1097 rIdx = r0x1045 \n  459: \t.line\t5; \"../../../lib/delay.c\"\tdelay_us(unsigned char x) {\n  460  \tMOVWF\tr0x1004\t;id=126,key=000,inCond:10,outCond:1,rIdx=r0x1045\n  461  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:2308:resultRemat *{*\n  ...\n  519  ;; ***\tgenEndFunction  2522\n  520  ;;C$delay.c$8$1_0$3 ==.\n  521: ;;XG$delay_us$0$0 ==.\n  522  ;return\n  523  \t.line\t8; \"../../../lib/delay.c\"\t}\n  524  \tRETURN\t\t;id=191,key=000,inCond:10,outCond:e\n  525: ; exit point of _delay_us\n  526  ;;; /home/sdcc-builder/build/sdcc-build/orig/sdcc/src/pic14/gen.c:7535:genpic14Code *{*\n  527  \n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/uart.asm:\n   18  \textern\t_cycle_eater\n   19  \textern\t_delay_ms\n   20: \textern\t_delay_us\n   21  \textern\t_Delay100TCYx\n   22  \textern\t_Delay10KTCYx\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/debug/production/_ext/1386521430/uart.lst:\n   34    0000                00018         extern  _cycle_eater\n   35    0000                00019         extern  _delay_ms\n   36:   0000                00020         extern  _delay_us\n   37    0000                00021         extern  _Delay100TCYx\n   38    0000                00022         extern  _Delay10KTCYx\n   ..\n  726  _cycle_eater                      EXTERNAL      00000000              0\n  727  _delay_ms                         EXTERNAL      00000000              0\n  728: _delay_us                         EXTERNAL      00000000              0\n  729  _dvar                             EXTERNAL      00000000              0\n  730  _uart_brg                         EXTERNAL      00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/release/production/_ext/1386521430/delay.asm:\n   34  ; global declarations\n   35  ;--------------------------------------------------------\n   36: \tglobal\t_delay_us\n   37  \tglobal\t_delay_ms\n   38  \n   ..\n  177  ;   r0x1004\n  178  ;; Starting pCode block\n  179: S_delay__delay_us\tcode\n  180: _delay_us:\n  181  ; 2 exit points\n  182: ;\t.line\t5; \"../../../lib/delay.c\"\tdelay_us(unsigned char x) {\n  183  \tBANKSEL\tr0x1004\n  184  \tMOVWF\tr0x1004\n  ...\n  196  ;\t.line\t8; \"../../../lib/delay.c\"\t}\n  197  \tRETURN\t\n  198: ; exit point of _delay_us\n  199  \n  200  \n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/release/production/_ext/1386521430/delay.lst:\n   50                        00034 ; global declarations\n   51                        00035 ;--------------------------------------------------------\n   52:   0000                00036         global  _delay_us\n   53    0000                00037         global  _delay_ms\n   54                        00038 \n   ..\n  211                        00177 ;   r0x1004\n  212                        00178 ;; Starting pCode block\n  213:                       00179 S_delay__delay_us       code\n  214: 0000                  00180 _delay_us:\n  215                        00181 ; 2 exit points\n  216:                       00182 ;       .line   5; \"../../../lib/delay.c\"       delay_us(unsigned char x) {\n  217  0000   0??? 0???      00183         BANKSEL r0x1004\n  218  0002   00??           00184         MOVWF   r0x1004\n  ...\n  230                        00196 ;       .line   8; \"../../../lib/delay.c\"       }\n  231  000C   0008           00197         RETURN  \n  232:                       00198 ; exit point of _delay_us\n  233                        00199 \n  234                        00200 \n  ...\n  690  _cycle_eater                      EXTERNAL      00000000              0\n  691  _delay_ms                         GLOBAL        00000000              0\n  692: _delay_us                         GLOBAL        00000000              0\n  693  _dvar                             EXTERNAL      00000000              0\n  694  r0x1000                           STATIC        00000002              2\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/release/production/_ext/1386521430/uart.asm:\n   18  \textern\t_cycle_eater\n   19  \textern\t_delay_ms\n   20: \textern\t_delay_us\n   21  \textern\t_Delay100TCYx\n   22  \textern\t_Delay10KTCYx\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic16/blinktest_16f876a_sdcc.X/build/release/production/_ext/1386521430/uart.lst:\n   34    0000                00018         extern  _cycle_eater\n   35    0000                00019         extern  _delay_ms\n   36:   0000                00020         extern  _delay_us\n   37    0000                00021         extern  _Delay100TCYx\n   38    0000                00022         extern  _Delay10KTCYx\n   ..\n  726  _cycle_eater                      EXTERNAL      00000000              0\n  727  _delay_ms                         EXTERNAL      00000000              0\n  728: _delay_us                         EXTERNAL      00000000              0\n  729  _dvar                             EXTERNAL      00000000              0\n  730  _uart_brg                         EXTERNAL      00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f14k50_sdcc.X/build/debug/production/_ext/1386521430/delay.asm:\n   15  ; public variables in this module\n   16  ;--------------------------------------------------------\n   17: \tglobal\t_delay_us\n   18  \tglobal\t_delay_ms\n   19  \n   ..\n  127  \n  128  ; ; Starting pCode block\n  129: S_delay__delay_us\tcode\n  130: _delay_us:\n  131: \t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  132  \tMOVFF\tFSR2L, POSTDEC1\n  133  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f14k50_sdcc.X/build/debug/production/_ext/1386521430/delay.lst:\n   21                        00015 ; public variables in this module\n   22                        00016 ;--------------------------------------------------------\n   23:   0000                00017         global  _delay_us\n   24    0000                00018         global  _delay_ms\n   25                        00019 \n   ..\n  145                        00127 \n  146                        00128 ; ; Starting pCode block\n  147:                       00129 S_delay__delay_us       code\n  148: 000000                00130 _delay_us:\n  149:                       00131         .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  150  000000 CFD9 FFE5      00132         MOVFF   FSR2L, POSTDEC1\n  151  000004 CFE1 FFD9      00133         MOVFF   FSR1L, FSR2L\n  ...\n  260  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  261  _delay_ms                         GLOBAL        00000000              0\n  262: _delay_us                         GLOBAL        00000000              0\n  263  _dvar                             EXTERNAL      00000000              0\n  264  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f14k50_sdcc.X/dist/debug/production/blinktest_18f14k50_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f14k50_sdcc.X/dist/debug/production/blinktest_18f14k50_sdcc.X.production.map:\n   25           S_random__random       code   0x000e50    program   0x000052\n   26     S_softpwm__softpwm_set       code   0x000ea2    program   0x000048\n   27:         S_delay__delay_us       code   0x000eea    program   0x000026\n   28      S_gptrget1___gptrget1       code   0x000f10    program   0x000022\n   29   S_blinktest__dummy_putch       code   0x000f32    program   0x00001a\n   ..\n  426        _comparator_disable   0x000f98    program     extern ../../../lib/comparator.c\n  427                  _delay_ms   0x000c2e    program     extern ../../../lib/delay.c\n  428:                 _delay_us   0x000eea    program     extern ../../../lib/delay.c\n  429               _dummy_putch   0x000f32    program     static ../../../blinktest.c\n  430                     _hsecs   0x000097       data     extern ../../../blinktest.c\n  ...\n  680                    _random   0x000e50    program     extern ../../../lib/random.c\n  681               _softpwm_set   0x000ea2    program     extern ../../../lib/softpwm.c\n  682:                 _delay_us   0x000eea    program     extern ../../../lib/delay.c\n  683                 _00105_DS_   0x000efc    program     static ../../../lib/delay.c\n  684                 _00107_DS_   0x000f04    program     static ../../../lib/delay.c\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/build/debug/production/_ext/1386521430/delay.asm:\n   15  ; public variables in this module\n   16  ;--------------------------------------------------------\n   17: \tglobal\t_delay_us\n   18  \tglobal\t_delay_ms\n   19  \n   ..\n  127  \n  128  ; ; Starting pCode block\n  129: S_delay__delay_us\tcode\n  130: _delay_us:\n  131: \t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  132  \tMOVFF\tFSR2L, POSTDEC1\n  133  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/build/debug/production/_ext/1386521430/delay.lst:\n   21                        00015 ; public variables in this module\n   22                        00016 ;--------------------------------------------------------\n   23:   0000                00017         global  _delay_us\n   24    0000                00018         global  _delay_ms\n   25                        00019 \n   ..\n  145                        00127 \n  146                        00128 ; ; Starting pCode block\n  147:                       00129 S_delay__delay_us       code\n  148: 000000                00130 _delay_us:\n  149:                       00131         .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  150  000000 CFD9 FFE5      00132         MOVFF   FSR2L, POSTDEC1\n  151  000004 CFE1 FFD9      00133         MOVFF   FSR1L, FSR2L\n  ...\n  260  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  261  _delay_ms                         GLOBAL        00000000              0\n  262: _delay_us                         GLOBAL        00000000              0\n  263  _dvar                             EXTERNAL      00000000              0\n  264  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/build/release/production/_ext/1386521430/delay.asm:\n   14  public\n   15  variables in this module;\n   16: --------------------------------------------------------global _delay_us global _delay_ms\n   17  \n   18      ;\n   ..\n   67          ;\n   68      ;\n   69:     Starting pCode block S_delay__delay_us code _delay_us :.line 5;\n   70:     ../../../ lib / delay.c delay_us(unsigned char x) {\n   71        MOVFF FSR2L, POSTDEC1 MOVFF FSR1L, FSR2L MOVFF r0x00, POSTDEC1 MOVLW 0x02 MOVFF PLUSW2, r0x00 _00105_DS_ :.line 6;\n   72        ../../../ lib / delay.c while(x > 0) x--;\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/build/release/production/_ext/1386521430/delay.lst:\n   21                        00015 ; public variables in this module\n   22                        00016 ;--------------------------------------------------------\n   23:   0000                00017         global  _delay_us\n   24    0000                00018         global  _delay_ms\n   25                        00019 \n   ..\n  150                        00127 \n  151                        00128 ; ; Starting pCode block\n  152:                       00129 S_delay__delay_us       code\n  153: 000000                00130 _delay_us:\n  154:                       00131         .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  155  000000 CFD9 FFE5      00132         MOVFF   FSR2L, POSTDEC1\n  156  000004 CFE1 FFD9      00133         MOVFF   FSR1L, FSR2L\n  ...\n  223  __VECTOR_RESET                    00000000\n  224  _delay_ms                         00000000\n  225: _delay_us                         00000000\n  226  _dvar                             00000000\n  227  r0x00                             00000000\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/dist/debug/production/blinktest_18f2550_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/dist/debug/production/blinktest_18f2550_sdcc.X.production.map:\n   36           S_random__random       code   0x000e66    program   0x000052\n   37     S_softpwm__softpwm_set       code   0x000eb8    program   0x000048\n   38:         S_delay__delay_us       code   0x000f00    program   0x000026\n   39      S_gptrget1___gptrget1       code   0x000f26    program   0x000022\n   40   S_blinktest__dummy_putch       code   0x000f48    program   0x00001a\n   ..\n  437        _comparator_disable   0x000fae    program     extern ../../../lib/comparator.c\n  438                  _delay_ms   0x000c44    program     extern ../../../lib/delay.c\n  439:                 _delay_us   0x000f00    program     extern ../../../lib/delay.c\n  440               _dummy_putch   0x000f48    program     static ../../../blinktest.c\n  441                     _hsecs   0x000097       data     extern ../../../blinktest.c\n  ...\n  691                    _random   0x000e66    program     extern ../../../lib/random.c\n  692               _softpwm_set   0x000eb8    program     extern ../../../lib/softpwm.c\n  693:                 _delay_us   0x000f00    program     extern ../../../lib/delay.c\n  694                 _00105_DS_   0x000f12    program     static ../../../lib/delay.c\n  695                 _00107_DS_   0x000f1a    program     static ../../../lib/delay.c\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/dist/release/production/blinktest_18f2550_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f2550_sdcc.X/dist/release/production/blinktest_18f2550_sdcc.X.production.map:\n   25           S_random__random       code   0x000e98    program   0x000052\n   26     S_softpwm__softpwm_set       code   0x000eea    program   0x000048\n   27:         S_delay__delay_us       code   0x000f32    program   0x000026\n   28      S_gptrget1___gptrget1       code   0x000f58    program   0x000022\n   29   S_blinktest__dummy_putch       code   0x000f7a    program   0x00001a\n   ..\n  415        _comparator_disable   0x000fe0    program     extern ../../../lib/comparator.c\n  416                  _delay_ms   0x000c76    program     extern ../../../lib/delay.c\n  417:                 _delay_us   0x000f32    program     extern ../../../lib/delay.c\n  418               _dummy_putch   0x000f7a    program     static ../../../blinktest.c\n  419                     _hsecs   0x000097       data     extern ../../../blinktest.c\n  ...\n  669                    _random   0x000e98    program     extern ../../../lib/random.c\n  670               _softpwm_set   0x000eea    program     extern ../../../lib/softpwm.c\n  671:                 _delay_us   0x000f32    program     extern ../../../lib/delay.c\n  672                 _00105_DS_   0x000f44    program     static ../../../lib/delay.c\n  673                 _00107_DS_   0x000f4c    program     static ../../../lib/delay.c\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k22_sdcc.X/build/debug/production/_ext/1386521430/delay.asm:\n   15  ; public variables in this module\n   16  ;--------------------------------------------------------\n   17: \tglobal\t_delay_us\n   18  \tglobal\t_delay_ms\n   19  \n   ..\n  127  \n  128  ; ; Starting pCode block\n  129: S_delay__delay_us\tcode\n  130: _delay_us:\n  131: \t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  132  \tMOVFF\tFSR2L, POSTDEC1\n  133  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k22_sdcc.X/build/debug/production/_ext/1386521430/delay.lst:\n   21                        00015 ; public variables in this module\n   22                        00016 ;--------------------------------------------------------\n   23:   0000                00017         global  _delay_us\n   24    0000                00018         global  _delay_ms\n   25                        00019 \n   ..\n  145                        00127 \n  146                        00128 ; ; Starting pCode block\n  147:                       00129 S_delay__delay_us       code\n  148: 000000                00130 _delay_us:\n  149:                       00131         .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  150  000000 CFD9 FFE5      00132         MOVFF   FSR2L, POSTDEC1\n  151  000004 CFE1 FFD9      00133         MOVFF   FSR1L, FSR2L\n  ...\n  260  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  261  _delay_ms                         GLOBAL        00000000              0\n  262: _delay_us                         GLOBAL        00000000              0\n  263  _dvar                             EXTERNAL      00000000              0\n  264  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k22_sdcc.X/dist/debug/production/blinktest_18f25k22_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k22_sdcc.X/dist/debug/production/blinktest_18f25k22_sdcc.X.production.map:\n   36           S_random__random       code   0x000e5c    program   0x000052\n   37     S_softpwm__softpwm_set       code   0x000eae    program   0x000048\n   38:         S_delay__delay_us       code   0x000ef6    program   0x000026\n   39      S_gptrget1___gptrget1       code   0x000f1c    program   0x000022\n   40   S_blinktest__dummy_putch       code   0x000f3e    program   0x00001a\n   ..\n  587        _comparator_disable   0x000fa4    program     extern ../../../lib/comparator.c\n  588                  _delay_ms   0x000c3a    program     extern ../../../lib/delay.c\n  589:                 _delay_us   0x000ef6    program     extern ../../../lib/delay.c\n  590               _dummy_putch   0x000f3e    program     static ../../../blinktest.c\n  591                     _hsecs   0x000097       data     extern ../../../blinktest.c\n  ...\n  841                    _random   0x000e5c    program     extern ../../../lib/random.c\n  842               _softpwm_set   0x000eae    program     extern ../../../lib/softpwm.c\n  843:                 _delay_us   0x000ef6    program     extern ../../../lib/delay.c\n  844                 _00105_DS_   0x000f08    program     static ../../../lib/delay.c\n  845                 _00107_DS_   0x000f10    program     static ../../../lib/delay.c\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/build/debug/production/_ext/1386521430/delay.asm:\n   15  ; public variables in this module\n   16  ;--------------------------------------------------------\n   17: \tglobal\t_delay_us\n   18  \tglobal\t_delay_ms\n   19  \n   ..\n  127  \n  128  ; ; Starting pCode block\n  129: S_delay__delay_us\tcode\n  130: _delay_us:\n  131: \t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  132  \tMOVFF\tFSR2L, POSTDEC1\n  133  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/build/debug/production/_ext/1386521430/delay.lst:\n   21                        00015 ; public variables in this module\n   22                        00016 ;--------------------------------------------------------\n   23:   0000                00017         global  _delay_us\n   24    0000                00018         global  _delay_ms\n   25                        00019 \n   ..\n  145                        00127 \n  146                        00128 ; ; Starting pCode block\n  147:                       00129 S_delay__delay_us       code\n  148: 000000                00130 _delay_us:\n  149:                       00131         .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  150  000000 CFD9 FFE5      00132         MOVFF   FSR2L, POSTDEC1\n  151  000004 CFE1 FFD9      00133         MOVFF   FSR1L, FSR2L\n  ...\n  260  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  261  _delay_ms                         GLOBAL        00000000              0\n  262: _delay_us                         GLOBAL        00000000              0\n  263  _dvar                             EXTERNAL      00000000              0\n  264  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/build/release/production/_ext/1386521430/delay.asm:\n   12  ; public variables in this module\n   13  ;--------------------------------------------------------\n   14: \tglobal\t_delay_us\n   15  \tglobal\t_delay_ms\n   16  \n   ..\n  124  \n  125  ; ; Starting pCode block\n  126: S_delay__delay_us\tcode\n  127: _delay_us:\n  128: ;\t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  129  \tMOVFF\tFSR2L, POSTDEC1\n  130  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/build/release/production/_ext/1386521430/delay.lst:\n   18                        00012 ; public variables in this module\n   19                        00013 ;--------------------------------------------------------\n   20:   0000                00014         global  _delay_us\n   21    0000                00015         global  _delay_ms\n   22                        00016 \n   ..\n  142                        00124 \n  143                        00125 ; ; Starting pCode block\n  144:                       00126 S_delay__delay_us       code\n  145: 000000                00127 _delay_us:\n  146:                       00128 ;       .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  147  000000 CFD9 FFE5      00129         MOVFF   FSR2L, POSTDEC1\n  148  000004 CFE1 FFD9      00130         MOVFF   FSR1L, FSR2L\n  ...\n  257  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  258  _delay_ms                         GLOBAL        00000000              0\n  259: _delay_us                         GLOBAL        00000000              0\n  260  _dvar                             EXTERNAL      00000000              0\n  261  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/dist/debug/production/blinktest_18f25k50_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/dist/debug/production/blinktest_18f25k50_sdcc.X.production.map:\n   41           S_random__random       code   0x00114a    program   0x000052\n   42     S_softpwm__softpwm_set       code   0x00119c    program   0x000048\n   43:         S_delay__delay_us       code   0x0011e4    program   0x000026\n   44      S_gptrget1___gptrget1       code   0x00120a    program   0x000022\n   45    S_softser__softser_init       code   0x00122c    program   0x00001e\n   ..\n  571        _comparator_disable   0x0012ce    program     extern ../../../lib/comparator.c\n  572                  _delay_ms   0x000c8c    program     extern ../../../lib/delay.c\n  573:                 _delay_us   0x0011e4    program     extern ../../../lib/delay.c\n  574               _dummy_putch   0x00124a    program     static ../../../blinktest.c\n  575                     _hsecs   0x000097       data     extern ../../../blinktest.c\n  ...\n 1197                    _random   0x00114a    program     extern ../../../lib/random.c\n 1198               _softpwm_set   0x00119c    program     extern ../../../lib/softpwm.c\n 1199:                 _delay_us   0x0011e4    program     extern ../../../lib/delay.c\n 1200                 _00105_DS_   0x0011f6    program     static ../../../lib/delay.c\n 1201                 _00107_DS_   0x0011fe    program     static ../../../lib/delay.c\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/dist/release/production/blinktest_18f25k50_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/dist/release/production/blinktest_18f25k50_sdcc.X.production.lst:\n  392                                             ; public variables in this module\n  393                                             ;--------------------------------------------------------\n  394:                                            \tglobal\t_delay_us\n  395                                             \tglobal\t_delay_ms\n  396  \n  ...\n  519  \n  520                                             ; ; Starting pCode block\n  521:                                            S_delay__delay_us\tcode\n  522:                                            _delay_us:\n  523:                                            ;\t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  524  0011e4   cfd9     movff   0xfd9, 0xfe5     \tMOVFF\tFSR2L, POSTDEC1\n  525  0011e6   ffe5\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/blinktest_18f25k50_sdcc.X/dist/release/production/blinktest_18f25k50_sdcc.X.production.map:\n   41           S_random__random       code   0x00114a    program   0x000052\n   42     S_softpwm__softpwm_set       code   0x00119c    program   0x000048\n   43:         S_delay__delay_us       code   0x0011e4    program   0x000026\n   44      S_gptrget1___gptrget1       code   0x00120a    program   0x000022\n   45    S_softser__softser_init       code   0x00122c    program   0x00001e\n   ..\n  571        _comparator_disable   0x0012ce    program     extern build/release/production/_ext/1386521430/comparator.asm\n  572                  _delay_ms   0x000c8c    program     extern build/release/production/_ext/1386521430/delay.asm\n  573:                 _delay_us   0x0011e4    program     extern build/release/production/_ext/1386521430/delay.asm\n  574               _dummy_putch   0x00124a    program     static build/release/production/_ext/2124829536/blinktest.asm\n  575                     _hsecs   0x000097       data     extern build/release/production/_ext/2124829536/blinktest.asm\n  ...\n 1197                    _random   0x00114a    program     extern build/release/production/_ext/1386521430/random.asm\n 1198               _softpwm_set   0x00119c    program     extern build/release/production/_ext/1386521430/softpwm.asm\n 1199:                 _delay_us   0x0011e4    program     extern build/release/production/_ext/1386521430/delay.asm\n 1200                 _00105_DS_   0x0011f6    program     static build/release/production/_ext/1386521430/delay.asm\n 1201                 _00107_DS_   0x0011fe    program     static build/release/production/_ext/1386521430/delay.asm\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/seg7test_18f25k50_sdcc.X/build/release/production/_ext/1386521430/delay.asm:\n   12  ; public variables in this module\n   13  ;--------------------------------------------------------\n   14: \tglobal\t_delay_us\n   15  \tglobal\t_delay_ms\n   16  \n   ..\n  124  \n  125  ; ; Starting pCode block\n  126: S_delay__delay_us\tcode\n  127: _delay_us:\n  128: ;\t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  129  \tMOVFF\tFSR2L, POSTDEC1\n  130  \tMOVFF\tFSR1L, FSR2L\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/seg7test_18f25k50_sdcc.X/build/release/production/_ext/1386521430/delay.lst:\n   18                        00012 ; public variables in this module\n   19                        00013 ;--------------------------------------------------------\n   20:   0000                00014         global  _delay_us\n   21    0000                00015         global  _delay_ms\n   22                        00016 \n   ..\n  142                        00124 \n  143                        00125 ; ; Starting pCode block\n  144:                       00126 S_delay__delay_us       code\n  145: 000000                00127 _delay_us:\n  146:                       00128 ;       .line   5; ../../../lib/delay.c delay_us(unsigned char x) {\n  147  000000 CFD9 FFE5      00129         MOVFF   FSR2L, POSTDEC1\n  148  000004 CFE1 FFD9      00130         MOVFF   FSR1L, FSR2L\n  ...\n  257  __WHILE_LOOP_COUNT_MAX            CONSTANT      000000FF            255\n  258  _delay_ms                         GLOBAL        00000000              0\n  259: _delay_us                         GLOBAL        00000000              0\n  260  _dvar                             EXTERNAL      00000000              0\n  261  r0x00                             STATIC        00000000              0\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/seg7test_18f25k50_sdcc.X/dist/release/production/seg7test_18f25k50_sdcc.X.production.cof:\n    <binary>\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/seg7test_18f25k50_sdcc.X/dist/release/production/seg7test_18f25k50_sdcc.X.production.lst:\n  392                                             ; public variables in this module\n  393                                             ;--------------------------------------------------------\n  394:                                            \tglobal\t_delay_us\n  395                                             \tglobal\t_delay_ms\n  396  \n  ...\n  519  \n  520                                             ; ; Starting pCode block\n  521:                                            S_delay__delay_us\tcode\n  522:                                            _delay_us:\n  523:                                            ;\t.line\t5; ../../../lib/delay.c\tdelay_us(unsigned char x) {\n  524  000e1a   cfd9     movff   0xfd9, 0xfe5     \tMOVFF\tFSR2L, POSTDEC1\n  525  000e1c   ffe5\n\n/home/roman/Dokumente/Sources/pictest/build/mplabx-pic18/seg7test_18f25k50_sdcc.X/dist/release/production/seg7test_18f25k50_sdcc.X.production.map:\n   39           S_random__random       code   0x000d80    program   0x000052\n   40     S_softpwm__softpwm_set       code   0x000dd2    program   0x000048\n   41:         S_delay__delay_us       code   0x000e1a    program   0x000026\n   42      S_gptrget1___gptrget1       code   0x000e40    program   0x000022\n   43    S_softser__softser_init       code   0x000e62    program   0x00001e\n   ..\n  543        _comparator_disable   0x000eea    program     extern build/release/production/_ext/1386521430/comparator.asm\n  544                  _delay_ms   0x0008c2    program     extern build/release/production/_ext/1386521430/delay.asm\n  545:                 _delay_us   0x000e1a    program     extern build/release/production/_ext/1386521430/delay.asm\n  546                    _digits   0x000f14    program     extern build/release/production/_ext/2124829536/7segtest.asm\n  547              _display_bits   0x000064       data     extern build/release/production/_ext/2124829536/7segtest.asm\n  ...\n  816                    _random   0x000d80    program     extern build/release/production/_ext/1386521430/random.asm\n  817               _softpwm_set   0x000dd2    program     extern build/release/production/_ext/1386521430/softpwm.asm\n  818:                 _delay_us   0x000e1a    program     extern build/release/production/_ext/1386521430/delay.asm\n  819                 _00105_DS_   0x000e2c    program     static build/release/production/_ext/1386521430/delay.asm\n  820                 _00107_DS_   0x000e34    program     static build/release/production/_ext/1386521430/delay.asm\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.c:\n    3  #ifdef __SDCC\n    4  void\n    5: delay_us(unsigned char x) {\n    6    while(x > 0) x--;\n    7    __asm nop __endasm;\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.h:\n   13        DELAY_BIG_TCY(C);                                                                                                \\\n   14    } while(0)\n   15: #define __delay_us(X)                                                                                                  \\\n   16    do {                                                                                                                 \\\n   17      if(US_CYCLES(X) < 750)                                                                                             \\\n   ..\n   28  #else*/\n   29  #define __delay_ms delay_ms\n   30: #define __delay_us delay_us\n   31  #endif\n   32  \n   ..\n   36  #endif\n   37  #define delay_ms(n) __delay_ms(n)\n   38: #define delay_us(n) __delay_us(n)\n   39  #elif defined(__SDCC)\n   40  void delay_ms(unsigned int milliseconds);\n   41: void delay_us(unsigned char microseconds);\n   42  #else\n   43  void delay_ms(uint16_t milliseconds);\n   44: void delay_us(uint16_t microseconds);\n   45  #endif\n   46  \n\n/home/roman/Dokumente/Sources/pictest/lib/lcd44780.c:\n   25  #define lcd_pulse_enable()                                                                                             \\\n   26    EN_HIGH();                                                                                                           \\\n   27:   delay_us(4);                                                                                                         \\\n   28    EN_LOW();                                                                                                            \\\n   29:   delay_us(100);\n   30  \n   31  // -------------------------------------------------------------------------\n   ..\n   50  \n   51  #if DATABUS_MUX\n   52: //  delay_us(DATABUS_MUXDELAY);\n   53  #endif\n   54  \n   ..\n   87  \n   88  #if DATABUS_MUX\n   89: //  delay_us(DATABUS_MUXDELAY);\n   90  #endif\n   91  \n   ..\n  282    lcd_command(LCD_RETURNHOME);\n  283    delay_ms(2); // Wait for more than 4.1 ms\n  284:   // delay_us(2000);\n  285  }\n  286  #endif\n  ...\n  293    lcd_command(LCD_CLEARDISPLAY); // clear display, set cursor position to zero\n  294    delay_ms(2);                   // Wait for more than 4.1 ms\n  295:   // delay_us(2000);  // this command takes a long time! */\n  296  }\n  297  #endif\n  ...\n  441      /* second try */\n  442      lcd_write4bits(0x03);\n  443:     delay_us(150); // Wait more than 100 Œºs\n  444      /* third go! */\n  445      lcd_write4bits(0x03);\n  446:     delay_us(150); // Wait more than 100 Œºs\n  447      /* finally, set to 8-bit interface */\n  448      lcd_write4bits(0x02);\n  ...\n  459      lcd_command(LCD_FUNCTIONSET | LCD_function);\n  460      delay_ms(5); // Wait for more than 4.1 ms\n  461:     // delay_us(150);\n  462  \n  463      /* third go */\n\n/home/roman/Dokumente/Sources/pictest/lib/onewire.c:\n   52    DQ_TRIS = 0;\n   53  \n   54:   delay_us(488); // Min. 480uS\n   55  \n   56    DQ_TRIS = 1;\n   57  \n   58:   delay_us(72); // Takes 15 to 60uS for devices to respond\n   59  \n   60    presence = DQ_BIT;\n   61  \n   62:   delay_us(424); // Wait for end of timeslot\n   63  \n   64    return presence;\n   ..\n   72    DQ_TRIS = 0;\n   73  \n   74:   delay_us(3); // Added, 1uS min. Code relied on 8051 being slow.\n   75  \n   76    DQ_TRIS = 1;\n   77  \n   78:   delay_us(5); // Read within 15uS from start of time slot\n   79  \n   80    return DQ_BIT; // input(DQ);\n   ..\n   88  \n   89    if(bitval == 1) {\n   90:     delay_us(1); // 1uS min. Code relied on 8051 being slow.\n   91  \n   92      DQ_TRIS = 1;\n   93    }\n   94  \n   95:   delay_us(105); // Wait for end of timeslot\n   96  \n   97    DQ_TRIS = 1;\n   ..\n  108        val |= (0x01 << i);\n  109  \n  110:     delay_us(120); // To finish time slot\n  111    }\n  112  \n  ...\n  125      DQ_TRIS = 0;\n  126  \n  127:     delay_us(2);\n  128  \n  129      DQ_BIT = val & 1;\n  130      val >>= 1; // shift_right(&val, 1, 0);\n  131  \n  132:     delay_us(60);\n  133  \n  134      if((i == 7) && (power_on == 1)) {\n  ...\n  137        DQ_TRIS = 1;\n  138  \n  139:       delay_us(2);\n  140      }\n  141    }\n  ...\n  186        x = 2;\n  187  \n  188:     delay_us(120);\n  189  \n  190      if(ow_read_bit() == 1)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/Main.c:\n  125  \n  126      // Sample CH0\n  127:     __delay_us(10);\n  128      ADCON0bits.GO = 1;\n  129      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/Project Digital Thermometer/P01_Thermometer.X/Main.c:\n  127  \n  128      // Sample CH0\n  129:     __delay_us(10);\n  130      ADCON0bits.GO = 1;\n  131      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 13/Project WiFi Data Logger/P03_IoT_WiFi.X/Main.c:\n  335  \n  336    // Sample CH0\n  337:   __delay_us(10);\n  338    ADCON0bits.GO = 1;\n  339    while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 15/Project Temperature Controlled Fan/P04_Temp_Fan.X/Main.c:\n  211  \n  212      // Sample CH0\n  213:     __delay_us(10);\n  214      ADCON0bits.GO = 1;\n  215      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 7/Servo Motor/I04_Servo_Motor.X/Servo.c:\n   28    for(i = 0; i < 50; i++) {\n   29      RD0 = 1;\n   30:     __delay_us(700);\n   31      RD0 = 0;\n   32:     __delay_us(19300);\n   33    }\n   34  }\n   ..\n   49    for(i = 0; i < 50; i++) {\n   50      RD0 = 1;\n   51:     __delay_us(1700);\n   52      RD0 = 0;\n   53:     __delay_us(18300);\n   54    }\n   55  }\n   ..\n   70    for(i = 0; i < 50; i++) {\n   71      RD0 = 1;\n   72:     __delay_us(2600);\n   73      RD0 = 0;\n   74:     __delay_us(17400);\n   75    }\n   76  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 8/PWM/20_PWM.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/2x16 LCD/15_HD44780_LCD.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Digital Potentiometer/22_SPI.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/EEPROM/24_I2C1.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/GPS/I13_GPS.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Parallax Serial LCD/21_EUSART.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/TTS/I09_TTS.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/rpi3prog_test/hw_layer.c:\n   42      }\n   43  \n   44:     _delay_us(T_CKH);\n   45  \n   46      icsp_clk_low();\n   47  \n   48:     _delay_us(T_CKL);\n   49    }\n   50  \n   51    icsp_dat_low();\n   52  \n   53:   _delay_us(T_DLY);\n   54  }\n   55  \n   ..\n   65      icsp_clk_high();\n   66  \n   67:     _delay_us(T_CKH);\n   68  \n   69      icsp_clk_low();\n   ..\n   75      }\n   76  \n   77:     _delay_us(T_CKL);\n   78    }\n   79  \n   ..\n   81    icsp_dat_as_output();\n   82  \n   83:   _delay_us(T_DLY);\n   84  \n   85    return data;\n\n298 matches across 71 files\n\n\nSearching 1241 files for \"delay_us\" (regex)\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp-200.c:\n   64      LVP_C_LAT = 1;\n   65      b >>= 1; // shift right\n   66:     __delay_us(1);\n   67      LVP_C_LAT = 0;\n   68:     __delay_us(1);\n   69    }\n   70:   __delay_us(1);\n   71  }\n   72  \n   ..\n   83      LVP_C_LAT = 1;\n   84      w >>= 1; // shift right\n   85:     __delay_us(1);\n   86      LVP_C_LAT = 0;\n   87:     __delay_us(1);\n   88    }\n   89  }\n   ..\n  103      LVP_C_LAT = 1;\n  104      w >>= 1; // shift right\n  105:     __delay_us(1);\n  106      w |= (LVP_D_PORT) ? 0x8000 : 0; // Lsb first\n  107      LVP_C_LAT = 0;\n  108:     __delay_us(1);\n  109    }\n  110    return (w >> 1) & 0x3fff;\n  ...\n  119    sendWord(0x4D43);\n  120    LVP_C_LAT = 1;\n  121:   __delay_us(1);\n  122    LVP_C_LAT = 0;\n  123:   __delay_us(1);\n  124    delay(5);\n  125    lvp_address = 0;\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp.c:\n   61      ICSP_CLK = 1;\n   62      b <<= 1;\n   63:     __delay_us(1);\n   64      ICSP_CLK = 0;\n   65:     __delay_us(1);\n   66    }\n   67:   __delay_us(1);\n   68  }\n   69  \n   ..\n   82      ICSP_CLK = 1;\n   83      w <<= 1;\n   84:     __delay_us(1);\n   85      ICSP_CLK = 0;\n   86:     __delay_us(1);\n   87    }\n   88  }\n   ..\n   95      ICSP_CLK = 1;\n   96      b <<= 1;\n   97:     __delay_us(1);\n   98      b |= ICSP_DAT;\n   99      ICSP_CLK = 0;\n  100:     __delay_us(1);\n  101    }\n  102    return b;\n  ...\n  111      ICSP_CLK = 1;\n  112      w <<= 1;\n  113:     __delay_us(1);\n  114      w |= ICSP_DAT;\n  115      ICSP_CLK = 0;\n  116:     __delay_us(1);\n  117    }\n  118    return (w >> 1);\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.c:\n    3  #ifdef __SDCC\n    4  void\n    5: delay_us(unsigned char x) {\n    6    while(x > 0) x--;\n    7    __asm nop __endasm;\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.h:\n   13        DELAY_BIG_TCY(C);                                                                                                \\\n   14    } while(0)\n   15: #define __delay_us(X)                                                                                                  \\\n   16    do {                                                                                                                 \\\n   17      if(US_CYCLES(X) < 750)                                                                                             \\\n   ..\n   28  #else*/\n   29  #define __delay_ms delay_ms\n   30: #define __delay_us delay_us\n   31  #endif\n   32  \n   ..\n   36  #endif\n   37  #define delay_ms(n) __delay_ms(n)\n   38: #define delay_us(n) __delay_us(n)\n   39  #elif defined(__SDCC)\n   40  void delay_ms(unsigned int milliseconds);\n   41: void delay_us(unsigned char microseconds);\n   42  #else\n   43  void delay_ms(uint16_t milliseconds);\n   44: void delay_us(uint16_t microseconds);\n   45  #endif\n   46  \n\n/home/roman/Dokumente/Sources/pictest/lib/lcd44780.c:\n   25  #define lcd_pulse_enable()                                                                                             \\\n   26    EN_HIGH();                                                                                                           \\\n   27:   delay_us(4);                                                                                                         \\\n   28    EN_LOW();                                                                                                            \\\n   29:   delay_us(100);\n   30  \n   31  // -------------------------------------------------------------------------\n   ..\n   50  \n   51  #if DATABUS_MUX\n   52: //  delay_us(DATABUS_MUXDELAY);\n   53  #endif\n   54  \n   ..\n   87  \n   88  #if DATABUS_MUX\n   89: //  delay_us(DATABUS_MUXDELAY);\n   90  #endif\n   91  \n   ..\n  282    lcd_command(LCD_RETURNHOME);\n  283    delay_ms(2); // Wait for more than 4.1 ms\n  284:   // delay_us(2000);\n  285  }\n  286  #endif\n  ...\n  293    lcd_command(LCD_CLEARDISPLAY); // clear display, set cursor position to zero\n  294    delay_ms(2);                   // Wait for more than 4.1 ms\n  295:   // delay_us(2000);  // this command takes a long time! */\n  296  }\n  297  #endif\n  ...\n  441      /* second try */\n  442      lcd_write4bits(0x03);\n  443:     delay_us(150); // Wait more than 100 Œºs\n  444      /* third go! */\n  445      lcd_write4bits(0x03);\n  446:     delay_us(150); // Wait more than 100 Œºs\n  447      /* finally, set to 8-bit interface */\n  448      lcd_write4bits(0x02);\n  ...\n  459      lcd_command(LCD_FUNCTIONSET | LCD_function);\n  460      delay_ms(5); // Wait for more than 4.1 ms\n  461:     // delay_us(150);\n  462  \n  463      /* third go */\n\n/home/roman/Dokumente/Sources/pictest/lib/onewire.c:\n   52    DQ_TRIS = 0;\n   53  \n   54:   delay_us(488); // Min. 480uS\n   55  \n   56    DQ_TRIS = 1;\n   57  \n   58:   delay_us(72); // Takes 15 to 60uS for devices to respond\n   59  \n   60    presence = DQ_BIT;\n   61  \n   62:   delay_us(424); // Wait for end of timeslot\n   63  \n   64    return presence;\n   ..\n   72    DQ_TRIS = 0;\n   73  \n   74:   delay_us(3); // Added, 1uS min. Code relied on 8051 being slow.\n   75  \n   76    DQ_TRIS = 1;\n   77  \n   78:   delay_us(5); // Read within 15uS from start of time slot\n   79  \n   80    return DQ_BIT; // input(DQ);\n   ..\n   88  \n   89    if(bitval == 1) {\n   90:     delay_us(1); // 1uS min. Code relied on 8051 being slow.\n   91  \n   92      DQ_TRIS = 1;\n   93    }\n   94  \n   95:   delay_us(105); // Wait for end of timeslot\n   96  \n   97    DQ_TRIS = 1;\n   ..\n  108        val |= (0x01 << i);\n  109  \n  110:     delay_us(120); // To finish time slot\n  111    }\n  112  \n  ...\n  125      DQ_TRIS = 0;\n  126  \n  127:     delay_us(2);\n  128  \n  129      DQ_BIT = val & 1;\n  130      val >>= 1; // shift_right(&val, 1, 0);\n  131  \n  132:     delay_us(60);\n  133  \n  134      if((i == 7) && (power_on == 1)) {\n  ...\n  137        DQ_TRIS = 1;\n  138  \n  139:       delay_us(2);\n  140      }\n  141    }\n  ...\n  186        x = 2;\n  187  \n  188:     delay_us(120);\n  189  \n  190      if(ow_read_bit() == 1)\n\n/home/roman/Dokumente/Sources/pictest/pictest.c:\n  545    BSTRB_TRIS = INPUT;\n  546  \n  547:   delay_us(100);\n  548  \n  549    return bits;\n\n/home/roman/Dokumente/Sources/pictest/pictest2.c:\n   74    BSTRB_TRIS = INPUT;\n   75  \n   76:   delay_us(100);\n   77  \n   78    return bits;\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/Main.c:\n  125  \n  126      // Sample CH0\n  127:     __delay_us(10);\n  128      ADCON0bits.GO = 1;\n  129      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/Project Digital Thermometer/P01_Thermometer.X/Main.c:\n  127  \n  128      // Sample CH0\n  129:     __delay_us(10);\n  130      ADCON0bits.GO = 1;\n  131      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 13/Project WiFi Data Logger/P03_IoT_WiFi.X/Main.c:\n  335  \n  336    // Sample CH0\n  337:   __delay_us(10);\n  338    ADCON0bits.GO = 1;\n  339    while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 15/Project Temperature Controlled Fan/P04_Temp_Fan.X/Main.c:\n  211  \n  212      // Sample CH0\n  213:     __delay_us(10);\n  214      ADCON0bits.GO = 1;\n  215      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 7/Servo Motor/I04_Servo_Motor.X/Servo.c:\n   28    for(i = 0; i < 50; i++) {\n   29      RD0 = 1;\n   30:     __delay_us(700);\n   31      RD0 = 0;\n   32:     __delay_us(19300);\n   33    }\n   34  }\n   ..\n   49    for(i = 0; i < 50; i++) {\n   50      RD0 = 1;\n   51:     __delay_us(1700);\n   52      RD0 = 0;\n   53:     __delay_us(18300);\n   54    }\n   55  }\n   ..\n   70    for(i = 0; i < 50; i++) {\n   71      RD0 = 1;\n   72:     __delay_us(2600);\n   73      RD0 = 0;\n   74:     __delay_us(17400);\n   75    }\n   76  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 8/PWM/20_PWM.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/2x16 LCD/15_HD44780_LCD.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Digital Potentiometer/22_SPI.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/EEPROM/24_I2C1.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/GPS/I13_GPS.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Parallax Serial LCD/21_EUSART.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/TTS/I09_TTS.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/rpi3prog_test/hw_layer.c:\n   42      }\n   43  \n   44:     _delay_us(T_CKH);\n   45  \n   46      icsp_clk_low();\n   47  \n   48:     _delay_us(T_CKL);\n   49    }\n   50  \n   51    icsp_dat_low();\n   52  \n   53:   _delay_us(T_DLY);\n   54  }\n   55  \n   ..\n   65      icsp_clk_high();\n   66  \n   67:     _delay_us(T_CKH);\n   68  \n   69      icsp_clk_low();\n   ..\n   75      }\n   76  \n   77:     _delay_us(T_CKL);\n   78    }\n   79  \n   ..\n   81    icsp_dat_as_output();\n   82  \n   83:   _delay_us(T_DLY);\n   84  \n   85    return data;\n\n81 matches across 22 files\n\n\nSearching 1241 files for \"delay_us\" (regex)\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp-200.c:\n   64      LVP_C_LAT = 1;\n   65      b >>= 1; // shift right\n   66:     __delay_us(1);\n   67      LVP_C_LAT = 0;\n   68:     __delay_us(1);\n   69    }\n   70:   __delay_us(1);\n   71  }\n   72  \n   ..\n   83      LVP_C_LAT = 1;\n   84      w >>= 1; // shift right\n   85:     __delay_us(1);\n   86      LVP_C_LAT = 0;\n   87:     __delay_us(1);\n   88    }\n   89  }\n   ..\n  103      LVP_C_LAT = 1;\n  104      w >>= 1; // shift right\n  105:     __delay_us(1);\n  106      w |= (LVP_D_PORT) ? 0x8000 : 0; // Lsb first\n  107      LVP_C_LAT = 0;\n  108:     __delay_us(1);\n  109    }\n  110    return (w >> 1) & 0x3fff;\n  ...\n  119    sendWord(0x4D43);\n  120    LVP_C_LAT = 1;\n  121:   __delay_us(1);\n  122    LVP_C_LAT = 0;\n  123:   __delay_us(1);\n  124    delay(5);\n  125    lvp_address = 0;\n\n/home/roman/Dokumente/Sources/pictest/bootloaders/XPRESS-Bootloader/MPLAB.X/lvp.c:\n   61      ICSP_CLK = 1;\n   62      b <<= 1;\n   63:     __delay_us(1);\n   64      ICSP_CLK = 0;\n   65:     __delay_us(1);\n   66    }\n   67:   __delay_us(1);\n   68  }\n   69  \n   ..\n   82      ICSP_CLK = 1;\n   83      w <<= 1;\n   84:     __delay_us(1);\n   85      ICSP_CLK = 0;\n   86:     __delay_us(1);\n   87    }\n   88  }\n   ..\n   95      ICSP_CLK = 1;\n   96      b <<= 1;\n   97:     __delay_us(1);\n   98      b |= ICSP_DAT;\n   99      ICSP_CLK = 0;\n  100:     __delay_us(1);\n  101    }\n  102    return b;\n  ...\n  111      ICSP_CLK = 1;\n  112      w <<= 1;\n  113:     __delay_us(1);\n  114      w |= ICSP_DAT;\n  115      ICSP_CLK = 0;\n  116:     __delay_us(1);\n  117    }\n  118    return (w >> 1);\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.c:\n    3  #ifdef __SDCC\n    4  void\n    5: delay_us(unsigned char x) {\n    6    while(x > 0) x--;\n    7    __asm nop __endasm;\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.h:\n   13        DELAY_BIG_TCY(C);                                                                                                \\\n   14    } while(0)\n   15: #define __delay_us(X)                                                                                                  \\\n   16    do {                                                                                                                 \\\n   17      if(US_CYCLES(X) < 750)                                                                                             \\\n   ..\n   28  #else*/\n   29  #define __delay_ms delay_ms\n   30: #define __delay_us delay_us\n   31  #endif\n   32  \n   ..\n   36  #endif\n   37  #define delay_ms(n) __delay_ms(n)\n   38: #define delay_us(n) __delay_us(n)\n   39  #elif defined(__SDCC)\n   40  void delay_ms(unsigned int milliseconds);\n   41: void delay_us(unsigned char microseconds);\n   42  #else\n   43  void delay_ms(uint16_t milliseconds);\n   44: void delay_us(uint16_t microseconds);\n   45  #endif\n   46  \n\n/home/roman/Dokumente/Sources/pictest/lib/lcd44780.c:\n   25  #define lcd_pulse_enable()                                                                                             \\\n   26    EN_HIGH();                                                                                                           \\\n   27:   delay_us(4);                                                                                                         \\\n   28    EN_LOW();                                                                                                            \\\n   29:   delay_us(100);\n   30  \n   31  // -------------------------------------------------------------------------\n   ..\n   50  \n   51  #if DATABUS_MUX\n   52: //  delay_us(DATABUS_MUXDELAY);\n   53  #endif\n   54  \n   ..\n   87  \n   88  #if DATABUS_MUX\n   89: //  delay_us(DATABUS_MUXDELAY);\n   90  #endif\n   91  \n   ..\n  282    lcd_command(LCD_RETURNHOME);\n  283    delay_ms(2); // Wait for more than 4.1 ms\n  284:   // delay_us(2000);\n  285  }\n  286  #endif\n  ...\n  293    lcd_command(LCD_CLEARDISPLAY); // clear display, set cursor position to zero\n  294    delay_ms(2);                   // Wait for more than 4.1 ms\n  295:   // delay_us(2000);  // this command takes a long time! */\n  296  }\n  297  #endif\n  ...\n  441      /* second try */\n  442      lcd_write4bits(0x03);\n  443:     delay_us(150); // Wait more than 100 Œºs\n  444      /* third go! */\n  445      lcd_write4bits(0x03);\n  446:     delay_us(150); // Wait more than 100 Œºs\n  447      /* finally, set to 8-bit interface */\n  448      lcd_write4bits(0x02);\n  ...\n  459      lcd_command(LCD_FUNCTIONSET | LCD_function);\n  460      delay_ms(5); // Wait for more than 4.1 ms\n  461:     // delay_us(150);\n  462  \n  463      /* third go */\n\n/home/roman/Dokumente/Sources/pictest/lib/onewire.c:\n   52    DQ_TRIS = 0;\n   53  \n   54:   delay_us(488); // Min. 480uS\n   55  \n   56    DQ_TRIS = 1;\n   57  \n   58:   delay_us(72); // Takes 15 to 60uS for devices to respond\n   59  \n   60    presence = DQ_BIT;\n   61  \n   62:   delay_us(424); // Wait for end of timeslot\n   63  \n   64    return presence;\n   ..\n   72    DQ_TRIS = 0;\n   73  \n   74:   delay_us(3); // Added, 1uS min. Code relied on 8051 being slow.\n   75  \n   76    DQ_TRIS = 1;\n   77  \n   78:   delay_us(5); // Read within 15uS from start of time slot\n   79  \n   80    return DQ_BIT; // input(DQ);\n   ..\n   88  \n   89    if(bitval == 1) {\n   90:     delay_us(1); // 1uS min. Code relied on 8051 being slow.\n   91  \n   92      DQ_TRIS = 1;\n   93    }\n   94  \n   95:   delay_us(105); // Wait for end of timeslot\n   96  \n   97    DQ_TRIS = 1;\n   ..\n  108        val |= (0x01 << i);\n  109  \n  110:     delay_us(120); // To finish time slot\n  111    }\n  112  \n  ...\n  125      DQ_TRIS = 0;\n  126  \n  127:     delay_us(2);\n  128  \n  129      DQ_BIT = val & 1;\n  130      val >>= 1; // shift_right(&val, 1, 0);\n  131  \n  132:     delay_us(60);\n  133  \n  134      if((i == 7) && (power_on == 1)) {\n  ...\n  137        DQ_TRIS = 1;\n  138  \n  139:       delay_us(2);\n  140      }\n  141    }\n  ...\n  186        x = 2;\n  187  \n  188:     delay_us(120);\n  189  \n  190      if(ow_read_bit() == 1)\n\n/home/roman/Dokumente/Sources/pictest/pictest.c:\n  545    BSTRB_TRIS = INPUT;\n  546  \n  547:   delay_us(100);\n  548  \n  549    return bits;\n\n/home/roman/Dokumente/Sources/pictest/pictest2.c:\n   74    BSTRB_TRIS = INPUT;\n   75  \n   76:   delay_us(100);\n   77  \n   78    return bits;\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/ADC/16_ADC.X/Main.c:\n  125  \n  126      // Sample CH0\n  127:     __delay_us(10);\n  128      ADCON0bits.GO = 1;\n  129      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 11/Project Digital Thermometer/P01_Thermometer.X/Main.c:\n  127  \n  128      // Sample CH0\n  129:     __delay_us(10);\n  130      ADCON0bits.GO = 1;\n  131      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 13/Project WiFi Data Logger/P03_IoT_WiFi.X/Main.c:\n  335  \n  336    // Sample CH0\n  337:   __delay_us(10);\n  338    ADCON0bits.GO = 1;\n  339    while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 15/Project Temperature Controlled Fan/P04_Temp_Fan.X/Main.c:\n  211  \n  212      // Sample CH0\n  213:     __delay_us(10);\n  214      ADCON0bits.GO = 1;\n  215      while(ADCON0bits.GO_nDONE)\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 7/Servo Motor/I04_Servo_Motor.X/Servo.c:\n   28    for(i = 0; i < 50; i++) {\n   29      RD0 = 1;\n   30:     __delay_us(700);\n   31      RD0 = 0;\n   32:     __delay_us(19300);\n   33    }\n   34  }\n   ..\n   49    for(i = 0; i < 50; i++) {\n   50      RD0 = 1;\n   51:     __delay_us(1700);\n   52      RD0 = 0;\n   53:     __delay_us(18300);\n   54    }\n   55  }\n   ..\n   70    for(i = 0; i < 50; i++) {\n   71      RD0 = 1;\n   72:     __delay_us(2600);\n   73      RD0 = 0;\n   74:     __delay_us(17400);\n   75    }\n   76  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 8/PWM/20_PWM.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(40);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/2x16 LCD/15_HD44780_LCD.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Digital Potentiometer/22_SPI.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/EEPROM/24_I2C1.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/GPS/I13_GPS.X/LCD.c:\n  148    Lcd_Port(y >> 4); // Data transfer\n  149    EN = 1;\n  150:   __delay_us(20);\n  151    EN = 0;\n  152    Lcd_Port(temp);\n  153    EN = 1;\n  154:   __delay_us(20);\n  155    EN = 0;\n  156  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/Parallax Serial LCD/21_EUSART.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/programming-pic-microcontrollers-w-xc8/Chapter 9/TTS/I09_TTS.X/LCD.c:\n  152    Lcd_Port(y >> 4); // Data transfer\n  153    EN = 1;\n  154:   __delay_us(40);\n  155    EN = 0;\n  156    Lcd_Port(temp);\n  157    EN = 1;\n  158:   __delay_us(40);\n  159    EN = 0;\n  160  }\n\n/home/roman/Dokumente/Sources/pictest/rpi3prog_test/hw_layer.c:\n   42      }\n   43  \n   44:     _delay_us(T_CKH);\n   45  \n   46      icsp_clk_low();\n   47  \n   48:     _delay_us(T_CKL);\n   49    }\n   50  \n   51    icsp_dat_low();\n   52  \n   53:   _delay_us(T_DLY);\n   54  }\n   55  \n   ..\n   65      icsp_clk_high();\n   66  \n   67:     _delay_us(T_CKH);\n   68  \n   69      icsp_clk_low();\n   ..\n   75      }\n   76  \n   77:     _delay_us(T_CKL);\n   78    }\n   79  \n   ..\n   81    icsp_dat_as_output();\n   82  \n   83:   _delay_us(T_DLY);\n   84  \n   85    return data;\n\n81 matches across 22 files\n\n\nSearching 1241 files for \"define.*delay_us\" (regex)\n\n/home/roman/Dokumente/Sources/pictest/lib/delay.h:\n   13        DELAY_BIG_TCY(C);                                                                                                \\\n   14    } while(0)\n   15: #define __delay_us(X)                                                                                                  \\\n   16    do {                                                                                                                 \\\n   17      if(US_CYCLES(X) < 750)                                                                                             \\\n   ..\n   28  #else*/\n   29  #define __delay_ms delay_ms\n   30: #define __delay_us delay_us\n   31  #endif\n   32  \n   ..\n   36  #endif\n   37  #define delay_ms(n) __delay_ms(n)\n   38: #define delay_us(n) __delay_us(n)\n   39  #elif defined(__SDCC)\n   40  void delay_ms(unsigned int milliseconds);\n\n3 matches in 1 file\n",
			"settings":
			{
				"buffer_size": 81511,
				"line_ending": "Unix",
				"name": "Find Results",
				"scratch": true
			}
		},
		{
			"file": "lib/delay.h",
			"settings":
			{
				"buffer_size": 2713,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"Package Control: ",
				"Package Control: Install Package"
			],
			[
				"",
				"Preferences: Package Control Settings ‚Äì Default"
			],
			[
				"package",
				"Preferences: Browse Packages"
			],
			[
				"cscope",
				"Cscope: Rebuild database"
			],
			[
				"schemeed",
				"SchemeEditor: Edit Current Scheme"
			],
			[
				"out",
				"Browse Mode: Outline (Right)"
			],
			[
				"advan",
				"Package Control: Advanced Install Package"
			],
			[
				"install p",
				"Package Control: Install Package"
			],
			[
				"outline",
				"Browse Mode: Outline (Right)"
			],
			[
				"add re",
				"Package Control: Add Repository"
			],
			[
				"remove",
				"Package Control: Remove Package"
			]
		],
		"width": 0.0
	},
	"console":
	{
		"height": 205.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/home/roman/Dokumente/Sources/pictest"
	],
	"file_history":
	[
		"/home/roman/Dokumente/Sources/pictest/lib/lcd44780.c",
		"/home/roman/Dokumente/Sources/pictest/lib/softser.h",
		"/home/roman/Dokumente/Sources/pictest/src/pictest.h",
		"/home/roman/Dokumente/Sources/pictest/build/vars.mk",
		"/home/roman/Dokumente/Sources/pictest/pictest.c",
		"/home/roman/Dokumente/Sources/pictest/lib/timer.h",
		"/home/roman/Dokumente/Sources/pictest/vacuum-cleaner.sch",
		"/home/roman/Dokumente/Sources/pictest/pictest.sublime-project",
		"/home/roman/Dokumente/Sources/plot-cv/lib/deep.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/tosource.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-xml.js",
		"/home/roman/Dokumente/Sources/plot-cv/HoerMalWerDaHaemmert.json2",
		"/home/roman/Dokumente/Sources/plot-cv/HoerMalWerDaHaemmert.json",
		"/home/roman/Sources/plot-cv/lib/eagle/common.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/xml.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/xml/util.js",
		"/home/roman/Dokumente/Sources/plot-cv/main.js",
		"/home/roman/Sources/plot-cv/lib/json/treeObserver.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-eagle.js",
		"/home/roman/Sources/plot-cv/lib/dom/preactComponent.js",
		"/home/roman/Dokumente/Sources/plot-cv/server.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/schematicRenderer.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/svgRenderer.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/renderUtils.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/json/path.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/iterator.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/common.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/xml/xpath.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/element.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/element.js",
		"/home/roman/Sources/plot-cv/lib/eagle/schematicRenderer.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/util.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/preactComponent.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/renderer.js",
		"/home/roman/Dokumente/Sources/plot-cv/components.js",
		"/home/roman/Dokumente/Sources/plot-cv/style.css",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/document.js",
		"/home/roman/Dokumente/Sources/an-tronics/eagle/Headphone-Amplifier-ClassAB-alt2.brd",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/line.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/point.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/rect.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/node.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/crosstab.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/autoStore.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/reactComponent.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/keysim.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/svg.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/event.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/container.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom.js",
		"/home/roman/Dokumente/Sources/plot-cv/tmp/Super-Regenerative-VHF-2Transistor-RickAndersen-October2006.brd",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/project.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/boardRenderer.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/nodeList.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/ref.js",
		"/home/roman/Sources/plot-cv/main.js",
		"/home/roman/Sources/plot-cv/lib/eagle.js",
		"/home/roman/Sources/plot-cv/lib/eagle/project.js",
		"/home/roman/Dokumente/Sources/plot-cv/tmp/VCF-LM324-Mono.brd",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/nodeMap.js",
		"/home/roman/Sources/plot-cv/lib/eagle/document.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/node.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle.js",
		"/home/roman/Sources/plot-cv/lib/eagle/node.js",
		"/home/roman/Sources/plot-cv/lib/eagle/nodeMap.js",
		"/home/roman/Sources/plot-cv/lib/eagle/element.js",
		"/home/roman/Sources/plot-cv/lib/eagle/nodeList.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/lineList.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-line.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/pointList.js",
		"/home/roman/Sources/plot-cv/lib/geom/point.js",
		"/home/roman/Sources/plot-cv/lib/util.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/bbox.js",
		"/home/roman/Dokumente/Sources/an-tronics/eagle/VCF-LM358-Stereo.sch",
		"/home/roman/Dokumente/Sources/an-tronics/eagle/VCF-LM358-Stereo.brd",
		"/home/roman/Dokumente/Sources/plot-cv/lib/color/rgba.js",
		"/home/roman/Dokumente/Sources/plot-cv/index.html",
		"/home/roman/Sources/plot-cv/lib/devtools.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-color.js",
		"/home/roman/Dokumente/Sources/plot-cv/test.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/draw/colorMap.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/devpane.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-kolorwheel.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/devtools.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/colorscheme.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/eagle/components.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/hsla.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/dom/rgba.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/json/pathMapper.js",
		"/home/roman/Dokumente/Sources/plot-cv/node_modules/@babel/parser/lib/index.js",
		"/home/roman/.config/sublime-text-3/Packages/Package Control/Package Control.sublime-settings",
		"/home/roman/Dokumente/Sources/plot-cv/lib/json.js",
		"/home/roman/Dokumente/Sources/plot-cv/test-membrane.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/proxy/observableMembrane.js",
		"/home/roman/Dokumente/Sources/plot-cv/tmp/5V-to-12V-Converter-ManyDiodes.sch",
		"/home/roman/Sources/plot-cv/lib/tXml.js",
		"/home/roman/Sources/plot-cv/lib/eagle/ref.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/json/util.js",
		"/home/roman/Sources/plot-cv/lib/geom/bbox.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/transformation.js",
		"/home/roman/Dokumente/Sources/plot-cv/lib/geom/matrix.js",
		"/static/tmp/5V-to-12V-Converter-ManyDiodes.sch",
		"/home/roman/Dokumente/Sources/c-utils/cfg.sh"
	],
	"find":
	{
		"height": 48.0
	},
	"find_in_files":
	{
		"height": 137.0,
		"where_history":
		[
			"/home/roman/Dokumente/Sources/pictest,*.c,*.h",
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"^INTERRUPT",
			"tmp",
			"\",\n",
			"define.*delay_us",
			"delay_us",
			"pictest"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": true,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "blinktest.c",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 8298,
						"regions":
						{
						},
						"selection":
						[
							[
								1393,
								1393
							]
						],
						"settings":
						{
							"syntax": "Packages/C Improved/C Improved.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 1674.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "pictest_16f876a_xc8.X.production.asm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 46522,
						"regions":
						{
						},
						"selection":
						[
							[
								890,
								890
							]
						],
						"settings":
						{
							"syntax": "Packages/AvrAssembler/avr-asm.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 7756.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "pictest_16f876a_xc8.X.production.lst",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 172029,
						"regions":
						{
						},
						"selection":
						[
							[
								3597,
								3597
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 1393.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "out.h",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 175870,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C++.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 4,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 81511,
						"regions":
						{
							"match":
							{
								"flags": 112,
								"regions":
								[
									[
										229,
										237
									],
									[
										552,
										560
									],
									[
										567,
										575
									],
									[
										629,
										637
									],
									[
										875,
										883
									],
									[
										972,
										980
									],
									[
										1314,
										1322
									],
									[
										1598,
										1606
									],
									[
										1654,
										1662
									],
									[
										1731,
										1739
									],
									[
										2090,
										2098
									],
									[
										2406,
										2414
									],
									[
										2713,
										2721
									],
									[
										3198,
										3206
									],
									[
										5438,
										5446
									],
									[
										5685,
										5693
									],
									[
										6010,
										6018
									],
									[
										6390,
										6398
									],
									[
										6791,
										6799
									],
									[
										7123,
										7131
									],
									[
										7448,
										7456
									],
									[
										7590,
										7598
									],
									[
										7797,
										7805
									],
									[
										7849,
										7857
									],
									[
										7884,
										7892
									],
									[
										7994,
										8002
									],
									[
										8046,
										8054
									],
									[
										8159,
										8167
									],
									[
										8267,
										8275
									],
									[
										8394,
										8402
									],
									[
										8442,
										8450
									],
									[
										8642,
										8650
									],
									[
										8693,
										8701
									],
									[
										8728,
										8736
									],
									[
										8822,
										8830
									],
									[
										8873,
										8881
									],
									[
										8970,
										8978
									],
									[
										9047,
										9055
									],
									[
										9154,
										9162
									],
									[
										9231,
										9239
									],
									[
										9649,
										9657
									],
									[
										9976,
										9984
									],
									[
										9986,
										9994
									],
									[
										10344,
										10352
									],
									[
										10432,
										10440
									],
									[
										10533,
										10541
									],
									[
										10629,
										10637
									],
									[
										10644,
										10652
									],
									[
										11052,
										11060
									],
									[
										11062,
										11070
									],
									[
										11420,
										11428
									],
									[
										11508,
										11516
									],
									[
										11609,
										11617
									],
									[
										11705,
										11713
									],
									[
										11720,
										11728
									],
									[
										12055,
										12063
									],
									[
										12519,
										12527
									],
									[
										12659,
										12667
									],
									[
										13010,
										13018
									],
									[
										13080,
										13088
									],
									[
										13106,
										13114
									],
									[
										13128,
										13136
									],
									[
										13435,
										13443
									],
									[
										13703,
										13711
									],
									[
										13868,
										13876
									],
									[
										14315,
										14323
									],
									[
										14603,
										14611
									],
									[
										15105,
										15113
									],
									[
										15236,
										15244
									],
									[
										15290,
										15298
									],
									[
										15346,
										15354
									],
									[
										15818,
										15826
									],
									[
										16115,
										16123
									],
									[
										16435,
										16443
									],
									[
										16775,
										16783
									],
									[
										17200,
										17208
									],
									[
										17551,
										17559
									],
									[
										17621,
										17629
									],
									[
										17647,
										17655
									],
									[
										17669,
										17677
									],
									[
										17976,
										17984
									],
									[
										18253,
										18261
									],
									[
										18403,
										18411
									],
									[
										18716,
										18724
									],
									[
										19092,
										19100
									],
									[
										19403,
										19411
									],
									[
										19877,
										19885
									],
									[
										19991,
										19999
									],
									[
										20013,
										20021
									],
									[
										20087,
										20095
									],
									[
										20250,
										20258
									],
									[
										20612,
										20620
									],
									[
										20874,
										20882
									],
									[
										20930,
										20938
									],
									[
										21074,
										21082
									],
									[
										21415,
										21423
									],
									[
										21668,
										21676
									],
									[
										22100,
										22108
									],
									[
										22478,
										22486
									],
									[
										22789,
										22797
									],
									[
										23274,
										23282
									],
									[
										23378,
										23386
									],
									[
										23400,
										23408
									],
									[
										23448,
										23456
									],
									[
										23881,
										23889
									],
									[
										24133,
										24141
									],
									[
										24189,
										24197
									],
									[
										24274,
										24282
									],
									[
										24605,
										24613
									],
									[
										25321,
										25329
									],
									[
										25737,
										25745
									],
									[
										26181,
										26189
									],
									[
										26673,
										26681
									],
									[
										26777,
										26785
									],
									[
										26799,
										26807
									],
									[
										26847,
										26855
									],
									[
										27279,
										27287
									],
									[
										27531,
										27539
									],
									[
										27587,
										27595
									],
									[
										27672,
										27680
									],
									[
										28003,
										28011
									],
									[
										28485,
										28493
									],
									[
										28609,
										28617
									],
									[
										28624,
										28632
									],
									[
										28678,
										28686
									],
									[
										29238,
										29246
									],
									[
										29490,
										29498
									],
									[
										29546,
										29554
									],
									[
										29631,
										29639
									],
									[
										29904,
										29912
									],
									[
										30529,
										30537
									],
									[
										30945,
										30953
									],
									[
										31389,
										31397
									],
									[
										32113,
										32121
									],
									[
										32529,
										32537
									],
									[
										32973,
										32981
									],
									[
										33466,
										33474
									],
									[
										33570,
										33578
									],
									[
										33592,
										33600
									],
									[
										33640,
										33648
									],
									[
										34073,
										34081
									],
									[
										34325,
										34333
									],
									[
										34381,
										34389
									],
									[
										34466,
										34474
									],
									[
										34797,
										34805
									],
									[
										35513,
										35521
									],
									[
										35929,
										35937
									],
									[
										36373,
										36381
									],
									[
										36866,
										36874
									],
									[
										36970,
										36978
									],
									[
										36992,
										37000
									],
									[
										37040,
										37048
									],
									[
										37473,
										37481
									],
									[
										37725,
										37733
									],
									[
										37781,
										37789
									],
									[
										37866,
										37874
									],
									[
										38197,
										38205
									],
									[
										38684,
										38692
									],
									[
										38788,
										38796
									],
									[
										38810,
										38818
									],
									[
										38859,
										38867
									],
									[
										39294,
										39302
									],
									[
										39546,
										39554
									],
									[
										39602,
										39610
									],
									[
										39687,
										39695
									],
									[
										40018,
										40026
									],
									[
										40734,
										40742
									],
									[
										41150,
										41158
									],
									[
										41594,
										41602
									],
									[
										42395,
										42403
									],
									[
										42628,
										42636
									],
									[
										42693,
										42701
									],
									[
										42785,
										42793
									],
									[
										43235,
										43243
									],
									[
										43711,
										43719
									],
									[
										44313,
										44321
									],
									[
										44897,
										44905
									],
									[
										45001,
										45009
									],
									[
										45023,
										45031
									],
									[
										45072,
										45080
									],
									[
										45506,
										45514
									],
									[
										45758,
										45766
									],
									[
										45814,
										45822
									],
									[
										45899,
										45907
									],
									[
										46230,
										46238
									],
									[
										47019,
										47027
									],
									[
										47252,
										47260
									],
									[
										47317,
										47325
									],
									[
										47409,
										47417
									],
									[
										47857,
										47865
									],
									[
										48333,
										48341
									],
									[
										48933,
										48941
									],
									[
										49352,
										49360
									],
									[
										49653,
										49661
									],
									[
										50093,
										50101
									],
									[
										50102,
										50110
									],
									[
										50209,
										50217
									],
									[
										50223,
										50231
									],
									[
										50325,
										50333
									],
									[
										50433,
										50441
									],
									[
										50808,
										50816
									],
									[
										51064,
										51072
									],
									[
										51219,
										51227
									],
									[
										51317,
										51325
									],
									[
										51474,
										51482
									],
									[
										51686,
										51694
									],
									[
										51842,
										51850
									],
									[
										51953,
										51961
									],
									[
										52204,
										52212
									],
									[
										52346,
										52354
									],
									[
										52422,
										52430
									],
									[
										52532,
										52540
									],
									[
										52654,
										52662
									],
									[
										52765,
										52773
									],
									[
										52920,
										52928
									],
									[
										53037,
										53045
									],
									[
										53168,
										53176
									],
									[
										53274,
										53282
									],
									[
										53393,
										53401
									],
									[
										53513,
										53521
									],
									[
										53595,
										53603
									],
									[
										53833,
										53841
									],
									[
										53917,
										53925
									],
									[
										54113,
										54121
									],
									[
										54384,
										54392
									],
									[
										54645,
										54653
									],
									[
										54916,
										54924
									],
									[
										55193,
										55201
									],
									[
										55241,
										55249
									],
									[
										55352,
										55360
									],
									[
										55401,
										55409
									],
									[
										55512,
										55520
									],
									[
										55561,
										55569
									],
									[
										55778,
										55786
									],
									[
										55862,
										55870
									],
									[
										56095,
										56103
									],
									[
										56179,
										56187
									],
									[
										56417,
										56425
									],
									[
										56501,
										56509
									],
									[
										56725,
										56733
									],
									[
										56809,
										56817
									],
									[
										57030,
										57038
									],
									[
										57114,
										57122
									],
									[
										57353,
										57361
									],
									[
										57437,
										57445
									],
									[
										57658,
										57666
									],
									[
										57742,
										57750
									],
									[
										57880,
										57888
									],
									[
										57952,
										57960
									],
									[
										58031,
										58039
									],
									[
										58119,
										58127
									],
									[
										58210,
										58218
									],
									[
										58301,
										58309
									],
									[
										58585,
										58593
									],
									[
										58637,
										58645
									],
									[
										58672,
										58680
									],
									[
										58782,
										58790
									],
									[
										58834,
										58842
									],
									[
										58947,
										58955
									],
									[
										59055,
										59063
									],
									[
										59182,
										59190
									],
									[
										59230,
										59238
									],
									[
										59430,
										59438
									],
									[
										59481,
										59489
									],
									[
										59516,
										59524
									],
									[
										59610,
										59618
									],
									[
										59661,
										59669
									],
									[
										59758,
										59766
									],
									[
										59835,
										59843
									],
									[
										59942,
										59950
									],
									[
										60019,
										60027
									],
									[
										60161,
										60169
									],
									[
										60462,
										60470
									],
									[
										60902,
										60910
									],
									[
										60911,
										60919
									],
									[
										61018,
										61026
									],
									[
										61032,
										61040
									],
									[
										61134,
										61142
									],
									[
										61242,
										61250
									],
									[
										61617,
										61625
									],
									[
										61873,
										61881
									],
									[
										62028,
										62036
									],
									[
										62126,
										62134
									],
									[
										62283,
										62291
									],
									[
										62495,
										62503
									],
									[
										62651,
										62659
									],
									[
										62762,
										62770
									],
									[
										63013,
										63021
									],
									[
										63155,
										63163
									],
									[
										63231,
										63239
									],
									[
										63341,
										63349
									],
									[
										63463,
										63471
									],
									[
										63574,
										63582
									],
									[
										63729,
										63737
									],
									[
										63846,
										63854
									],
									[
										63977,
										63985
									],
									[
										64083,
										64091
									],
									[
										64202,
										64210
									],
									[
										64322,
										64330
									],
									[
										64404,
										64412
									],
									[
										64557,
										64565
									],
									[
										64699,
										64707
									],
									[
										64925,
										64933
									],
									[
										65009,
										65017
									],
									[
										65205,
										65213
									],
									[
										65476,
										65484
									],
									[
										65737,
										65745
									],
									[
										66008,
										66016
									],
									[
										66285,
										66293
									],
									[
										66333,
										66341
									],
									[
										66444,
										66452
									],
									[
										66493,
										66501
									],
									[
										66604,
										66612
									],
									[
										66653,
										66661
									],
									[
										66870,
										66878
									],
									[
										66954,
										66962
									],
									[
										67187,
										67195
									],
									[
										67271,
										67279
									],
									[
										67509,
										67517
									],
									[
										67593,
										67601
									],
									[
										67817,
										67825
									],
									[
										67901,
										67909
									],
									[
										68122,
										68130
									],
									[
										68206,
										68214
									],
									[
										68445,
										68453
									],
									[
										68529,
										68537
									],
									[
										68750,
										68758
									],
									[
										68834,
										68842
									],
									[
										68972,
										68980
									],
									[
										69044,
										69052
									],
									[
										69123,
										69131
									],
									[
										69211,
										69219
									],
									[
										69302,
										69310
									],
									[
										69393,
										69401
									],
									[
										69676,
										69684
									],
									[
										69728,
										69736
									],
									[
										69763,
										69771
									],
									[
										69873,
										69881
									],
									[
										69925,
										69933
									],
									[
										70038,
										70046
									],
									[
										70146,
										70154
									],
									[
										70273,
										70281
									],
									[
										70321,
										70329
									],
									[
										70521,
										70529
									],
									[
										70572,
										70580
									],
									[
										70607,
										70615
									],
									[
										70701,
										70709
									],
									[
										70752,
										70760
									],
									[
										70849,
										70857
									],
									[
										70926,
										70934
									],
									[
										71033,
										71041
									],
									[
										71110,
										71118
									],
									[
										71252,
										71260
									],
									[
										71553,
										71561
									],
									[
										71993,
										72001
									],
									[
										72002,
										72010
									],
									[
										72109,
										72117
									],
									[
										72123,
										72131
									],
									[
										72225,
										72233
									],
									[
										72333,
										72341
									],
									[
										72708,
										72716
									],
									[
										72964,
										72972
									],
									[
										73119,
										73127
									],
									[
										73217,
										73225
									],
									[
										73374,
										73382
									],
									[
										73586,
										73594
									],
									[
										73742,
										73750
									],
									[
										73853,
										73861
									],
									[
										74104,
										74112
									],
									[
										74246,
										74254
									],
									[
										74322,
										74330
									],
									[
										74432,
										74440
									],
									[
										74554,
										74562
									],
									[
										74665,
										74673
									],
									[
										74820,
										74828
									],
									[
										74937,
										74945
									],
									[
										75068,
										75076
									],
									[
										75174,
										75182
									],
									[
										75293,
										75301
									],
									[
										75413,
										75421
									],
									[
										75495,
										75503
									],
									[
										75648,
										75656
									],
									[
										75790,
										75798
									],
									[
										76016,
										76024
									],
									[
										76100,
										76108
									],
									[
										76296,
										76304
									],
									[
										76567,
										76575
									],
									[
										76828,
										76836
									],
									[
										77099,
										77107
									],
									[
										77376,
										77384
									],
									[
										77424,
										77432
									],
									[
										77535,
										77543
									],
									[
										77584,
										77592
									],
									[
										77695,
										77703
									],
									[
										77744,
										77752
									],
									[
										77961,
										77969
									],
									[
										78045,
										78053
									],
									[
										78278,
										78286
									],
									[
										78362,
										78370
									],
									[
										78600,
										78608
									],
									[
										78684,
										78692
									],
									[
										78908,
										78916
									],
									[
										78992,
										79000
									],
									[
										79213,
										79221
									],
									[
										79297,
										79305
									],
									[
										79536,
										79544
									],
									[
										79620,
										79628
									],
									[
										79841,
										79849
									],
									[
										79925,
										79933
									],
									[
										80063,
										80071
									],
									[
										80135,
										80143
									],
									[
										80214,
										80222
									],
									[
										80302,
										80310
									],
									[
										80393,
										80401
									],
									[
										80484,
										80492
									],
									[
										80821,
										80838
									],
									[
										81261,
										81287
									],
									[
										81379,
										81408
									]
								],
								"scope": ""
							}
						},
						"selection":
						[
							[
								81391,
								81391
							]
						],
						"settings":
						{
							"detect_indentation": false,
							"line_numbers": false,
							"output_tag": 4,
							"result_base_dir": "",
							"result_file_regex": "^([^ \t].*):$",
							"result_line_regex": "^ +([0-9]+):",
							"scroll_past_end": true,
							"syntax": "Packages/Default/Find Results.hidden-tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 58509.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "lib/delay.h",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2713,
						"regions":
						{
						},
						"selection":
						[
							[
								2332,
								2332
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C++.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 569.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 36.0
	},
	"input":
	{
		"height": 41.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "pictest.sublime-project",
	"replace":
	{
		"height": 68.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"timer.h",
				"lib/timer.h"
			],
			[
				"blinktest",
				"blinktest.c"
			],
			[
				"",
				"vacuum-cleaner.sch"
			],
			[
				"lcd44",
				"lib/lcd44780.c"
			],
			[
				"softser",
				"lib/softser.h"
			],
			[
				"pictest.h",
				"src/pictest.h"
			],
			[
				"vars.mk",
				"build/vars.mk"
			],
			[
				"pictest",
				"pictest.c"
			],
			[
				"deep",
				"lib/deep.js"
			],
			[
				"iterat",
				"lib/iterator.js"
			],
			[
				"util",
				"lib/util.js"
			],
			[
				"Hoer",
				"HoerMalWerDaHaemmert.html"
			],
			[
				"tosou",
				"lib/tosource.js"
			],
			[
				"test-xml",
				"test-xml.js"
			],
			[
				"tosour",
				"lib/tosource.js"
			],
			[
				"util.j",
				"lib/util.js"
			],
			[
				"test-x",
				"test-xml.js"
			],
			[
				"xml.j",
				"lib/xml.js"
			],
			[
				"test-ea",
				"test-eagle.js"
			],
			[
				"test-",
				"test-cli.js"
			],
			[
				"preact",
				"lib/dom/preactComponent.js"
			],
			[
				"svgRE",
				"lib/eagle/svgRenderer.js"
			],
			[
				"elemen",
				"lib/eagle/element.js"
			],
			[
				"test-eagle",
				"test-eagle.js"
			],
			[
				"mai",
				"main.js"
			],
			[
				"iterator",
				"lib/iterator.js"
			],
			[
				"main.j",
				"main.js"
			],
			[
				"itera",
				"lib/iterator.js"
			],
			[
				"main",
				"main.js"
			],
			[
				"server",
				"server.js"
			],
			[
				"svgRe",
				"lib/eagle/svgRenderer.js"
			],
			[
				"path.",
				"lib/json/path.js"
			],
			[
				"comm",
				"lib/eagle/common.js"
			],
			[
				"xpath",
				"lib/xml/xpath.js"
			],
			[
				"preactCom",
				"lib/dom/preactComponent.js"
			],
			[
				"node",
				"lib/dom/node.js"
			],
			[
				"element.",
				"lib/eagle/element.js"
			],
			[
				"document",
				"lib/eagle/document.js"
			],
			[
				"point.",
				"lib/geom/point.js"
			],
			[
				"line",
				"lib/geom/line.js"
			],
			[
				"eleme",
				"lib/eagle/element.js"
			],
			[
				"common",
				"lib/eagle/common.js"
			],
			[
				"rect.",
				"lib/geom/rect.js"
			],
			[
				"line.",
				"lib/geom/line.js"
			],
			[
				"point.j",
				"lib/geom/point.js"
			],
			[
				"autoS",
				"lib/autoStore.js"
			],
			[
				"cross",
				"lib/crosstab.js"
			],
			[
				"autoSt",
				"lib/autoStore.js"
			],
			[
				"element",
				"lib/eagle/element.js"
			],
			[
				"style.cs",
				"style.css"
			],
			[
				"util.js",
				"lib/util.js"
			],
			[
				"c",
				"components.js"
			],
			[
				"copon",
				"components.js"
			],
			[
				"keysim",
				"lib/dom/keysim.js"
			],
			[
				"svg.j",
				"lib/dom/svg.js"
			],
			[
				"dom.js",
				"lib/dom.js"
			],
			[
				"style",
				"style.css"
			],
			[
				"compon",
				"components.js"
			],
			[
				"main.js",
				"main.js"
			],
			[
				"rect.j",
				"lib/geom/rect.js"
			],
			[
				"reactCom",
				"lib/dom/reactComponent.js"
			],
			[
				"rect.js",
				"lib/geom/rect.js"
			],
			[
				"compo",
				"components.js"
			],
			[
				"comp",
				"components.js"
			],
			[
				"schema",
				"lib/eagle/schematicRenderer.js"
			],
			[
				"renderer",
				"lib/eagle/renderer.js"
			],
			[
				"project",
				"lib/eagle/project.js"
			],
			[
				"main.",
				"main.js"
			],
			[
				"ref.",
				"lib/eagle/ref.js"
			],
			[
				"test-eag",
				"test-eagle.js"
			],
			[
				"eagle.js",
				"lib/eagle.js"
			],
			[
				"util.",
				"lib/util.js"
			],
			[
				"line.j",
				"lib/geom/line.js"
			],
			[
				"point",
				"lib/geom/point.js"
			],
			[
				"pointLis",
				"lib/geom/pointList.js"
			],
			[
				"lineLi",
				"lib/geom/lineList.js"
			],
			[
				"bbox",
				"lib/geom/bbox.js"
			],
			[
				"path.js",
				"lib/json/path.js"
			],
			[
				"rgba",
				"lib/color/rgba.js"
			],
			[
				"dom.",
				"lib/dom.js"
			],
			[
				"inde.",
				"index.html"
			],
			[
				"hsla",
				"lib/dom/hsla.js"
			],
			[
				"nodeList",
				"lib/eagle/nodeList.js"
			],
			[
				"obser",
				"lib/proxy/observableMembrane.js"
			],
			[
				"test-mem",
				"test-membrane.js"
			],
			[
				"json.j",
				"lib/json.js"
			],
			[
				"index.html",
				"index.html"
			],
			[
				"node.j",
				"lib/eagle/node.js"
			],
			[
				"json",
				"lib/json.js"
			],
			[
				"matrix",
				"lib/geom/matrix.js"
			],
			[
				"transform",
				"lib/geom/transformation.js"
			],
			[
				"xmljs",
				"lib/xml.js"
			],
			[
				"serevr.j",
				"server.js"
			],
			[
				"board",
				"lib/eagle/boardRenderer.js"
			],
			[
				"schemt",
				"lib/eagle/schematicRenderer.js"
			],
			[
				"render",
				"lib/eagle/svgRenderer.js"
			],
			[
				"freq",
				"Freq-meter.c"
			],
			[
				"cap-me",
				"Cap-meter.c"
			],
			[
				"lc-me",
				"LC-meter.c"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 306.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
