{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1636917067330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636917068097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636917068097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 20:11:07 2021 " "Processing started: Sun Nov 14 20:11:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636917068097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636917068097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_fit --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636917068097 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636917068170 ""}
{ "Info" "0" "" "Project  = riscv" {  } {  } 0 0 "Project  = riscv" 0 0 "Fitter" 0 0 1636917068171 ""}
{ "Info" "0" "" "Revision = riscv" {  } {  } 0 0 "Revision = riscv" 0 0 "Fitter" 0 0 1636917068171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636917068345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636917068345 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"riscv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636917068362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636917068398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636917068398 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636917068638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636917068658 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636917068751 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636917068793 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 66 " "No exact pin location assignment(s) for 40 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636917068929 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1636917072414 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1121 global CLKCTRL_G6 " "clk~inputCLKENA0 with 1121 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1636917072534 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "areset~inputCLKENA0 1089 global CLKCTRL_G10 " "areset~inputCLKENA0 with 1089 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1636917072534 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1636917072534 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1636917072534 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver areset~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver areset~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad areset PIN_P22 " "Refclk input I/O pad areset is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1636917072534 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1636917072534 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1636917072534 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917072534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636917072559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636917072563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636917072571 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636917072579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636917072580 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636917072584 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv.sdc " "Reading SDC File: 'riscv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636917073409 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1636917073446 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636917073447 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636917073447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636917073447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636917073447 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636917073447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636917073617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636917073622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636917073622 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917073714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636917075529 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1636917075908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917083208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636917092117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636917094273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917094273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636917095589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636917100390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636917100390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917103070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.95 " "Total time spent on timing analysis during the Fitter is 2.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636917109310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636917109359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636917111927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636917111933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636917115311 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636917121458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1875 " "Peak virtual memory: 1875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636917123224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 20:12:03 2021 " "Processing ended: Sun Nov 14 20:12:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636917123224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636917123224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636917123224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636917123224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636917124676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636917124677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 20:12:04 2021 " "Processing started: Sun Nov 14 20:12:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636917124677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636917124677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636917124677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636917125334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636917128282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636917128521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 20:12:08 2021 " "Processing ended: Sun Nov 14 20:12:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636917128521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636917128521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636917128521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636917128521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636917129191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636917129682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636917129682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 20:12:09 2021 " "Processing started: Sun Nov 14 20:12:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636917129682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636917129682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv -c riscv " "Command: quartus_sta riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636917129682 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636917129710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636917130216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636917130216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917130258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917130258 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv.sdc " "Reading SDC File: 'riscv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636917130828 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1636917130859 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636917130860 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636917130874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.853 " "Worst-case setup slack is 0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 clk  " "    0.853               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917131140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.700 " "Worst-case hold slack is 0.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 clk  " "    0.700               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917131199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917131201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917131202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.696 " "Worst-case minimum pulse width slack is 8.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.696               0.000 clk  " "    8.696               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917131205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917131205 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636917131227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636917131275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636917135107 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1636917135475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.299 " "Worst-case setup slack is 1.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 clk  " "    1.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917135623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.766 " "Worst-case hold slack is 0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 clk  " "    0.766               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917135680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917135682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917135682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.603 " "Worst-case minimum pulse width slack is 8.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.603               0.000 clk  " "    8.603               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917135685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917135685 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636917135705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636917135995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636917138860 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1636917139172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.368 " "Worst-case setup slack is 9.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368               0.000 clk  " "    9.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk  " "    0.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917139277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917139278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.823 " "Worst-case minimum pulse width slack is 8.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 clk  " "    8.823               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139280 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636917139301 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1636917139579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.537 " "Worst-case setup slack is 10.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.537               0.000 clk  " "   10.537               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clk  " "    0.252               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917139676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636917139677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.813 " "Worst-case minimum pulse width slack is 8.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.813               0.000 clk  " "    8.813               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636917139679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636917139679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636917141021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636917141023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636917141071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 20:12:21 2021 " "Processing ended: Sun Nov 14 20:12:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636917141071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636917141071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636917141071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636917141071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636917142234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636917142235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 20:12:22 2021 " "Processing started: Sun Nov 14 20:12:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636917142235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1636917142235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc riscv -c riscv " "Command: quartus_drc riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1636917142235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1636917142793 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv.sdc " "Reading SDC File: 'riscv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1636917143011 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1636917143050 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " areset " "Node  \"areset\"" {  } { { "riscv.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/riscv.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143573 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1636917143573 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 152 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 152 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "riscv.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/riscv.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " areset~inputCLKENA0 " "Node  \"areset~inputCLKENA0\"" {  } { { "riscv.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/riscv.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:instruction_decoder0\|pc_op.pc_hold~0 " "Node  \"instruction_decoder:instruction_decoder0\|pc_op.pc_hold~0\"" {  } { { "instruction_decoder.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/instruction_decoder.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux16~2 " "Node  \"rom:rom0\|Mux16~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[4\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[4\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~42 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~42\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Decoder0~21 " "Node  \"regs:regs0\|Decoder0~21\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux22~2 " "Node  \"rom:rom0\|Mux22~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[1\] " "Node  \"pc:pc0\|pc_int\[1\]\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux13~10 " "Node  \"regs:regs0\|Mux13~10\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux15~1 " "Node  \"rom:rom0\|Mux15~1\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[5\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[5\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~46 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~46\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Decoder0~20 " "Node  \"regs:regs0\|Decoder0~20\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[0\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[0\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~30 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~30\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux14~2 " "Node  \"rom:rom0\|Mux14~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[6\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[6\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~22 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~22\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Decoder0~29 " "Node  \"regs:regs0\|Decoder0~29\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux29~3 " "Node  \"rom:rom0\|Mux29~3\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~18 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~18\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Decoder0~7 " "Node  \"regs:regs0\|Decoder0~7\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[2\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[2\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:instruction_decoder0\|alu_op.alu_jalr~1 " "Node  \"instruction_decoder:instruction_decoder0\|alu_op.alu_jalr~1\"" {  } { { "instruction_decoder.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/instruction_decoder.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[3\] " "Node  \"pc:pc0\|pc_int\[3\]\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~38 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~38\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux8~4 " "Node  \"rom:rom0\|Mux8~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~26 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~26\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[3\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[3\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143575 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1636917143575 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1636917143575 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "riscv.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/riscv.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " areset~inputCLKENA0 " "Node  \"areset~inputCLKENA0\"" {  } { { "riscv.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/riscv.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux10~2 " "Node  \"rom:rom0\|Mux10~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux11~4 " "Node  \"rom:rom0\|Mux11~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux9~4 " "Node  \"rom:rom0\|Mux9~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux8~4 " "Node  \"rom:rom0\|Mux8~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux16~2 " "Node  \"rom:rom0\|Mux16~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux15~1 " "Node  \"rom:rom0\|Mux15~1\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux12~4 " "Node  \"rom:rom0\|Mux12~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux14~2 " "Node  \"rom:rom0\|Mux14~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux13~5 " "Node  \"rom:rom0\|Mux13~5\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux7~4 " "Node  \"rom:rom0\|Mux7~4\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux63~12 " "Node  \"regs:regs0\|Mux63~12\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux62~10 " "Node  \"regs:regs0\|Mux62~10\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux61~8 " "Node  \"regs:regs0\|Mux61~8\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~18 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~18\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux29~3 " "Node  \"rom:rom0\|Mux29~3\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " rom:rom0\|Mux0~2 " "Node  \"rom:rom0\|Mux0~2\"" {  } { { "rom.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/rom.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux0~10 " "Node  \"regs:regs0\|Mux0~10\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux60~8 " "Node  \"regs:regs0\|Mux60~8\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux59~8 " "Node  \"regs:regs0\|Mux59~8\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 5222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~30 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~30\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~46 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~46\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~38 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~38\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~26 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~26\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " pc:pc0\|pc_int\[6\]~DUPLICATE " "Node  \"pc:pc0\|pc_int\[6\]~DUPLICATE\"" {  } { { "pc.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/pc.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 6985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~22 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~22\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " address_decoder_and_data_router:addecroute0\|Add0~42 " "Node  \"address_decoder_and_data_router:addecroute0\|Add0~42\"" {  } { { "address_decode.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/address_decode.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux3~10 " "Node  \"regs:regs0\|Mux3~10\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_NODES_INFO" " regs:regs0\|Mux2~10 " "Node  \"regs:regs0\|Mux2~10\"" {  } { { "regs.vhd" "" { Text "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/regs.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/" { { 0 { 0 ""} 0 2441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1636917143577 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1636917143577 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1636917143577 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "202 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 202 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1636917143577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636917143619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 20:12:23 2021 " "Processing ended: Sun Nov 14 20:12:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636917143619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636917143619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636917143619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1636917143619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1636917144854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636917144854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 20:12:24 2021 " "Processing started: Sun Nov 14 20:12:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636917144854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636917144854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636917144854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1636917145469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv.vho /mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/simulation/modelsim/ simulation " "Generated file riscv.vho in folder \"/mnt/d/PROJECTS/RISCVDEV/HARDWARE/riscv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636917146179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636917146228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 20:12:26 2021 " "Processing ended: Sun Nov 14 20:12:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636917146228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636917146228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636917146228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636917146228 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1636917146922 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636917146922 ""}
