

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:1024:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Parsing file _cuobjdump_complete_output_r0H9Tb
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dMz1Ww"
Running: cat _ptx_dMz1Ww | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BpMEiS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BpMEiS --output-file  /dev/null 2> _ptx_dMz1Wwinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dMz1Ww _ptx2_BpMEiS _ptx_dMz1Wwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 34112 (ipc=68.2) sim_rate=34112 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 67648 (ipc=33.8) sim_rate=33824 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:45:05 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 103072 (ipc=20.6) sim_rate=34357 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 160704 (ipc=20.1) sim_rate=40176 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:45:07 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 232960 (ipc=22.2) sim_rate=46592 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:45:08 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 388576 (ipc=29.9) sim_rate=64762 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:45:09 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(14,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 666432 (ipc=44.4) sim_rate=95204 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:45:10 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(15,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 927456 (ipc=54.6) sim_rate=115932 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:45:11 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(11,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(9,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(11,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1630816 (ipc=88.2) sim_rate=181201 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:45:12 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(9,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(9,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(15,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(10,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 2410592 (ipc=123.6) sim_rate=241059 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:45:13 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(10,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(13,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 3089120 (ipc=150.7) sim_rate=280829 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:45:14 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 3360800 (ipc=160.0) sim_rate=280066 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:45:15 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(15,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(10,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(13,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 4012224 (ipc=178.3) sim_rate=308632 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:45:16 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(13,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(10,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(12,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(8,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(9,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 4593568 (ipc=195.5) sim_rate=328112 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:45:17 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(15,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(15,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,4,0) tid=(15,4,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,4,0) tid=(15,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(9,3,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 5383806 (ipc=219.7) sim_rate=358920 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:45:18 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,3,0) tid=(11,4,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(10,1,0) tid=(15,4,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(15,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(7,4,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 6134308 (ipc=235.9) sim_rate=383394 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:45:19 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,4,0) tid=(12,4,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(9,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(11,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 6801476 (ipc=242.9) sim_rate=400086 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:45:20 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(9,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 6996804 (ipc=245.5) sim_rate=388711 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:45:21 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(7,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(12,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(11,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,0,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 7532324 (ipc=251.1) sim_rate=396438 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:45:22 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(15,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(7,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(6,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(14,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,3,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 8486604 (ipc=265.2) sim_rate=424330 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:45:23 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(10,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(12,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(12,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,2,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 8885145 (ipc=273.4) sim_rate=423102 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:45:24 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,4,0) tid=(11,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(11,2,0) tid=(2,7,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,1,0) tid=(8,4,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(15,2,0) tid=(8,3,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(10,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(10,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(9,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 9644229 (ipc=287.9) sim_rate=438374 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:45:25 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(13,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(10,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(9,4,0) tid=(3,3,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35268,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35269,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35273,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35290,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35291,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35350,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35351,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35352,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35362,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35363,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35363,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35364,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35365,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35396,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35397,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35412,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35413,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35416,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35416,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35417,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35417,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35420,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35420,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35421,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35424,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35425,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35428,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35429,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35432,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35433,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35433,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35434,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35446,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35462,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35463,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35463,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35466,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35467,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35468,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35469,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35470,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35470,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35471,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35471,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35479,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35480,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35499,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35500,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 10200850 (ipc=287.3) sim_rate=443515 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:45:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35503,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35506,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35506,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35507,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35515,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35516,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35524,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35525,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35525,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35526,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35536,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35541,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35542,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35556,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35557,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,0,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35633,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35635,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35636,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(9,1,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 10517914 (ipc=288.2) sim_rate=438246 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:45:27 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(11,1,0) tid=(9,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(9,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(9,4,0) tid=(6,2,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,1,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 10995815 (ipc=293.2) sim_rate=439832 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:45:28 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(9,5,0) tid=(9,1,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(15,6,0) tid=(8,2,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,3,0) tid=(13,6,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(12,4,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 11537451 (ipc=299.7) sim_rate=443748 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:45:29 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(15,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,7,0) tid=(0,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(12,5,0) tid=(14,3,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(8,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,5,0) tid=(9,6,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 12466856 (ipc=311.7) sim_rate=461735 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:45:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40009,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40010,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40112,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40113,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(9,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(13,4,0) tid=(10,4,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(11,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(14,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 13011287 (ipc=317.3) sim_rate=464688 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:45:31 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,4,0) tid=(15,4,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,5,0) tid=(8,6,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(7,4,0) tid=(9,7,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(11,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 13560152 (ipc=322.9) sim_rate=467591 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:45:32 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(12,6,0) tid=(8,7,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(14,6,0) tid=(14,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(14,4,0) tid=(9,2,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(8,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(10,6,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 14164994 (ipc=329.4) sim_rate=472166 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:45:33 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,4,0) tid=(13,3,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(12,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(11,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(15,4,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 14762581 (ipc=335.5) sim_rate=476212 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:45:34 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(8,0,0) tid=(14,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(11,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45079,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45080,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(14,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(14,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 15476358 (ipc=340.1) sim_rate=483636 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:45:35 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(8,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(15,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(12,6,0) tid=(9,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(11,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 15901736 (ipc=342.0) sim_rate=481870 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:45:36 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,5,0) tid=(8,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(14,5,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46958,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46959,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,7,0) tid=(14,7,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(14,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(9,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 16612239 (ipc=346.1) sim_rate=488595 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:45:37 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,6,0) tid=(15,2,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(14,5,0) tid=(4,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,7,0) tid=(14,1,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(3,7,0) tid=(8,7,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,4,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17088533 (ipc=348.7) sim_rate=488243 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:45:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49054,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49055,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,6,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49118,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49231,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49232,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(9,0,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49309,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49310,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(9,0,0) tid=(6,5,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(9,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 17570544 (ipc=351.4) sim_rate=488070 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:45:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50075,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50076,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(11,5,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50263,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50264,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,5,0) tid=(13,6,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(4,5,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50525,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(50526,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50533,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50660,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50661,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,7,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50852,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50853,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50854,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50855,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,5,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 18061098 (ipc=354.1) sim_rate=488137 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:45:40 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(12,6,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51110,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51111,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51337,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51338,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51458,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51459,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51511,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51512,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51540,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51541,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(13,5,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51605,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51606,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51614,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51615,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(11,5,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51918,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51930,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51931,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51933,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51934,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51977,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51978,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (51982,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(51983,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51990,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(51991,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(8,2,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52050,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52066,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (52204,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(52205,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,8,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52341,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52386,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(52387,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52457,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52458,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 18676583 (ipc=355.7) sim_rate=491489 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:45:41 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(7,8,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52591,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52592,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52612,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52613,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (52677,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(52678,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (52685,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(52686,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52710,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52711,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52718,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52719,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,7,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (52845,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(52846,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52855,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52909,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52910,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (52923,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(52924,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,7,0) tid=(10,5,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(9,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 19079622 (ipc=356.6) sim_rate=489221 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:45:42 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(7,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(15,7,0) tid=(3,4,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(8,8,0) tid=(9,1,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,9,0) tid=(12,2,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 19601484 (ipc=359.7) sim_rate=490037 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:45:43 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(12,9,0) tid=(3,6,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(12,8,0) tid=(10,6,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(11,9,0) tid=(4,4,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(8,9,0) tid=(0,3,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,8,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20139824 (ipc=362.9) sim_rate=491215 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:45:44 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(13,8,0) tid=(11,2,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,9,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55729,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55775,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55776,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55794,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55795,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(4,8,0) tid=(13,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(14,8,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (56183,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(56184,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(14,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(13,8,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 20704142 (ipc=366.4) sim_rate=492955 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:45:45 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,8,0) tid=(5,5,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,8,0) tid=(11,5,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(10,8,0) tid=(11,7,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,9,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 21197952 (ipc=368.7) sim_rate=492975 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:45:46 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,8,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57572,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57573,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(6,9,0) tid=(3,3,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(14,9,0) tid=(5,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(10,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(14,7,0) tid=(0,6,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,9,0) tid=(8,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,10,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 21890687 (ipc=371.0) sim_rate=497515 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:45:47 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(7,9,0) tid=(10,4,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,8,0) tid=(1,1,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(4,7,0) tid=(15,2,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(15,9,0) tid=(11,2,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(14,8,0) tid=(12,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,8,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22416011 (ipc=373.6) sim_rate=498133 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:45:48 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,8,0) tid=(14,5,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(5,7,0) tid=(6,2,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(8,6,0) tid=(14,5,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(5,8,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60876,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60877,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 22854167 (ipc=374.7) sim_rate=496829 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:45:49 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(8,5,0) tid=(10,7,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,9,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (61349,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(61350,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,1,0) tid=(13,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,8,0) tid=(8,3,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(11,8,0) tid=(11,7,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,5,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 23415470 (ipc=374.6) sim_rate=498201 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:45:50 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(11,9,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62625,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(62626,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,8,0) tid=(8,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(3,10,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63302,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(63303,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63303,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63304,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(13,7,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23819531 (ipc=375.1) sim_rate=496240 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:45:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63526,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63527,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(15,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,9,0) tid=(9,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(8,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,9,0) tid=(3,1,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(15,7,0) tid=(9,5,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(15,8,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 24439307 (ipc=376.0) sim_rate=498761 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:45:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65081,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65082,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65088,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65089,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,8,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65250,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(65251,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,9,0) tid=(6,4,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,10,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65729,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65730,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(7,5,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 24915790 (ipc=377.5) sim_rate=498315 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:45:53 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(10,10,0) tid=(3,5,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,5,0) tid=(11,2,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(9,10,0) tid=(15,1,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(9,8,0) tid=(3,4,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(5,10,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (66955,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(66956,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(9,10,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67055,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67056,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (67059,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(67060,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,10,0) tid=(3,5,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(13,10,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67498,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67499,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 25618326 (ipc=379.5) sim_rate=502320 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:45:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67525,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67526,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (67572,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(67573,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67672,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(67673,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(15,10,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67770,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67771,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (67790,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(67791,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (67833,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(67834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67850,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67855,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67856,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(4,8,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68069,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68070,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68109,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68110,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(6,10,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68237,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68238,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68242,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (68273,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(68274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68283,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68284,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (68306,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(68307,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68363,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(68364,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68369,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68370,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(5,10,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 25989683 (ipc=379.4) sim_rate=499801 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (68522,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(68523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68563,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68564,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (68660,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(68661,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68724,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68756,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(68757,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68788,0), 4 CTAs running
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(14,10,0) tid=(11,4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68789,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (68800,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(68801,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68829,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68830,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68865,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68866,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (68904,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(68905,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68914,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68915,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (68920,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(68921,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68931,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(68932,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (69002,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(69003,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69084,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69085,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (69088,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(69089,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69099,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69100,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,10,0) tid=(8,2,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(15,12,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 26296219 (ipc=378.4) sim_rate=496155 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69652,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69653,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,11,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69766,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(69767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (69930,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(69931,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69938,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69939,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(9,12,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70056,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(70057,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(10,11,0) tid=(6,3,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(8,12,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 26752123 (ipc=379.5) sim_rate=495409 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:45:57 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,13,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70597,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70598,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (70686,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(70687,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70694,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70695,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(10,12,0) tid=(13,3,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(15,10,0) tid=(5,5,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(15,9,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71057,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71058,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(8,11,0) tid=(4,6,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(15,11,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (71495,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(71496,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 27343399 (ipc=382.4) sim_rate=497152 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:45:58 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(11,9,0) tid=(10,4,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(5,11,0) tid=(14,4,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(10,11,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (71852,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(71853,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,11,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (72135,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(72136,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(14,10,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72179,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72180,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(2,11,0) tid=(5,3,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(13,13,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 27940863 (ipc=385.4) sim_rate=498943 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:45:59 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(12,11,0) tid=(5,5,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(14,12,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (72836,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(72837,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,12,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 28244773 (ipc=386.9) sim_rate=495522 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (73045,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(73046,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(15,10,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73161,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73162,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(6,1,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73427,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73428,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(13,10,0) tid=(0,7,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,11,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (73647,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(73648,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(3,11,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (73819,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(73820,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 28853647 (ipc=389.9) sim_rate=497476 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:46:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74051,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(74052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (74090,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(74091,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(14,10,0) tid=(15,6,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(8,11,0) tid=(2,3,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,11,0) tid=(4,3,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,14,0) tid=(14,7,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(11,12,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 29434739 (ipc=392.5) sim_rate=498893 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:46:02 2016
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,14,0) tid=(5,1,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(12,13,0) tid=(7,5,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,12,0) tid=(4,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(5,10,0) tid=(7,1,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(12,13,0) tid=(11,5,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,11,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 30026458 (ipc=395.1) sim_rate=500440 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:46:03 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(11,10,0) tid=(3,2,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(8,13,0) tid=(1,5,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,11,0) tid=(4,2,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(14,10,0) tid=(8,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(3,12,0) tid=(12,3,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(12,11,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 30590969 (ipc=397.3) sim_rate=501491 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77027,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77028,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(13,11,0) tid=(5,4,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(10,10,0) tid=(11,4,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(13,11,0) tid=(1,7,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(15,10,0) tid=(10,5,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(3,10,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (77854,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(77855,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(14,10,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (77917,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(77918,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 31218735 (ipc=400.2) sim_rate=503527 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:46:05 2016
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(6,10,0) tid=(4,1,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(5,12,0) tid=(10,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(8,13,0) tid=(1,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(9,14,0) tid=(5,4,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(2,13,0) tid=(2,5,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(10,14,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 31748905 (ipc=401.9) sim_rate=503950 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:46:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79030,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(79031,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79042,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79043,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (79080,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(79081,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (79081,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(79082,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (79108,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(79109,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (79122,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(79123,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(14,10,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (79312,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(79313,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(12,13,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79476,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79477,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (79497,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(79498,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(14,12,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (79650,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(79651,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (79739,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(79740,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,15,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (79822,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(79823,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79882,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79883,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 32184718 (ipc=402.3) sim_rate=502886 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (80028,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(80029,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(9,14,0) tid=(8,2,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,12,0) tid=(0,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(8,14,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80569,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(80570,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(6,12,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80805,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80806,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(4,13,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80972,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(80973,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 32635318 (ipc=402.9) sim_rate=502081 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:46:08 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(15,14,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (81249,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(81250,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(14,10,0) tid=(1,6,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,15,0) tid=(9,1,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(5,11,0) tid=(9,4,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(9,13,0) tid=(15,3,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(5,14,0) tid=(1,2,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(15,11,0) tid=(0,4,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(14,13,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82497,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(82498,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 33428960 (ipc=405.2) sim_rate=506499 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:46:09 2016
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(14,12,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (82595,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(82596,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (82600,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(82601,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (82617,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(82618,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (82625,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(82626,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(7,15,0) tid=(15,3,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(11,11,0) tid=(2,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,15,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (83206,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(83207,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3,15,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83310,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83311,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(10,14,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (83408,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(83409,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 34025485 (ipc=407.5) sim_rate=507843 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(8,15,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (83677,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(83678,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(7,14,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (83869,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(83870,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(10,13,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (83919,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(83920,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 34317948 (ipc=408.5) sim_rate=504675 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:46:11 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(14,12,0) tid=(3,4,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(8,13,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (84268,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(84269,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (84297,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(84298,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,14,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84443,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(84444,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (84470,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(84471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (84521,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(84522,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (84537,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(84538,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(14,14,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84631,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84632,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (84673,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(84674,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84704,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(84705,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84734,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(84735,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(10,15,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (84809,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(84810,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (84826,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(84827,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84894,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(84895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (84983,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(84984,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 34832204 (ipc=409.8) sim_rate=504814 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:46:12 2016
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(2,15,0) tid=(15,5,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(4,14,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (85368,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(85369,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85390,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85391,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(3,16,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85431,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(85432,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (85484,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(85485,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(8,17,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (85623,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(85624,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(12,16,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (85760,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(85761,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,16,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 35359130 (ipc=411.2) sim_rate=505130 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:46:13 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,17,0) tid=(2,1,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(8,15,0) tid=(2,7,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,16,0) tid=(9,7,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(9,16,0) tid=(13,4,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,14,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (86933,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(86934,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(14,16,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (86957,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(86958,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (86968,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(86969,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 35947517 (ipc=413.2) sim_rate=506303 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:46:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (87063,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(87064,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(9,17,0) tid=(3,4,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(15,17,0) tid=(14,3,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(10,15,0) tid=(3,3,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (87797,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(87798,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(15,14,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (87825,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(87826,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (87855,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(87856,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(2,18,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 36512161 (ipc=414.9) sim_rate=507113 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:46:15 2016
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(14,16,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (88264,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(88265,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (88280,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(88281,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,16,0) tid=(10,7,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(3,16,0) tid=(15,2,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(15,16,0) tid=(5,3,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(11,17,0) tid=(1,4,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(9,16,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 37124070 (ipc=417.1) sim_rate=508548 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:46:16 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(13,16,0) tid=(11,6,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,16,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (89304,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(89305,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,14,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 37426916 (ipc=418.2) sim_rate=505769 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:46:17 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(13,16,0) tid=(7,7,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(12,16,0) tid=(13,2,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(4,17,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 37697193 (ipc=418.9) sim_rate=502629 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:46:18 2016
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(8,14,0) tid=(14,6,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(12,15,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (90334,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(90335,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,18,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 37966432 (ipc=419.5) sim_rate=499558 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90669,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(90670,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(14,17,0) tid=(7,2,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(14,16,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (91059,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(91060,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(12,16,0) tid=(14,5,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(10,14,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 38440022 (ipc=420.1) sim_rate=499221 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:46:20 2016
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,18,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (91596,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(91597,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(5,17,0) tid=(15,6,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(14,17,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 38697319 (ipc=420.6) sim_rate=496119 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:46:21 2016
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(5,16,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (92085,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(92086,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,17,0) tid=(13,1,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(5,17,0) tid=(5,5,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(7,14,0) tid=(11,5,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,14,0) tid=(15,7,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(9,15,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 39257013 (ipc=422.1) sim_rate=496924 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:46:22 2016
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(7,17,0) tid=(11,5,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(10,15,0) tid=(0,4,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(12,15,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 39526655 (ipc=422.7) sim_rate=494083 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:46:23 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(11,16,0) tid=(13,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,17,0) tid=(5,6,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(15,14,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (94191,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(94192,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(4,14,0) tid=(2,4,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(14,14,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 40049773 (ipc=423.8) sim_rate=494441 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:46:24 2016
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(10,14,0) tid=(11,2,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(12,17,0) tid=(7,4,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(12,17,0) tid=(2,5,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(13,15,0) tid=(4,4,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,17,0) tid=(7,2,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(12,16,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 40610259 (ipc=425.2) sim_rate=495247 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:46:25 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(12,17,0) tid=(6,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(9,17,0) tid=(3,1,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(13,15,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 40883681 (ipc=425.9) sim_rate=492574 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:46:26 2016
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(12,15,0) tid=(9,0,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(13,15,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (96572,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(96573,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(3,17,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (96721,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(96722,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,17,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96807,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96808,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (96819,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(96820,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 41358343 (ipc=426.4) sim_rate=492361 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:46:27 2016
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(7,18,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (97015,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(97016,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (97065,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(97066,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(13,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (97338,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(97339,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,18,0) tid=(1,3,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,17,0) tid=(5,4,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,18,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 41816769 (ipc=426.7) sim_rate=491961 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:46:28 2016
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(13,16,0) tid=(14,1,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(13,14,0) tid=(5,5,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(14,16,0) tid=(13,5,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(5,18,0) tid=(1,5,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(14,15,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 42284275 (ipc=427.1) sim_rate=491677 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:46:29 2016
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,19,0) tid=(2,6,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(13,18,0) tid=(7,2,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(5,16,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 42554256 (ipc=427.7) sim_rate=489129 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:46:30 2016
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(0,18,0) tid=(1,5,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(9,17,0) tid=(0,3,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(3,16,0) tid=(0,6,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,18,0) tid=(12,5,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(3,18,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 43095051 (ipc=428.8) sim_rate=489716 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:46:31 2016
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(8,15,0) tid=(1,3,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(3,16,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (100878,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(100879,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(2,18,0) tid=(1,6,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(12,17,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (101163,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(101164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (101173,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(101174,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,18,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 43589035 (ipc=429.4) sim_rate=489764 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:46:32 2016
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(2,15,0) tid=(12,3,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(14,18,0) tid=(0,3,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,15,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (102054,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(102055,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,15,0) tid=(11,3,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(2,15,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 44054593 (ipc=429.8) sim_rate=489495 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:46:33 2016
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(7,15,0) tid=(9,6,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,15,0) tid=(12,4,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(15,18,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 44298917 (ipc=430.1) sim_rate=486801 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:46:34 2016
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(10,18,0) tid=(15,4,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(2,17,0) tid=(13,1,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(12,18,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (103531,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(103532,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (103645,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(103646,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (103658,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(103659,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(13,18,0) tid=(13,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(8,18,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (103909,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(103910,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (103925,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(103926,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (103951,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(103952,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 44799361 (ipc=430.8) sim_rate=486949 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:46:35 2016
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,19,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (104219,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(104220,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(13,19,0) tid=(0,5,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(12,14,0) tid=(8,6,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(12,15,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104919,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(104920,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(14,18,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (104972,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(104973,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (104979,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(104980,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 45263467 (ipc=431.1) sim_rate=486703 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:46:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (105125,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(105126,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(12,17,0) tid=(4,4,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(9,16,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 45497968 (ipc=431.3) sim_rate=484020 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:46:37 2016
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(12,19,0) tid=(0,3,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(12,19,0) tid=(3,2,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(4,19,0) tid=(3,3,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,19,0) tid=(8,4,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(13,14,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 45976866 (ipc=431.7) sim_rate=483967 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:46:38 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(13,16,0) tid=(0,3,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,18,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (106849,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(106850,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(13,18,0) tid=(13,4,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(13,19,0) tid=(15,4,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(11,17,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (107466,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(107467,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 46447877 (ipc=432.1) sim_rate=483832 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (107527,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(107528,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(0,20,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (107712,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(107713,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(1,20,0) tid=(0,7,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,17,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (108201,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(108202,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(13,16,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (108473,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(108474,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 46868380 (ipc=432.0) sim_rate=483179 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:46:40 2016
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(3,19,0) tid=(13,5,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,18,0) tid=(1,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,19,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 47105132 (ipc=432.2) sim_rate=480664 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:46:41 2016
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(5,18,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109214,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(109215,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (109307,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(109308,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109331,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(109332,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(4,17,0) tid=(8,6,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(15,18,0) tid=(10,5,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(11,17,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 47580663 (ipc=432.6) sim_rate=480612 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:46:42 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,20,0) tid=(11,1,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,17,0) tid=(9,6,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(10,15,0) tid=(7,3,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(9,20,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (110614,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(110615,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110714,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(110715,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,19,0) tid=(13,2,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(10,17,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 48106907 (ipc=433.4) sim_rate=481069 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:46:43 2016
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,20,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (111121,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(111122,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(7,20,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 48351690 (ipc=433.6) sim_rate=478729 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:46:44 2016
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(4,20,0) tid=(8,6,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(12,18,0) tid=(3,4,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,17,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (112014,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(112015,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (112080,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(112081,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112099,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(112100,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(7,20,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (112206,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(112207,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (112283,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(112284,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (112301,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(112302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (112359,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(112360,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(9,17,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 48772630 (ipc=433.5) sim_rate=478163 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:46:45 2016
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,20,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (112713,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(112714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (112851,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(112852,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112884,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(112885,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112894,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(112895,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (112903,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(112904,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(7,20,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (112947,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(112948,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 48963706 (ipc=433.3) sim_rate=475375 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (113151,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(113152,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (113172,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(113173,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(6,20,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (113246,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(113247,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,21,0) tid=(15,4,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,21,0) tid=(13,7,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(6,17,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 49387025 (ipc=433.2) sim_rate=474875 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:46:47 2016
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,19,0) tid=(12,1,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(6,17,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (114336,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(114337,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(12,20,0) tid=(5,3,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(8,19,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (114807,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(114808,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(13,21,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 49837659 (ipc=433.4) sim_rate=474644 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:46:48 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(5,20,0) tid=(4,5,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(7,21,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115566,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(115567,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115568,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115569,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115576,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(115577,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(5,20,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (115885,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(115886,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(7,21,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115950,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115951,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 50249901 (ipc=433.2) sim_rate=474055 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:46:49 2016
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,22,0) tid=(0,1,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(14,21,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 50489927 (ipc=433.4) sim_rate=471868 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:46:50 2016
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(13,21,0) tid=(9,4,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(6,19,0) tid=(5,6,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(3,19,0) tid=(5,1,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,21,0) tid=(12,6,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(15,19,0) tid=(2,7,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(9,21,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 51013434 (ipc=434.2) sim_rate=472346 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:46:51 2016
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,21,0) tid=(13,6,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(12,20,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 51260081 (ipc=434.4) sim_rate=470275 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:46:52 2016
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(14,19,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (118116,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(118117,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(3,22,0) tid=(9,1,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,17,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (118532,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(118533,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(8,19,0) tid=(13,1,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(12,19,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 51696066 (ipc=434.4) sim_rate=469964 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:46:53 2016
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(2,22,0) tid=(0,6,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(3,21,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (119505,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(119506,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,22,0) tid=(7,6,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(12,14,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 52076559 (ipc=434.0) sim_rate=469158 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (120148,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(120149,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(15,20,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (120313,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(120314,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(5,17,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120532,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(120533,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,20,0) tid=(0,4,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,20,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 52508845 (ipc=434.0) sim_rate=468828 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:46:55 2016
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(9,21,0) tid=(6,3,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(6,20,0) tid=(14,7,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(6,22,0) tid=(5,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(9,20,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 52906742 (ipc=433.7) sim_rate=468201 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:46:56 2016
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(6,20,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (122103,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(122104,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122247,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(122248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (122289,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(122290,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(13,20,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (122387,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(122388,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (122508,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(122509,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122528,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(122529,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(8,21,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122832,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122833,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(1,22,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 53250816 (ipc=432.9) sim_rate=467112 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123079,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123080,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(11,22,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (123274,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(123275,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(8,21,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 53431681 (ipc=432.6) sim_rate=464623 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:46:58 2016
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(12,20,0) tid=(6,5,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(10,21,0) tid=(13,2,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(13,20,0) tid=(1,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(4,21,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 53840286 (ipc=432.5) sim_rate=464140 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124519,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124520,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(5,19,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (124708,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(124709,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(11,14,0) tid=(13,6,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(5,23,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (125449,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(125450,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (125460,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(125461,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 54182038 (ipc=431.7) sim_rate=463094 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:47:00 2016
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(13,22,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (125613,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(125614,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (125617,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(125618,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (125695,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(125696,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(5,21,0) tid=(13,7,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,23,0) tid=(13,3,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(8,23,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 54541465 (ipc=431.2) sim_rate=462215 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:47:01 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(9,21,0) tid=(15,4,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(9,21,0) tid=(10,0,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(10,23,0) tid=(8,6,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(14,22,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 54967728 (ipc=431.1) sim_rate=461913 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:47:02 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(14,21,0) tid=(13,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,19,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (127824,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(127825,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (127859,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(127860,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(9,23,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 55187131 (ipc=431.1) sim_rate=459892 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128193,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(128194,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(5,23,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (128491,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(128492,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (128509,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(128510,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(7,23,0) tid=(14,2,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(14,21,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (128949,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(128950,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 55549217 (ipc=430.6) sim_rate=459084 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (129015,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(129016,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,18,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (129145,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(129146,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (129259,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(129260,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129265,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(129266,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (129293,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(129294,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (129298,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(129299,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(10,23,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (129376,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(129377,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (129433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (129433,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(129434,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(129434,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (129564,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(129565,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(14,23,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (129638,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(129639,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (129730,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(129731,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (129813,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(129814,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(0,22,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 55876088 (ipc=429.8) sim_rate=458000 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (130004,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(130005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130104,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(130105,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130261,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130262,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(4,14,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (130542,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(130543,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (130578,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(130579,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(2,24,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (130674,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(130675,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (130963,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(130964,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (130972,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(130973,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(7,24,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 56152304 (ipc=428.6) sim_rate=456522 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (131051,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(131052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (131056,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(131057,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (131238,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(131239,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(0,25,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (131429,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(131430,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (131498,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(131499,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 56304178 (ipc=428.2) sim_rate=454065 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (131517,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(131518,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(7,25,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (131768,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(131769,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(13,23,0) tid=(10,7,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(13,22,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (132179,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(132180,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (132209,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(132210,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(10,24,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 56690915 (ipc=427.9) sim_rate=453527 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:47:08 2016
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(6,24,0) tid=(13,0,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(7,24,0) tid=(6,6,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(11,15,0) tid=(11,4,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(3,25,0) tid=(5,0,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(14,24,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 57139583 (ipc=428.0) sim_rate=453488 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (133649,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(133650,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (133675,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(133676,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (133699,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(133700,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(2,25,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (133786,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(133787,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(2,25,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133991,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(133992,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (133998,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(133999,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 57334882 (ipc=427.9) sim_rate=451455 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134087,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134088,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(13,25,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134273,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(134274,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (134281,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(134282,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (134427,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(134428,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (134432,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(134433,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(8,22,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (134638,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(134639,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(13,25,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (134751,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(134752,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134799,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(134800,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (134887,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(134888,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(4,25,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 57740903 (ipc=427.7) sim_rate=451100 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:47:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (135109,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(135110,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (135144,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(135145,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(2,24,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (135157,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(135158,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (135169,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(135170,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (135180,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(135181,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (135335,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(135336,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (135347,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(135348,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(6,25,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (135440,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(135441,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 57956483 (ipc=427.7) sim_rate=449275 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (135524,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(135525,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135609,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(135610,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(4,26,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135643,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135644,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (135792,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(135793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (135796,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(135797,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (135832,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(135833,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,27,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (136007,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(136008,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (136022,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(136023,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (136102,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(136103,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(7,23,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (136280,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(136281,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136462,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(136463,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(14,22,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (136492,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(136493,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 58308473 (ipc=427.2) sim_rate=448526 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (136554,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(136555,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136582,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(136583,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (136628,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(136629,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(15,25,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (136749,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(136750,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (136800,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(136801,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (136822,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(136823,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (136848,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(136849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (136882,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(136883,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (136909,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(136910,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(7,27,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 58511347 (ipc=427.1) sim_rate=446651 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (137021,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(137022,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (137041,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(137042,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (137066,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(137067,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137074,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(137075,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (137104,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(137105,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (137116,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(137117,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137175,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(137176,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(14,26,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (137214,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(137215,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (137280,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(137281,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (137398,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(137399,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(13,26,0) tid=(8,5,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(4,26,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (137786,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(137787,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(6,26,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137972,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(137973,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 58976260 (ipc=427.4) sim_rate=446789 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:47:15 2016
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(12,26,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (138079,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(138080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (138148,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(138149,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(14,26,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (138242,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(138243,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138309,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(138310,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(6,26,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (138438,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(138439,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 59237939 (ipc=427.7) sim_rate=445398 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:47:16 2016
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,28,0) tid=(5,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(3,27,0) tid=(12,5,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(6,27,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 59497482 (ipc=428.0) sim_rate=444011 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:47:17 2016
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(5,29,0) tid=(3,3,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(10,28,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (139402,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(139403,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(2,29,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139519,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(139520,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (139589,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(139590,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (139613,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(139614,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(15,26,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (139697,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(139698,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (139703,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(139704,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(8,28,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (139850,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(139851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (139870,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(139871,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(6,28,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (139999,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(140000,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 60086409 (ipc=429.2) sim_rate=445084 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (140003,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(140004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140011,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(140012,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(3,30,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (140187,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(140188,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (140227,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(140228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140261,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(140262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (140281,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(140282,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(7,29,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (140389,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(140390,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140404,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140405,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140413,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(140414,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (140439,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(140440,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (140479,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(140480,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(2,27,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 60356431 (ipc=429.6) sim_rate=443797 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:47:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (140535,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(140536,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (140566,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(140567,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(2,28,0) tid=(7,2,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(13,28,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (140944,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(140945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (140973,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(140974,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(15,29,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (141071,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(141072,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (141115,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(141116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (141135,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(141136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (141164,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(141165,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (141197,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(141198,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(0,30,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (141227,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(141228,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (141286,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(141287,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(12,27,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (141449,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(141450,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (141457,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(141458,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 60898303 (ipc=430.4) sim_rate=444513 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (141523,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(141524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (141541,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(141542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (141569,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(141570,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(1,29,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (141684,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (141713,0), 4 CTAs running
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(11,28,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (141841,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (141879,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (141945,0), 4 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(10,29,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (141975,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 61149819 (ipc=430.6) sim_rate=443114 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (142023,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (142045,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (142063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (142081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (142115,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (142139,0), 3 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(13,29,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (142201,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (142347,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(11,29,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (142427,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (142446,0), 4 CTAs running
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(15,28,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (142649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (142679,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(11,29,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (142843,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 61614908 (ipc=430.9) sim_rate=443272 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (143011,0), 4 CTAs running
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,30,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (143036,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (143089,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (143169,0), 2 CTAs running
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(7,30,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (143242,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (143310,0), 3 CTAs running
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(15,31,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (143534,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (143561,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (143563,0), 4 CTAs running
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(4,31,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (143610,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (143622,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (143689,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (143697,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (143785,0), 4 CTAs running
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(0,30,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (143866,0), 3 CTAs running
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(15,30,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 62116033 (ipc=431.4) sim_rate=443685 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (144010,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (144187,0), 1 CTAs running
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(14,31,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (144324,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (144382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(4,31,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (144533,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (144579,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(4,31,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (144857,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (144919,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (144939,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (144963,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 62496846 (ipc=431.0) sim_rate=443240 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:47:24 2016
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(7,31,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (145081,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145151,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (145252,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (145254,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (145283,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (145504,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (145505,0), 1 CTAs running
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(13,31,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (145674,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (145780,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145891,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (145923,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (145944,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (145968,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (145985,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (146044,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (146049,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146076,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146103,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (146138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (146163,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (146175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (146247,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (146382,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (146442,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (146450,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (146759,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (146817,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (148045,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (148191,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (148859,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 62682608 (ipc=419.3) sim_rate=441426 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (149521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 13.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 149522
gpu_sim_insn = 62682608
gpu_ipc =     419.2200
gpu_tot_sim_cycle = 149522
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     419.2200
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 100904
gpu_stall_icnt2sh    = 21412
gpu_total_sim_rate=441426

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1273427
	L1I_total_cache_misses = 90253
	L1I_total_cache_miss_rate = 0.0709
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 113276
L1D_cache:
	L1D_cache_core[0]: Access = 17374, Miss = 4146, Miss_rate = 0.239, Pending_hits = 210, Reservation_fails = 27551
	L1D_cache_core[1]: Access = 16586, Miss = 4002, Miss_rate = 0.241, Pending_hits = 187, Reservation_fails = 29259
	L1D_cache_core[2]: Access = 16990, Miss = 4147, Miss_rate = 0.244, Pending_hits = 109, Reservation_fails = 28909
	L1D_cache_core[3]: Access = 16845, Miss = 4035, Miss_rate = 0.240, Pending_hits = 138, Reservation_fails = 29403
	L1D_cache_core[4]: Access = 16558, Miss = 4134, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 28477
	L1D_cache_core[5]: Access = 16567, Miss = 4127, Miss_rate = 0.249, Pending_hits = 137, Reservation_fails = 27873
	L1D_cache_core[6]: Access = 15964, Miss = 3775, Miss_rate = 0.236, Pending_hits = 131, Reservation_fails = 25291
	L1D_cache_core[7]: Access = 16530, Miss = 4132, Miss_rate = 0.250, Pending_hits = 140, Reservation_fails = 27070
	L1D_cache_core[8]: Access = 16836, Miss = 3940, Miss_rate = 0.234, Pending_hits = 165, Reservation_fails = 25605
	L1D_cache_core[9]: Access = 16356, Miss = 3955, Miss_rate = 0.242, Pending_hits = 145, Reservation_fails = 25689
	L1D_cache_core[10]: Access = 16053, Miss = 3789, Miss_rate = 0.236, Pending_hits = 151, Reservation_fails = 26106
	L1D_cache_core[11]: Access = 17753, Miss = 4490, Miss_rate = 0.253, Pending_hits = 166, Reservation_fails = 28847
	L1D_cache_core[12]: Access = 17285, Miss = 3819, Miss_rate = 0.221, Pending_hits = 176, Reservation_fails = 25157
	L1D_cache_core[13]: Access = 16486, Miss = 3703, Miss_rate = 0.225, Pending_hits = 218, Reservation_fails = 26290
	L1D_cache_core[14]: Access = 16577, Miss = 4064, Miss_rate = 0.245, Pending_hits = 80, Reservation_fails = 27271
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 60258
	L1D_total_cache_miss_rate = 0.2403
	L1D_total_cache_pending_hits = 2267
	L1D_total_cache_reservation_fails = 408798
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 381
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 364
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27978
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 11985
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1427
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 7284
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 20604
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52672
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 381
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32743
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 26455
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 44461
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 327473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183174
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 90253
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 113276
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
8369, 7787, 6907, 6553, 8600, 8191, 7910, 6862, 7930, 8560, 8184, 7748, 7913, 8192, 7760, 6487, 6824, 8476, 8637, 8497, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 424576
gpgpu_n_mem_read_local = 7284
gpgpu_n_mem_write_local = 44461
gpgpu_n_mem_read_global = 3815
gpgpu_n_mem_write_global = 13154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 364
gpgpu_stall_shd_mem[c_mem][bk_conf] = 364
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 424212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:800543	W0_Idle:471877	W0_Scoreboard:776179	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30520 {8:3815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 105392 {8:13174,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 674832 {136:4962,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 58272 {8:7284,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 5940648 {40:1046,72:88,136:43327,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 518840 {136:3815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1791664 {136:13174,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 990624 {136:7284,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 355688 {8:44461,}
maxmrqlatency = 2175 
maxdqlatency = 0 
maxmflatency = 4827 
averagemflatency = 319 
max_icnt2mem_latency = 2848 
max_icnt2sh_latency = 149521 
mrq_lat_table:2730 	105 	166 	331 	592 	655 	706 	1045 	1839 	905 	83 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55028 	4138 	1114 	1479 	1996 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21119 	13160 	13615 	28930 	1591 	1002 	1406 	1012 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4806 	4190 	1855 	278 	0 	0 	85 	236 	392 	859 	3068 	5260 	10999 	22403 	9351 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	5 	6 	10 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        44        32        32        24        22        16        20        18        14        10        10        14        14        16        16 
dram[1]:        42        42        32        31        20        22        16        18        16        14        10        10        14        20        16        16 
dram[2]:        44        45        41        39        28        21        12        18        20        16        10        12        14        10        16        16 
dram[3]:        42        42        42        40        22        21        16        18        18        18        12        10        12        16        16        14 
dram[4]:        45        46        43        47        25        25        20        14        18        18        14        14        14        12        14        20 
dram[5]:        44        46        41        39        24        22        18        16        14        18        10         8        10        14        14        18 
maximum service time to same row:
dram[0]:     14495     11979      4227      4836      3344      3744      4114      3311     36044     36974     57649     62369     88678     93411    117888    118622 
dram[1]:      9287     13905      4565      5972      4153      3418      3267      3654     36098     36511     57532     63211     91619     94219    117280    118726 
dram[2]:     13684     14089      5340      4546      4555      4330      4032      4211     37553     34275     61122     57506     92597     88691    119262    117193 
dram[3]:     11997     14342      5534      5004      4107      4398      4079      3854     37233     35349     63211     58966     94124     90669    118576    116879 
dram[4]:     10506     15592      4509      5124      4011      4187     18778      4454     35987     35888     56634     62366     90020     93329    117910    118229 
dram[5]:     11746     17275      4807      4938      4025      3978      4265      4032     37584     37123     58615     64468     92227     94534    117869    118943 
average row accesses per activate:
dram[0]: 10.714286 26.000000 32.000000 32.000000  6.000000  6.000000  7.000000  6.812500 11.555555  8.538462  7.466667  9.363636 10.636364  6.647059  6.066667  7.538462 
dram[1]: 12.833333 25.333334 32.000000 16.250000  7.272727  6.833333  6.647059  7.266667  7.000000  7.066667  6.866667  9.909091  8.769231  9.272727  8.727273  7.153846 
dram[2]: 13.166667 26.333334 36.500000 35.500000  8.700000  5.687500  5.045455  7.642857  8.384615  7.846154  7.769231  8.538462  7.533333  9.000000  8.909091  8.454545 
dram[3]: 15.200000 25.333334 37.000000 36.000000  5.125000  6.230769  5.894737  8.846154  8.076923  8.615385 10.000000  6.933333  8.000000  8.384615  7.916667  7.076923 
dram[4]: 15.800000 26.666666 37.500000 39.500000  5.466667  6.133333  7.600000  6.166667  9.363636  7.133333  6.588235  7.923077 10.454545  8.538462  8.727273  7.461538 
dram[5]: 26.000000 20.250000 36.500000 35.500000  5.266667  6.214286  6.166667  7.125000  7.533333  6.733333  6.866667  6.352941  7.133333  6.933333  6.200000  7.230769 
average row locality = 9161/1080 = 8.482408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        34        32        32        37        37        48        48        48        48        48        48        48        48        42        42 
dram[1]:        35        34        32        32        37        37        48        48        48        48        48        48        48        48        42        42 
dram[2]:        35        34        32        32        37        38        48        48        48        48        48        48        48        48        42        42 
dram[3]:        34        34        32        32        37        38        48        48        48        48        48        48        48        48        42        42 
dram[4]:        34        34        32        32        37        38        48        48        48        48        48        48        48        48        42        42 
dram[5]:        34        35        32        32        37        38        48        48        48        48        48        48        48        48        42        42 
total reads: 4052
bank skew: 48/32 = 1.50
chip skew: 676/675 = 1.00
number of total write accesses:
dram[0]:        40        44        32        32        47        47        64        61        56        63        64        55        69        65        49        56 
dram[1]:        42        42        32        33        43        45        65        61        71        58        55        61        66        54        54        51 
dram[2]:        44        45        41        39        50        53        63        59        61        54        53        63        65        69        56        51 
dram[3]:        42        42        42        40        45        43        64        67        57        64        62        56        56        61        53        50 
dram[4]:        45        46        43        47        45        54        66        63        55        59        64        55        67        63        54        55 
dram[5]:        44        46        41        39        42        49        63        66        65        53        55        60        59        56        51        52 
total reads: 5109
bank skew: 71/32 = 2.22
chip skew: 881/833 = 1.06
average mf latency per bank:
dram[0]:       3146      2147      3303      2806      3026      2572      2633      2259      2429      2061      2072      2193      1997      1878      2101      1869
dram[1]:       2555      2200      2718      2679      2525      2397      2017      1965      1731      1958      1984      1855      1728      1993      1699      1816
dram[2]:       2655      2440      2986      3014      2998      2940      2368      2535      2215      2266      2339      1989      2036      1909      1994      1962
dram[3]:       2166      2351      2643      2698      2518      2477      2047      2095      1907      1799      1755      1804      1855      1750      1766      1680
dram[4]:       2391      2317      3083      2967      2970      2831      2467      2425      2417      2301      2087      2284      1972      2110      1931      2002
dram[5]:       2310      2170      2806      2859      2589      2621      2254      2009      1989      2043      1991      1903      1882      1893      1803      1848
maximum mf latency per bank:
dram[0]:       3921      3434      4827      3128      4736      3965      3997      3757      4221      4146      4177      4451      3878      3399      3812      3315
dram[1]:       2918      3346      3841      3039      3481      3722      2933      3321      3271      3422      3597      3295      2947      4049      2896      3289
dram[2]:       3056      3889      3570      3571      3650      4030      3849      4385      3838      3910      4454      3516      3830      3505      3619      3619
dram[3]:       2867      3225      3465      3510      3130      3309      3287      3651      3634      3036      2770      2629      3527      3041      3746      3447
dram[4]:       3155      3909      3788      3768      4167      3880      3986      4810      4088      4416      3968      4792      4456      4283      3402      3670
dram[5]:       3256      3281      3591      3863      3583      3719      4254      3924      4143      4170      3468      3746      3758      3461      2902      3807

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184863 n_act=178 n_pre=162 n_req=1519 n_rd=10800 n_write=1365 bw_util=0.1233
n_activity=34239 dram_eff=0.7106
bk0: 560a 188832i bk1: 544a 188653i bk2: 512a 188446i bk3: 512a 188173i bk4: 592a 183043i bk5: 592a 184781i bk6: 768a 179368i bk7: 768a 179818i bk8: 768a 184231i bk9: 768a 185003i bk10: 768a 184351i bk11: 768a 183417i bk12: 768a 182133i bk13: 768a 183014i bk14: 672a 184511i bk15: 672a 183809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.89851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184878 n_act=176 n_pre=160 n_req=1508 n_rd=10800 n_write=1354 bw_util=0.1232
n_activity=34684 dram_eff=0.7008
bk0: 560a 189625i bk1: 544a 188913i bk2: 512a 187305i bk3: 512a 186946i bk4: 592a 184487i bk5: 592a 182934i bk6: 768a 181060i bk7: 768a 182019i bk8: 768a 185143i bk9: 768a 184977i bk10: 768a 182561i bk11: 768a 183278i bk12: 768a 183032i bk13: 768a 182481i bk14: 672a 185320i bk15: 672a 184313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.86402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184802 n_act=177 n_pre=161 n_req=1542 n_rd=10816 n_write=1412 bw_util=0.1239
n_activity=34889 dram_eff=0.701
bk0: 560a 190123i bk1: 544a 188842i bk2: 512a 188513i bk3: 512a 188270i bk4: 592a 184230i bk5: 608a 183743i bk6: 768a 181687i bk7: 768a 179604i bk8: 768a 185553i bk9: 768a 184555i bk10: 768a 183080i bk11: 768a 183328i bk12: 768a 183364i bk13: 768a 183180i bk14: 672a 185923i bk15: 672a 185782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.97356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184849 n_act=176 n_pre=160 n_req=1519 n_rd=10800 n_write=1383 bw_util=0.1235
n_activity=34651 dram_eff=0.7032
bk0: 544a 189417i bk1: 544a 189127i bk2: 512a 188248i bk3: 512a 188320i bk4: 592a 184422i bk5: 608a 184152i bk6: 768a 182109i bk7: 768a 180133i bk8: 768a 185888i bk9: 768a 186062i bk10: 768a 185128i bk11: 768a 184090i bk12: 768a 182826i bk13: 768a 183022i bk14: 672a 184701i bk15: 672a 185976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.86229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184786 n_act=179 n_pre=163 n_req=1556 n_rd=10800 n_write=1440 bw_util=0.124
n_activity=34504 dram_eff=0.7095
bk0: 544a 189719i bk1: 544a 188830i bk2: 512a 189227i bk3: 512a 188358i bk4: 592a 183015i bk5: 608a 182147i bk6: 768a 179701i bk7: 768a 179795i bk8: 768a 181717i bk9: 768a 182993i bk10: 768a 183167i bk11: 768a 182917i bk12: 768a 181232i bk13: 768a 182769i bk14: 672a 184680i bk15: 672a 184139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.93481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197368 n_nop=184793 n_act=194 n_pre=178 n_req=1517 n_rd=10816 n_write=1387 bw_util=0.1237
n_activity=34660 dram_eff=0.7042
bk0: 544a 190060i bk1: 560a 188690i bk2: 512a 188207i bk3: 512a 187189i bk4: 592a 183796i bk5: 608a 183982i bk6: 768a 179665i bk7: 768a 181058i bk8: 768a 183032i bk9: 768a 183505i bk10: 768a 183782i bk11: 768a 183654i bk12: 768a 182729i bk13: 768a 183247i bk14: 672a 184235i bk15: 672a 183563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.86856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6762, Miss = 338, Miss_rate = 0.050, Pending_hits = 95, Reservation_fails = 2509
L2_cache_bank[1]: Access = 6908, Miss = 337, Miss_rate = 0.049, Pending_hits = 94, Reservation_fails = 1705
L2_cache_bank[2]: Access = 6709, Miss = 338, Miss_rate = 0.050, Pending_hits = 99, Reservation_fails = 983
L2_cache_bank[3]: Access = 6671, Miss = 337, Miss_rate = 0.051, Pending_hits = 76, Reservation_fails = 403
L2_cache_bank[4]: Access = 6572, Miss = 338, Miss_rate = 0.051, Pending_hits = 107, Reservation_fails = 1417
L2_cache_bank[5]: Access = 6756, Miss = 338, Miss_rate = 0.050, Pending_hits = 103, Reservation_fails = 246
L2_cache_bank[6]: Access = 6723, Miss = 337, Miss_rate = 0.050, Pending_hits = 92, Reservation_fails = 226
L2_cache_bank[7]: Access = 6985, Miss = 338, Miss_rate = 0.048, Pending_hits = 93, Reservation_fails = 225
L2_cache_bank[8]: Access = 7131, Miss = 337, Miss_rate = 0.047, Pending_hits = 109, Reservation_fails = 143
L2_cache_bank[9]: Access = 6770, Miss = 338, Miss_rate = 0.050, Pending_hits = 112, Reservation_fails = 216
L2_cache_bank[10]: Access = 7074, Miss = 337, Miss_rate = 0.048, Pending_hits = 91, Reservation_fails = 534
L2_cache_bank[11]: Access = 6857, Miss = 339, Miss_rate = 0.049, Pending_hits = 94, Reservation_fails = 387
L2_total_cache_accesses = 81918
L2_total_cache_misses = 4052
L2_total_cache_miss_rate = 0.0495
L2_total_cache_pending_hits = 1165
L2_total_cache_reservation_fails = 8994
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7284
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 195
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 41229
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 232
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3000
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 3424
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4962
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13075
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5123
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=174108
icnt_total_pkts_simt_to_mem=292680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.4164
	minimum = 6
	maximum = 2190
Network latency average = 15.7346
	minimum = 6
	maximum = 1799
Slowest packet = 4397
Flit latency average = 15.3426
	minimum = 6
	maximum = 1795
Slowest flit = 13975
Fragmentation average = 0.285679
	minimum = 0
	maximum = 1650
Injected packet rate average = 0.0393536
	minimum = 0.0341421 (at node 1)
	maximum = 0.0447359 (at node 23)
Accepted packet rate average = 0.0393536
	minimum = 0.0326574 (at node 6)
	maximum = 0.047692 (at node 23)
Injected flit rate average = 0.115625
	minimum = 0.0903947 (at node 19)
	maximum = 0.146928 (at node 11)
Accepted flit rate average= 0.115625
	minimum = 0.0685718 (at node 1)
	maximum = 0.170537 (at node 23)
Injected packet length average = 2.9381
Accepted packet length average = 2.9381
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4164 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2190 (1 samples)
Network latency average = 15.7346 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1799 (1 samples)
Flit latency average = 15.3426 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1795 (1 samples)
Fragmentation average = 0.285679 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1650 (1 samples)
Injected packet rate average = 0.0393536 (1 samples)
	minimum = 0.0341421 (1 samples)
	maximum = 0.0447359 (1 samples)
Accepted packet rate average = 0.0393536 (1 samples)
	minimum = 0.0326574 (1 samples)
	maximum = 0.047692 (1 samples)
Injected flit rate average = 0.115625 (1 samples)
	minimum = 0.0903947 (1 samples)
	maximum = 0.146928 (1 samples)
Accepted flit rate average = 0.115625 (1 samples)
	minimum = 0.0685718 (1 samples)
	maximum = 0.170537 (1 samples)
Injected packet size average = 2.9381 (1 samples)
Accepted packet size average = 2.9381 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 441426 (inst/sec)
gpgpu_simulation_rate = 1052 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 140678.359375 
