<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="V2LVS Command Line Syntax" />
<meta name="abstract" content="V2LVS command line." />
<meta name="description" content="V2LVS command line." />
<meta name="DC.subject" content="Command lines, V2LVS, Usage, usage" />
<meta name="keywords" content="Command lines, V2LVS, Usage, usage" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id126d972d-75ae-4fc5-91b1-ee0ece43f84e" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>V2LVS Command Line Syntax</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="V2LVS Command Line Syntax" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">V2LVS Command Line Syntax</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">“<a class="xref fm:HeadingOnly" href="General_TclInterfaceCommandLineOptionCorrespondence_idf803357f.html#idf803357f-e8ab-49f9-81ec-9139026333bb__General_TclInterfaceCommandLineOptionCorrespondence_idf803357f.xml#idf803357f-e8ab-49f9-81ec-9139026333bb" title="Most of the Tcl interface commands correspond with command line options from the command line interface.">Tcl Interface and Command Line Option Correspondence</a>” shows Tcl shell equivalents to command
line options.</p>
<p class="shortdesc">V2LVS command line.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">As of 2012.1, enhancements
to the V2LVS command line interface have stopped. All further enhancements
will be made in the <a class="xref fm:HeadingOnly" href="Contain_V2lvsTclInterface_id273724ee.html#id273724ee-77fa-42ae-a1dc-0b74bfcdb102__Contain_V2lvsTclInterface_id273724ee.xml#id273724ee-77fa-42ae-a1dc-0b74bfcdb102" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools.">V2LVS Tcl Interface</a>. This being the case, the command
line interface should be considered deprecated.</p>
</div>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><pre class="pre codeblock leveled"><code><span class="keyword ParameterName Required">v2lvs -v </span><span class="keyword ParameterName RequiredReplaceable">verilog_design_file
</span>    [-a <span class="keyword ParameterName OptionalReplaceable">array_delimiters</span>]
    [-addpin <span class="keyword ParameterName OptionalReplaceable">pin_name</span>]
    [-b]
    [-c &lt;<span class="keyword ParameterName OptionalReplaceable">char1</span>&gt;&lt;<span class="keyword ParameterName OptionalReplaceable">string</span>&gt;]
    [-cb]
    [-cfg <span class="keyword ParameterName OptionalReplaceable">config_file</span>]
    [-e] 
    [-h] 
    [-i] 
    [-ictrace]
    [-incvdir <span class="keyword ParameterName OptionalReplaceable">dir</span>]
    [-l <span class="keyword ParameterName OptionalReplaceable">verilog_lib_file</span>] 
    [-log <span class="keyword ParameterName OptionalReplaceable">pathname</span>]
    [-lsp <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span>]
    [-lsr <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span>] 
    [-n]
    [-o <span class="keyword ParameterName OptionalReplaceable">output_spice_file</span>] 
    [-p <span class="keyword ParameterName OptionalReplaceable">prefix</span>] 
    [-rnt <span class="keyword ParameterName OptionalReplaceable">renamed_text_file</span>]
    [-s <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span>]
    [-s0 <span class="keyword ParameterName OptionalReplaceable">groundnet</span>] 
    [-s1 <span class="keyword ParameterName OptionalReplaceable">powernet</span>] 
    [-sk] [-sl] [-sn]
    [-so <span class="keyword ParameterName OptionalReplaceable">filename</span>]
    [-t <span class="keyword ParameterName OptionalReplaceable">svdb_dir</span>] 
    [-tcl [<span class="keyword ParameterName OptionalReplaceable">cmd_file</span>]]
    [-u <span class="keyword ParameterName OptionalReplaceable">unnamed_pin_prefix</span>] 
    [-V1995] [-V2001]
    [-w <span class="keyword ParameterName OptionalReplaceable">warning_level</span>]
    [-werror] 
    [-- <span class="keyword ParameterName OptionalReplaceable">tcl_arg0</span> [<span class="keyword ParameterName OptionalReplaceable">tcl_arg1</span> ...]]</code></pre></div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idd35eafb7-1578-4c52-951f-a507f480411b"><span class="keyword ParameterName Required">‑v</span> <span class="keyword ParameterName RequiredReplaceable">verilog_design_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies the filename of
the input Verilog structural netlist. This option is required and
may be specified multiple times if there is more than one input
netlist. Input files to this option that have either .gz or .Z extensions
are read automatically if gzip or uncompress are in your environment.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id0942c005-7d9c-479a-8eb0-d015f248daf8">-a <span class="keyword ParameterName OptionalReplaceable">delimiter1</span>[<span class="keyword ParameterName OptionalReplaceable">delimiter2</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">Changes the array delimiter
characters to the ones you specify. The delimiters must be acceptable
in SPICE. The default delimiters are brackets: “[” and “]”. Use
this option to change characters used to describe Verilog net selections
as SPICE nets. </p>
<p class="p">Verilog supports bus type nets
and ports with a bracket syntax. SPICE only represents simple nets.
For example, the Verilog net selection bus_a[2] translates into
the SPICE net bus_a[2]. The -a “&lt;&gt;” option maps bus_a[2] to the
SPICE net bus_a&lt;2&gt;. Also see “<a class="xref fm:HeadingAndPage" href="General_BusdelimiterStatementHandling_id6b18f3b7.html#id6b18f3b7-aa92-4ed9-9298-5687fbcc1f60__General_BusdelimiterStatementHandling_id6b18f3b7.xml#id6b18f3b7-aa92-4ed9-9298-5687fbcc1f60" title="The *.BUSDELIMITER SPICE statement specifies the character that identifies the index portion of SPICE pin names. The indexed pins indicate the SPICE equivalent of a Verilog port specified with a range expression.">*.BUSDELIMITER Statement Handling</a>” and
the -lsr option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id458fffaf-234b-4a95-b950-231f84bda89d">-addpin <span class="keyword ParameterName OptionalReplaceable">pin_name</span></dt>
<dd class="dd ArgumentDescription"><div class="note note"><span class="notetitle">Note:</span> <p class="p">This option should be used
with care because it adds pins that are not explicitly present in
the original Verilog netlist. Use of this option is discouraged.
Generally, SPICE .GLOBAL declarations are better suited for this
purpose. Additionally, the rule file specification statement <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Spice Override Globals', 'svrf_ur'); return false;">LVS Spice Override Globals</a> can provide additional flexibility for designs
with multiple supply nets. Adding pins with the <a class="xref fm:HeadingOnly" href="Contain_V2lvsTclInterface_id273724ee.html#id273724ee-77fa-42ae-a1dc-0b74bfcdb102__Contain_V2lvsTclInterface_id273724ee.xml#id273724ee-77fa-42ae-a1dc-0b74bfcdb102" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools.">V2LVS Tcl Interface</a> is the preferred method.</p>
</div>
<p class="p">This option adds <span class="keyword ParameterName OptionalReplaceable">pin_name</span> as
a pin to subcircuit definitions and subcircuit calls in the output
SPICE netlist where such a pin did not exist in the input Verilog
or in relevant SPICE libraries. Specifically:</p>
<ul class="ul"><li class="li" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id8530d4b9-2428-4024-b5bf-4416613fefcf"><p class="p">The <span class="keyword ParameterName OptionalReplaceable">pin_name</span> is
added as pin to .SUBCKT statements in the output SPICE netlist if the
original Verilog module definition did not already have a pin with
that name.</p>
</li>
<li class="li" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idb9662de2-66e1-41b1-8f5e-784d585702a6"><p class="p">The assignment <span class="keyword ParameterName OptionalReplaceable">pin_name</span>=<span class="keyword ParameterName OptionalReplaceable">pin_name</span> is
added to subcircuit calls in the output SPICE netlist if the original
Verilog instance did not already have a connection to pin <span class="keyword ParameterName OptionalReplaceable">pin_name</span>.</p>
<p class="p">Exception: If the subcircuit being
called is defined in a SPICE netlist read with the ‑lsr or -lsp
options, and that subcircuit does not have a pin called <span class="keyword ParameterName OptionalReplaceable">pin_name</span>,
then <span class="keyword ParameterName OptionalReplaceable">pin_name</span> is
not added to the subcircuit call.</p>
</li>
</ul>
<p class="p">This option is incompatible
with the v2lvs -i option. See “<a class="xref fm:HeadingAndPage" href="Concept_AdditionPins_id97669f8a.html#id97669f8a-6f62-4c50-addc-e4121be690fe__Concept_AdditionPins_id97669f8a.xml#id97669f8a-6f62-4c50-addc-e4121be690fe" title="You can add pins or ports using the v2lvs::add_pin command (command line: -addpins).">Addition of Pins</a>” for an example.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id1a0fdfd1-ddfd-4631-aaa7-2bb98aaab396">-b</dt>
<dd class="dd ArgumentDescription"><p class="p">Retains the leading backslash
for escaped identifiers. Verilog allows special identifiers called <dfn class="term italic">escaped identifiers</dfn> to contain
any non-white space character. These escaped identifiers normally
map to the same character string in SPICE (when characters used
are allowed in SPICE). The leading backslash (\) character that
indicates an escaped identifier is normally removed. This option
causes it to be retained. See “<a class="xref fm:HeadingAndPage" href="Concept_Expressions_id393baea1.html#id393baea1-d629-4f98-aada-3115254fb3bc__id0964cde7-b23d-47fa-a747-a15a69e6dcaf">Example — Handling escaped identifiers</a>” for details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idebcb848d-9918-4b93-8a75-264f8deccab1">-c ‘<span class="keyword ParameterName OptionalReplaceable">char1</span>[<span class="keyword ParameterName OptionalReplaceable">char2</span>]’</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
the substitution of characters in Verilog (that are disallowed in
SPICE) for characters that are permitted in SPICE. The <span class="keyword ParameterName OptionalReplaceable">char1</span> argument
must be specified. The <span class="keyword ParameterName OptionalReplaceable">char2</span> character
must be valid in SPICE when specified. There is no space between
the <span class="keyword ParameterName OptionalReplaceable">char</span>N arguments
if two are specified. The entire string of arguments must appear
in quotation marks. Single quotes are best to protect a $ character
from the shell.</p>
<p class="p">By default, # is substituted
in the SPICE for comma (,), equals (=), and leading dollar ($) in the
Verilog. </p>
<p class="p">If just <span class="keyword ParameterName OptionalReplaceable">char1</span> is
specified, then that character is removed in the output. All the
other default substitutions are still made. If both <span class="keyword ParameterName OptionalReplaceable">char1</span> and <span class="keyword ParameterName OptionalReplaceable">char2</span> are
specified, then <span class="keyword ParameterName OptionalReplaceable">char1</span> in
the Verilog is substituted for <span class="keyword ParameterName OptionalReplaceable">char2</span> in
the SPICE. Again, all other default substitutions are still made.</p>
<p class="p">When using this option, ensure
that the leading $ character in the Verilog is preceded by an escaped
identifier so that V2LVS can read it correctly.</p>
<p class="p">See the discussion of escaped
identifiers under “<a class="xref fm:HeadingAndPage" href="Concept_Expressions_id393baea1.html#id393baea1-d629-4f98-aada-3115254fb3bc__Concept_Expressions_id393baea1.xml#id393baea1-d629-4f98-aada-3115254fb3bc" title="Expressions are used throughout the Verilog language. V2LVS supports expressions used for structural description. These include things like identifiers; binary, hexadecimal, octal, and decimal numbers; port ranges; port selections; bit selection concatenations; and multiple concatenations.">Expressions</a>” for more details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idd29bff24-b2e2-431b-b6a2-86fdd0f1bd46">-cb</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies to use a Calibre CB
license.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id4acf5d50-9733-4809-be04-c6ac7a7d8e0f">-cfg <span class="keyword ParameterName OptionalReplaceable">config_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a configuration file
that allows subcircuit scoping of lower level SPICE blocks that
are incorporated into a top-level Verilog design. See “<a class="xref fm:HeadingAndPage" href="General_EnableSubcircuitScoping_id05a9cc22.html#id05a9cc22-414e-4d3e-a2ed-ce687c02d4c0__General_EnableSubcircuitScoping_id05a9cc22.xml#id05a9cc22-414e-4d3e-a2ed-ce687c02d4c0" title="V2LVS supports a configuration file that allows subcircuit scoping of lower-level SPICE blocks that are incorporated into a top-level Verilog design.">Enable Subcircuit Scoping</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id9d76a72d-2210-4e07-a1b4-962105161bb1">-e</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that empty .SUBCKT
definitions are generated for all modules (no instances are translated).
This is useful for generating “black box” subcircuits from library
files. See “<a class="xref fm:HeadingAndPage" href="TaskTop_CreatingLvsBoxSubcircuits_idaaa13618.html#idaaa13618-1166-4c2c-9e0d-7b7bf77b947c__TaskTop_CreatingLvsBoxSubcircuits_idaaa13618.xml#idaaa13618-1166-4c2c-9e0d-7b7bf77b947c" title="The v2lvs::generate_empty_subckts -enable option (command line: –e) generates empty subcircuits from a Verilog library file. This can be useful in conjunction with the LVS Box rule file statement to perform partial comparison of a structural netlist without comparing the low-level circuit descriptions.">Creating LVS Box Subcircuits</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id03c3a90f-428b-47b2-bcae-481ea9402998">-h</dt>
<dd class="dd ArgumentDescription"><p class="p">Prints a help message.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id64f49d0f-f60b-4562-ad5c-9922a8aff30a">-i</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that calls to subcircuits
with pins be done in order, according to traditional SPICE rather
than with $PINS construct. Calibre nmLVS has a special SPICE extension
for named pin connections in the $PINS construct. This option is
for non-Calibre applications only. See “<a class="xref fm:HeadingAndPage" href="Concept_SimulationOutputGeneration_id13dfebd0.html#id13dfebd0-8db1-46f5-b0f4-2ea571cb1821__Concept_SimulationOutputGeneration_id13dfebd0.xml#id13dfebd0-8db1-46f5-b0f4-2ea571cb1821" title="By default, V2LVS utilizes a Calibre nmLVS comment-coded extension ($PINS) to make pin connections. Such connections are independent of port order in the SPICE. However, the $PINS construct is unique to Calibre flows, and some tools may not recognize it.">Simulation Output Generation</a>” for details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id524f2a7e-3f82-499b-bf59-be616106ab06">-ictrace</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies to use an ICtrace
license.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idad47f1e4-f91f-4d6e-a85c-4e802be6a38e">-incvdir <span class="keyword ParameterName OptionalReplaceable">dir</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a directory containing
files that are to be referenced by the ‘include directive in Verilog.</p>
<p class="p">For example, consider the following
Verilog file:</p>
<pre class="pre codeblock leveled"><code>// top.v  
‘include "local_inc.v" 
‘include "project_inc.v" 
module top (); /* top */ 
// … 
endmodule </code></pre><p class="p">where <span class="ph filepath italic">local_inc.v</span> is
in the directory <span class="ph filepath italic">./inc_v</span> and <span class="ph filepath">project_inc.v</span> is
in the directory <span class="ph filepath italic">/project/verilog</span>.
You can use the following V2LVS command line to include these files
without putting their complete pathname into the Verilog source
file:</p>
<pre class="pre codeblock leveled"><code>v2lvs -v top.v -o top.spi -incvdir ./inc_v/local_inc.v \
‑incvdir /project/verilog</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id8e28eaac-2fba-4133-b462-d3c9ce1aa767">-l <span class="keyword ParameterName OptionalReplaceable">verilog_lib_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies the pathname of the
Verilog primitive library file. It is not translated. The Verilog library
is parsed for interface pin configurations (see -s option). When
calls are made to SPICE modules, a description of the SPICE interface
can be provided in Verilog syntax using this file. Since V2LVS parses
behavioral Verilog files for this interface information, it is often
possible to use Verilog modules provided for simulation. It is essential,
however, that the Verilog modules match the SPICE modules on details
like pin ordering and so forth. </p>
<p class="p">Input files to this option that
have either .gz or .Z extensions are read automatically if gzip
or uncompress are in your environment.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id1bd13882-73e6-4b84-93dc-aa1c606d6a2e">-log <span class="keyword ParameterName OptionalReplaceable">pathname</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies the output pathname
of the runtime log file. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id794929cd-f7d7-4169-a6c9-1d0748b1298e">-lsp <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a SPICE library filename
using pin mode. The SPICE file is parsed for interface configurations.
Pins with pin select ([ ]) annotation are kept as individual pins
using escaped identifiers. This option may be specified multiple
times. See “<a class="xref fm:HeadingAndPage" href="Concept_PinMode_id92654599.html#id92654599-e171-4ace-9941-3a9513861ad3__Concept_PinMode_id92654599.xml#id92654599-e171-4ace-9941-3a9513861ad3" title="The v2lvs::load_spice -pin_mode option (command line: ‑lsp) causes the SPICE file to be read for interface information. Pins of the form p[n] are interpreted as individual Verilog ports. Contents of the subcircuits are ignored. Any .INCLUDE statements are processed. Multiple instances of commands using ‑pin_mode are allowed.">Pin Mode</a>” for details. See also the -l
and -lsr arguments for this command. </p>
<p class="p">When calls are made to SPICE
modules, the SPICE interface can be read from the SPICE file directly
using this option, or the -lsr option. The -lsp option translates
SPICE pins directly into Verilog ports, with no assembly into arrays
or ranged ports.</p>
<p class="p">Input files to this option that
have either .gz or .Z extensions are read automatically if gzip
or uncompress are in your environment. SPICE .INCLUDE statements
are not processed. See <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> for that
capability.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id4d38ad2b-8eea-459c-ab74-355d43ef7d18">-lsr <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies SPICE library filename
using range mode. The SPICE file is parsed for interface configurations.
Pins with pin select ([ ]) annotation are assembled into Verilog
ranges. This option may be specified multiple times. See “<a class="xref fm:HeadingAndPage" href="Concept_RangeMode_id85f1d40e.html#id85f1d40e-db08-47a2-b120-f4011af436d8__Concept_RangeMode_id85f1d40e.xml#id85f1d40e-db08-47a2-b120-f4011af436d8" title="The v2lvs::load_spice -range_mode option (command line: -lsr) causes the SPICE library file to be read for interface information. SPICE pins of the form p[n] are interpreted as Verilog port ranges. Contents of the subcircuits are ignored. Any .INCLUDE statements are processed. Multiple instances of commands using -range_mode are allowed.">Range Mode</a>” for details.</p>
<p class="p">When calls are made to SPICE
modules, the SPICE interface can be read from the SPICE file directly
using this option or the -lsp option. The -lsr option translates
SPICE pins that have array delimiter characters into arrays or ranged
ports. See also the -a and -l options, as well as the *.BUSDELIMITER
description under “<a class="xref fm:HeadingAndPage" href="Contain_V2lvsUsedSpiceLibraryFiles_ide68c0ced.html#ide68c0ced-3314-4ca2-bbd4-d1c6a0078085__Contain_V2lvsUsedSpiceLibraryFiles_ide68c0ced.xml#ide68c0ced-3314-4ca2-bbd4-d1c6a0078085" title="SPICE library files may be used to define lower-level modules. V2LVS reads SPICE library files in order to deduce Verilog module interfaces, and to establish appropriate connectivity to SPICE library subcircuits from the V2LVS output netlist.">V2LVS Used With SPICE Library Files</a>”.</p>
<p class="p">Input files to this option that
have either .gz or .Z extensions are read automatically if gzip
or uncompress are in your environment. SPICE .INCLUDE statements
are not processed. See <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> for that
capability.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idd4ec7086-e7fd-4709-a290-4518eddb4d00">-n</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies unconnected pins to
receive numbered connections, starting with 1000.</p>
<p class="p">By default, unconnected pins
are not specified in the SPICE netlist because Calibre nmLVS interprets
missing pin connections as unconnected pins. This option causes
V2LVS to generate explicit connections to unconnected nets. See “<a class="xref fm:HeadingAndPage" href="Concept_UnconnectedPins_ide73c483c.html#ide73c483c-fcc5-460c-864e-438d752dc7a8__Concept_UnconnectedPins_ide73c483c.xml#ide73c483c-fcc5-460c-864e-438d752dc7a8" title="Unconnected pins are uncalled. Instantiations that leave pins uncalled in Verilog do not appear in the output. Calibre nmLVS handles these unconnected pins appropriately.">Unconnected Pins</a>” for details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id67965e91-3778-4400-a461-817df4d2cc07">-o <span class="keyword ParameterName OptionalReplaceable">output_spice_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies where to place the
output LVS SPICE netlist to be used for LVS. This is the translation
of the Verilog netlist. Default output channel is STDOUT. Appending
the <span class="keyword ParameterName OptionalReplaceable">output_spice_file </span>with
either .gz or .Z causes the file to be compressed with gzip or compress,
respectively, if they are available in your environment.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idedbdf9a3-ef25-49fb-af4a-a396cac38b4e">-p <span class="keyword ParameterName OptionalReplaceable">prefix </span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that a prefix is added
to the Verilog gate-level primitive cells. This allows construction
of specific SPICE subcircuits that correspond to the Verilog gates
used. This option can help to resolve naming conflicts in certain
circumstances. See “<a class="xref fm:HeadingAndPage" href="Concept_PrimitiveInstances_id6bb739b5.html#id6bb739b5-0c0c-4743-bd81-b6d76dddcf64__Concept_PrimitiveInstances_id6bb739b5.xml#id6bb739b5-0c0c-4743-bd81-b6d76dddcf64" title="IEEE Std 1364-2001 describes the use of primitive instances.">Primitive Instances</a>” for details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id2228c54e-4d08-410f-af40-08c29e986561">-rnt <span class="keyword ParameterName OptionalReplaceable">renamed_text_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies to output a renamed text file
that is included with the Calibre rule set. The rules in the renamed
text file avoid text shorts in layout feedthrough cells. See <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> ‑renametext
for further details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__ida41ad590-8b15-4f75-a3a5-e15767ba786a">-s <span class="keyword ParameterName OptionalReplaceable">spice_library_file</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that the -o option
output file has a .INCLUDE statement that points to the SPICE library
file. The -s option does not cause V2LVS to read the library file.
This option may be specified multiple times. See the -lsp and -lsr
options for reading SPICE library files.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id3b4abecf-e5e6-45f4-acc5-c1ab6e7f5208">-s0 <span class="keyword ParameterName OptionalReplaceable">groundnet </span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that the default global
ground is changed to <span class="keyword ParameterName OptionalReplaceable">groundnet </span>.
The <span class="keyword ParameterName OptionalReplaceable">groundnet </span> is
declared as a .GLOBAL net. The -s0, -s1, -sk, -sl, -sn, and -so
options can be useful in handling various supply net conventions
in different design flows.</p>
<p class="p">The supply net options are discussed
further under “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__Concept_PowerGroundConnections_id97a5180f.xml#id97a5180f-1b7c-434d-9687-ad7e66915c99" title="Since Verilog is a simulation language and is not generally used to specify power and ground routing, several options are provided to support different power and ground conventions used in different chips.">Power and Ground Connections</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id5910e2e7-8cd9-4ddc-9702-b738d9be38d6">-s1 <span class="keyword ParameterName OptionalReplaceable">powernet</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that the default global
power is changed to <span class="keyword ParameterName OptionalReplaceable">powernet</span>.
The <span class="keyword ParameterName OptionalReplaceable">powernet</span> is
declared as a .GLOBAL net. See also -s0 option.</p>
<p class="p">The supply net options are discussed
further under “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__Concept_PowerGroundConnections_id97a5180f.xml#id97a5180f-1b7c-434d-9687-ad7e66915c99" title="Since Verilog is a simulation language and is not generally used to specify power and ground routing, several options are provided to support different power and ground conventions used in different chips.">Power and Ground Connections</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idb3156624-9d39-4fd0-b2e8-5599dc335b3d">-sk</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that Verilog supply0
and supply1 nets are not connected to the global power and ground
nets. This option generates .GLOBAL statements for local power and
ground. See the -s0 and -s1 options.</p>
<p class="p">The supply net options are discussed
further under “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__Concept_PowerGroundConnections_id97a5180f.xml#id97a5180f-1b7c-434d-9687-ad7e66915c99" title="Since Verilog is a simulation language and is not generally used to specify power and ground routing, several options are provided to support different power and ground conventions used in different chips.">Power and Ground Connections</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id56dc3b7a-675f-4cb5-a3fe-b971fbaeadfa">‑s<span class="keyword ParameterName OptionalReplaceable">l</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies to create local supply0
and supply1 nets that are not connected to global power and ground.
See the -s0 and -s1 options.</p>
<p class="p">The supply net options are discussed
further under “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__Concept_PowerGroundConnections_id97a5180f.xml#id97a5180f-1b7c-434d-9687-ad7e66915c99" title="Since Verilog is a simulation language and is not generally used to specify power and ground routing, several options are provided to support different power and ground conventions used in different chips.">Power and Ground Connections</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id29622be3-f1b1-42f8-a8ee-7155d651f53b">-sn</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that default power
and ground signals should not be generated as .GLOBAL signals in
the V2LVS output SPICE netlist. This option can be used in conjunction
with the ‑sl option (no global signals for supply0 or supply1 signals)
to suppress all global signal generation by V2LVS.</p>
<p class="p">The supply net options are discussed
further under “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__Concept_PowerGroundConnections_id97a5180f.xml#id97a5180f-1b7c-434d-9687-ad7e66915c99" title="Since Verilog is a simulation language and is not generally used to specify power and ground routing, several options are provided to support different power and ground conventions used in different chips.">Power and Ground Connections</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id8fb202e3-a92c-4526-9648-50a685a53341">-so <span class="keyword ParameterName OptionalReplaceable">filename</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a filename that provides
instance- or module-specific power and ground overrides. See the
-s0 and -s1 options. See “<a class="xref fm:HeadingAndPage" href="General_PowerGroundSignalOverrides_idd0050876.html#idd0050876-80fc-4a48-8007-34a28081135e__General_PowerGroundSignalOverrides_idd0050876.xml#idd0050876-80fc-4a48-8007-34a28081135e" title="The v2lvs::override_globals ‑custom_override option (command line: -so) allows module- and instance-specific overrides for numeric constant signals in Verilog netlists. This option governs the conversion of numeric constants like 1'b1 and 1'b0 within Verilog netlists. This is implemented through a supply override file.">Power and Ground Signal Overrides</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id32ea45ce-d15d-4b03-9b26-9b7e1e6ca547">-t <span class="keyword ParameterName OptionalReplaceable">svdb_dir</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies that source template
file information is added to the SVDB database. This is used in
Calibre xRC. See “<a class="xref fm:HeadingAndPage" href="Concept_CalibreXrcSourceTemplateFile_id7810c8ec.html#id7810c8ec-1be3-47e7-938f-658972e958f2__Concept_CalibreXrcSourceTemplateFile_id7810c8ec.xml#id7810c8ec-1be3-47e7-938f-658972e958f2" title="The v2lvs::create_pex_template command (command line: -t) may be used to generate a file which Calibre xRC can use to determine directions of ports declared in the Verilog netlist.">Calibre xRC Source Template File</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id65a65e8d-d1e5-4955-9b7a-d37cae208f11">-tcl [<span class="keyword ParameterName OptionalReplaceable">cmd_file</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies to run the Tcl interface.
If -tcl is specified, then all other command line options are processed
(if any) and the Tcl shell is started in interactive mode. If the <span class="keyword ParameterName OptionalReplaceable">cmd_file</span> is
provided, then all command line options are processed as before,
and the <span class="keyword ParameterName OptionalReplaceable">cmd_file</span> is
executed in batch mode. See “<a class="xref fm:HeadingAndPage" href="Contain_V2lvsTclInterface_id273724ee.html#id273724ee-77fa-42ae-a1dc-0b74bfcdb102__Contain_V2lvsTclInterface_id273724ee.xml#id273724ee-77fa-42ae-a1dc-0b74bfcdb102" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools.">V2LVS Tcl Interface</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id9bddf751-ffdd-420a-9bd1-b140848460f3">-u <span class="keyword ParameterName OptionalReplaceable">unnamed_pin_prefix</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a prefix to add to
unnamed pin connections in module instantiations, and to unnamed
primitive and gate instantiations.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idea5de793-5249-4473-848a-5420288cea6e">-undef_mod</dt>
<dd class="dd ArgumentDescription"><p class="p">This option is deprecated. Specifies
that undefined modules do not get special handling during processing.
By default, the tool attempts to produce correct instance statements
for undefined modules. The ‑undef_mod option disables this special
processing. The option can reduce processing time, but the drawback
is undefined modules may not receive the proper instance definitions
in the output. See “<a class="xref fm:HeadingAndPage" href="Concept_UndefinedModules_idc31c42bc.html#idc31c42bc-4608-45f6-9b18-f4ed61417b26__Concept_UndefinedModules_idc31c42bc.xml#idc31c42bc-4608-45f6-9b18-f4ed61417b26" title="By default, V2LVS processes undefined modules by attempting to translate them into correct SPICE instances. The tool processes all placements of the undefined module and makes an assumption about port widths from the context of the placements. The assumption is used when writing the SPICE output.">Undefined Modules</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id8ae0ca92-93ca-45fb-a602-f42ed8d9ca92">-V1995</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables backward compatibility
with Verilog-1995. This keyword should be used when there are Verilog-1995
modules that use Verilog-2001 keywords as identifiers. See “<a class="xref fm:HeadingAndPage" href="General_SupportedVerilogSyntax_id46b12a84.html#id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__General_SupportedVerilogSyntax_id46b12a84.xml#id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d" title="V2LVS supports Verilog-2001 keywords and constructs. Such items may be parsed but are not translated. When this is the case, it is indicated in the table as a parsing support issue.">Supported Verilog Syntax</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__ida2cf14dc-1785-4713-8316-2a923bb2ffe9">-V2001</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables use of Verilog-2001
syntax. This is the default mode. See “<a class="xref fm:HeadingAndPage" href="General_SupportedVerilogSyntax_id46b12a84.html#id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__General_SupportedVerilogSyntax_id46b12a84.xml#id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d" title="V2LVS supports Verilog-2001 keywords and constructs. Such items may be parsed but are not translated. When this is the case, it is indicated in the table as a parsing support issue.">Supported Verilog Syntax</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id57d232f4-3d72-4706-8f9a-81ab2c17f6b1">-w <span class="keyword ParameterName OptionalReplaceable">warning_level</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Controls the amount of warning
message output. Possible level choices are these: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id8a0a589a-a0f1-44d3-a56d-c5c24f23d71f"><p class="p Opt">0
— Output no warning messages.</p>
</li>
<li class="li ArgOption" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__ide9f09098-1032-4ea8-8442-642804f4368d"><p class="p Opt">1
— Output warning messages for skipped blocks and modules only.</p>
</li>
<li class="li ArgOption" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__ide31b6569-0051-4825-b7c0-547c749da1e6"><p class="p Opt">2
— Output level 1 and calls to undeclared modules and pin arrays
with widths wider than ports. This is the default.</p>
</li>
<li class="li ArgOption" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id62c4e86d-d5af-4fb1-b5b3-f98dafb4fe1c"><p class="p Opt">3
— Output level 2 and called port array mismatches, and unsupported
compiler directives.</p>
</li>
<li class="li ArgOption" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idd66487b9-dd42-4c51-ad30-258dba8493dc"><p class="p Opt">4
— Output level 3 plus all ignored constructs (as in delays and charges).</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__id88c1b381-da2b-4ddb-96f5-825840037977">-werror</dt>
<dd class="dd ArgumentDescription"><p class="p">Treats warnings as errors. Verbosity
is controlled by -w option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id126d972d-75ae-4fc5-91b1-ee0ece43f84e__idc048c65e-a9e0-4ed1-bedb-423accd31fd9">[-- <span class="keyword ParameterName OptionalReplaceable">tcl_arg0</span> [<span class="keyword ParameterName OptionalReplaceable">tcl_arg1</span> ...]]</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies arguments accessible from the
$argv list in a Tcl script when the ‑tcl <span class="keyword ParameterName OptionalReplaceable">cmd_file</span> option
is used. When specified, “-- <span class="keyword ParameterName OptionalReplaceable">tcl_arg0</span> …”
must be the last set of arguments on the command line. The -- is
literal, indicating the end of the command line options list and
the start of arguments to be passed to the Tcl script.</p>
<p class="p">When accessed within the <span class="keyword ParameterName OptionalReplaceable">cmd_file</span>,
the arguments passed from the command line can be referenced using
code similar to this:</p>
<pre class="pre codeblock"><code>set arg0 [lindex $argv 0]
set arg1 [lindex $argv 1]</code></pre><p class="p">and so forth.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">V2LVS is used to translate Verilog
to SPICE. V2LVS has a command line interface, which has been used
historically. It is superseded by a Tcl interface discussed under “<a class="xref fm:HeadingAndPage" href="Contain_V2lvsTclInterface_id273724ee.html#id273724ee-77fa-42ae-a1dc-0b74bfcdb102__Contain_V2lvsTclInterface_id273724ee.xml#id273724ee-77fa-42ae-a1dc-0b74bfcdb102" title="The V2LVS Tcl interface supports programmability of the Verilog-to-SPICE translation process through standard Tcl language features. The interface has a Tcl pre-processor similar to other Calibre tools.">V2LVS Tcl Interface</a>”.</p>
<p class="p">Discussions of how to use the
various V2LVS features are summarized under “<a class="xref fm:HeadingAndPage" href="MGCChap_V2lvs_idf9540624.html#idf9540624-79c5-438f-96af-53d8ca9632c7__MGCChap_V2lvs_idf9540624.xml#idf9540624-79c5-438f-96af-53d8ca9632c7" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a>”.</p>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "V2LVS Command Line Syntax"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_V2lvsCommandLineSyntax_id126d972d.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>