#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Mar  3 14:40:34 2020
# Process ID: 13588
# Current directory: D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1
# Command line: vivado.exe -log TOP_stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_stopwatch.tcl
# Log file: D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1/TOP_stopwatch.vds
# Journal file: D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_stopwatch.tcl -notrace
Command: synth_design -top TOP_stopwatch -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.188 ; gain = 236.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_stopwatch' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:45]
INFO: [Synth 8-3491] module 'stopwatch' declared at 'D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/stopwatch.vhd:34' bound to instance 'stopwatch_ins' of component 'stopwatch' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'stopwatch' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/stopwatch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (1#1) [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/stopwatch.vhd:46]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/ce_gen.vhd:34' bound to instance 'ce_gen_ins' of component 'ce_gen' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (2#1) [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/ce_gen.vhd:42]
INFO: [Synth 8-3491] module 'seg_disp_driver' declared at 'D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1/.Xil/Vivado-13588-PC-xxx/realtime/seg_disp_driver_stub.vhdl:5' bound to instance 'seg_disp_driver_ins' of component 'seg_disp_driver' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:111]
INFO: [Synth 8-638] synthesizing module 'seg_disp_driver' [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1/.Xil/Vivado-13588-PC-xxx/realtime/seg_disp_driver_stub.vhdl:20]
WARNING: [Synth 8-3848] Net led_o in module/entity TOP_stopwatch does not have driver. [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TOP_stopwatch' (3#1) [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/new/TOP_stopwatch.vhd:45]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[7]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[6]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[5]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[4]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[3]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[2]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[1]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[0]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[2]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[3]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[4]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port sw_i[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 964.742 ; gain = 309.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 964.742 ; gain = 309.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 964.742 ; gain = 309.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 964.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/imports/Downloads/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_ins'
Finished Parsing XDC File [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/imports/Downloads/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_ins'
Parsing XDC File [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/constrs_1/imports/Downloads/RP_Shield.xdc]
Finished Parsing XDC File [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/constrs_1/imports/Downloads/RP_Shield.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.srcs/constrs_1/imports/Downloads/RP_Shield.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1049.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[7]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[6]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[5]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[4]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[3]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[2]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[1]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port led_o[0]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[2]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[3]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port btn_i[4]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design TOP_stopwatch has unconnected port sw_i[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1049.094 ; gain = 394.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1069.570 ; gain = 414.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1069.570 ; gain = 414.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |seg_disp_driver |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |seg_disp_driver_bbox_0 |     1|
|2     |BUFG                   |     1|
|3     |CARRY4                 |     8|
|4     |LUT1                   |     4|
|5     |LUT2                   |     1|
|6     |LUT3                   |     3|
|7     |LUT4                   |    16|
|8     |LUT5                   |    35|
|9     |LUT6                   |     2|
|10    |FDRE                   |    65|
|11    |IBUF                   |     4|
|12    |OBUF                   |    13|
|13    |OBUFT                  |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |   173|
|2     |  ce_gen_ins    |ce_gen    |    83|
|3     |  stopwatch_ins |stopwatch |    51|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.172 ; gain = 422.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1077.172 ; gain = 337.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1077.172 ; gain = 422.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1087.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1091.730 ; gain = 729.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/xklapi02/cv05_stopwatch/cv05_stopwatch.runs/synth_1/TOP_stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_stopwatch_utilization_synth.rpt -pb TOP_stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 14:41:22 2020...
