

================================================================
== Vitis HLS Report for 'insert_point2_Pipeline_insert_point_label4'
================================================================
* Date:           Mon Oct 17 15:14:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.558 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label4  |        8|        8|         1|          1|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     94|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U155  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_262_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln243_1_fu_283_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln243_2_fu_294_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln243_3_fu_305_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln243_4_fu_316_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln243_5_fu_327_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln243_fu_272_p2    |         +|   0|  0|  12|          12|          12|
    |icmp_ln242_fu_256_p2   |      icmp|   0|  0|   9|           4|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  94|          80|          78|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_2_fu_76           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_2_fu_76    |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label4|  return value|
|tmp_154                    |   in|   12|     ap_none|                                     tmp_154|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                               regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                               regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                               regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                               regions_min_0|         array|
|tmp_156                    |   in|   12|     ap_none|                                     tmp_156|        scalar|
|regions_min_1_address0     |  out|   12|   ap_memory|                               regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                               regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                               regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                               regions_min_1|         array|
|tmp_158                    |   in|   12|     ap_none|                                     tmp_158|        scalar|
|regions_max_0_address0     |  out|   12|   ap_memory|                               regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                               regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                               regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                               regions_max_0|         array|
|tmp_160                    |   in|   12|     ap_none|                                     tmp_160|        scalar|
|regions_max_1_address0     |  out|   12|   ap_memory|                               regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                               regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                               regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                               regions_max_1|         array|
|tmp_162                    |   in|   12|     ap_none|                                     tmp_162|        scalar|
|regions_center_0_address0  |  out|   12|   ap_memory|                            regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                            regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                            regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                            regions_center_0|         array|
|tmp_164                    |   in|   12|     ap_none|                                     tmp_164|        scalar|
|regions_center_1_address0  |  out|   12|   ap_memory|                            regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                            regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                            regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                            regions_center_1|         array|
|p_read1                    |   in|   32|     ap_none|                                     p_read1|        scalar|
|p_read2                    |   in|   32|     ap_none|                                     p_read2|        scalar|
|p_read3                    |   in|   32|     ap_none|                                     p_read3|        scalar|
|p_read4                    |   in|   32|     ap_none|                                     p_read4|        scalar|
|p_read5                    |   in|   32|     ap_none|                                     p_read5|        scalar|
|p_read6                    |   in|   32|     ap_none|                                     p_read6|        scalar|
|p_read7                    |   in|   32|     ap_none|                                     p_read7|        scalar|
|p_read8                    |   in|   32|     ap_none|                                     p_read8|        scalar|
|n_regions_load_cast        |   in|    1|     ap_none|                         n_regions_load_cast|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n_regions_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %n_regions_load_cast"   --->   Operation 5 'read' 'n_regions_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read821 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 6 'read' 'p_read821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read720 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 7 'read' 'p_read720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read619 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 8 'read' 'p_read619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read518 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 9 'read' 'p_read518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read417 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 10 'read' 'p_read417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read316 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 11 'read' 'p_read316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read215 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 12 'read' 'p_read215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read114 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 13 'read' 'p_read114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_164_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_164"   --->   Operation 14 'read' 'tmp_164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_162_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_162"   --->   Operation 15 'read' 'tmp_162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_160_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_160"   --->   Operation 16 'read' 'tmp_160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_158_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_158"   --->   Operation 17 'read' 'tmp_158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_156_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_156"   --->   Operation 18 'read' 'tmp_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_154_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_154"   --->   Operation 19 'read' 'tmp_154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln242 = icmp_eq  i4 %i, i4 8" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 24 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln242 = add i4 %i, i4 1" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 26 'add' 'add_ln242' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc.split, void %for.end.exitStub" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 27 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i4 %i" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 28 'zext' 'zext_ln243' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.54ns)   --->   "%add_ln243 = add i12 %tmp_154_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 29 'add' 'add_ln243' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i12 %add_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 30 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln243_1" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 31 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln243_1 = add i12 %tmp_156_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 32 'add' 'add_ln243_1' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i12 %add_ln243_1" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 33 'zext' 'zext_ln243_2' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln243_2" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 34 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.54ns)   --->   "%add_ln243_2 = add i12 %tmp_158_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 35 'add' 'add_ln243_2' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln243_3 = zext i12 %add_ln243_2" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 36 'zext' 'zext_ln243_3' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln243_3" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 37 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln243_3 = add i12 %tmp_160_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 38 'add' 'add_ln243_3' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln243_4 = zext i12 %add_ln243_3" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 39 'zext' 'zext_ln243_4' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln243_4" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 40 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln243_4 = add i12 %tmp_162_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 41 'add' 'add_ln243_4' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln243_5 = zext i12 %add_ln243_4" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 42 'zext' 'zext_ln243_5' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln243_5" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 43 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln243_5 = add i12 %tmp_164_read, i12 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 44 'add' 'add_ln243_5' <Predicate = (!icmp_ln242)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln243_6 = zext i12 %add_ln243_5" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 45 'zext' 'zext_ln243_6' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 46 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 47 'specloopname' 'specloopname_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read114, i32 %p_read215, i32 %p_read316, i32 %p_read417, i32 %p_read518, i32 %p_read619, i32 %p_read720, i32 %p_read821, i4 %i" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 48 'mux' 'tmp' <Predicate = (!icmp_ln242)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %n_regions_load_cast_read, void %arrayidx12525.case.0, void %arrayidx12525.case.1" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 49 'br' 'br_ln243' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 50 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 51 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 52 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 53 'br' 'br_ln243' <Predicate = (!icmp_ln242 & !n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 54 'store' 'store_ln243' <Predicate = (!icmp_ln242 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 55 'store' 'store_ln243' <Predicate = (!icmp_ln242 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 56 'store' 'store_ln243' <Predicate = (!icmp_ln242 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 57 'br' 'br_ln243' <Predicate = (!icmp_ln242 & n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln242 = store i4 %add_ln242, i4 %i_2" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 58 'store' 'store_ln242' <Predicate = (!icmp_ln242)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 59 'br' 'br_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln242)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_158]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_160]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_162]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_center_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_164]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_center_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                      (alloca           ) [ 01]
n_regions_load_cast_read (read             ) [ 01]
p_read821                (read             ) [ 00]
p_read720                (read             ) [ 00]
p_read619                (read             ) [ 00]
p_read518                (read             ) [ 00]
p_read417                (read             ) [ 00]
p_read316                (read             ) [ 00]
p_read215                (read             ) [ 00]
p_read114                (read             ) [ 00]
tmp_164_read             (read             ) [ 00]
tmp_162_read             (read             ) [ 00]
tmp_160_read             (read             ) [ 00]
tmp_158_read             (read             ) [ 00]
tmp_156_read             (read             ) [ 00]
tmp_154_read             (read             ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i                        (load             ) [ 00]
specpipeline_ln0         (specpipeline     ) [ 00]
icmp_ln242               (icmp             ) [ 01]
speclooptripcount_ln0    (speclooptripcount) [ 00]
add_ln242                (add              ) [ 00]
br_ln242                 (br               ) [ 00]
zext_ln243               (zext             ) [ 00]
add_ln243                (add              ) [ 00]
zext_ln243_1             (zext             ) [ 00]
regions_min_0_addr       (getelementptr    ) [ 00]
add_ln243_1              (add              ) [ 00]
zext_ln243_2             (zext             ) [ 00]
regions_min_1_addr       (getelementptr    ) [ 00]
add_ln243_2              (add              ) [ 00]
zext_ln243_3             (zext             ) [ 00]
regions_max_0_addr       (getelementptr    ) [ 00]
add_ln243_3              (add              ) [ 00]
zext_ln243_4             (zext             ) [ 00]
regions_max_1_addr       (getelementptr    ) [ 00]
add_ln243_4              (add              ) [ 00]
zext_ln243_5             (zext             ) [ 00]
regions_center_0_addr    (getelementptr    ) [ 00]
add_ln243_5              (add              ) [ 00]
zext_ln243_6             (zext             ) [ 00]
regions_center_1_addr    (getelementptr    ) [ 00]
specloopname_ln242       (specloopname     ) [ 00]
tmp                      (mux              ) [ 00]
br_ln243                 (br               ) [ 00]
store_ln243              (store            ) [ 00]
store_ln243              (store            ) [ 00]
store_ln243              (store            ) [ 00]
br_ln243                 (br               ) [ 00]
store_ln243              (store            ) [ 00]
store_ln243              (store            ) [ 00]
store_ln243              (store            ) [ 00]
br_ln243                 (br               ) [ 00]
store_ln242              (store            ) [ 00]
br_ln242                 (br               ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_154">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_154"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regions_min_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_min_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_158">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_158"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_max_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_160">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_160"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_max_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_162">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_162"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_center_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_164">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_164"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_center_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="n_regions_load_cast">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_load_cast"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="n_regions_load_cast_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_regions_load_cast_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read821_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read821/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read720_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read720/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read619_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read619/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read518_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read518/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read417_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read417/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read316_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read316/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read215_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read215/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read114_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read114/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_164_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_164_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_162_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_162_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_160_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_160_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_158_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_158_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_156_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_156_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_154_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_154_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="regions_min_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="regions_min_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="regions_max_0_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="regions_max_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="regions_center_0_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_0_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="regions_center_1_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_1_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln243_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln243_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln243_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln243_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln243_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln243_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln242_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln242_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln243_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln243_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln243_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln243_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln243_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln243_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln243_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_3/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln243_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln243_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln243_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_4/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln243_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_5/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln243_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_5/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln243_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_6/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="32" slack="0"/>
<pin id="343" dir="0" index="4" bw="32" slack="0"/>
<pin id="344" dir="0" index="5" bw="32" slack="0"/>
<pin id="345" dir="0" index="6" bw="32" slack="0"/>
<pin id="346" dir="0" index="7" bw="32" slack="0"/>
<pin id="347" dir="0" index="8" bw="32" slack="0"/>
<pin id="348" dir="0" index="9" bw="4" slack="0"/>
<pin id="349" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln242_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="68" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="198" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="184" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="170" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="205" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="191" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="177" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="164" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="287"><net_src comp="158" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="268" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="298"><net_src comp="152" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="268" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="309"><net_src comp="146" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="268" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="320"><net_src comp="140" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="268" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="331"><net_src comp="134" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="268" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="128" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="352"><net_src comp="122" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="353"><net_src comp="116" pin="2"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="110" pin="2"/><net_sink comp="338" pin=4"/></net>

<net id="355"><net_src comp="104" pin="2"/><net_sink comp="338" pin=5"/></net>

<net id="356"><net_src comp="98" pin="2"/><net_sink comp="338" pin=6"/></net>

<net id="357"><net_src comp="92" pin="2"/><net_sink comp="338" pin=7"/></net>

<net id="358"><net_src comp="86" pin="2"/><net_sink comp="338" pin=8"/></net>

<net id="359"><net_src comp="253" pin="1"/><net_sink comp="338" pin=9"/></net>

<net id="360"><net_src comp="338" pin="10"/><net_sink comp="212" pin=1"/></net>

<net id="361"><net_src comp="338" pin="10"/><net_sink comp="218" pin=1"/></net>

<net id="362"><net_src comp="338" pin="10"/><net_sink comp="224" pin=1"/></net>

<net id="363"><net_src comp="338" pin="10"/><net_sink comp="230" pin=1"/></net>

<net id="364"><net_src comp="338" pin="10"/><net_sink comp="236" pin=1"/></net>

<net id="365"><net_src comp="338" pin="10"/><net_sink comp="242" pin=1"/></net>

<net id="370"><net_src comp="262" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="76" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="366" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {1 }
	Port: regions_min_1 | {1 }
	Port: regions_max_0 | {1 }
	Port: regions_max_1 | {1 }
	Port: regions_center_0 | {1 }
	Port: regions_center_1 | {1 }
 - Input state : 
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_154 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_min_0 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_156 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_min_1 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_158 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_max_0 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_160 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_max_1 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_162 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_center_0 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : tmp_164 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : regions_center_1 | {}
	Port: insert_point2_Pipeline_insert_point_label4 : p_read1 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read2 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read3 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read4 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read5 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read6 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read7 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : p_read8 | {1 }
	Port: insert_point2_Pipeline_insert_point_label4 : n_regions_load_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln242 : 2
		add_ln242 : 2
		br_ln242 : 3
		zext_ln243 : 2
		add_ln243 : 3
		zext_ln243_1 : 4
		regions_min_0_addr : 5
		add_ln243_1 : 3
		zext_ln243_2 : 4
		regions_min_1_addr : 5
		add_ln243_2 : 3
		zext_ln243_3 : 4
		regions_max_0_addr : 5
		add_ln243_3 : 3
		zext_ln243_4 : 4
		regions_max_1_addr : 5
		add_ln243_4 : 3
		zext_ln243_5 : 4
		regions_center_0_addr : 5
		add_ln243_5 : 3
		zext_ln243_6 : 4
		regions_center_1_addr : 5
		tmp : 2
		store_ln243 : 6
		store_ln243 : 6
		store_ln243 : 6
		store_ln243 : 6
		store_ln243 : 6
		store_ln243 : 6
		store_ln242 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln242_fu_262          |    0    |    13   |
|          |           add_ln243_fu_272          |    0    |    12   |
|          |          add_ln243_1_fu_283         |    0    |    12   |
|    add   |          add_ln243_2_fu_294         |    0    |    12   |
|          |          add_ln243_3_fu_305         |    0    |    12   |
|          |          add_ln243_4_fu_316         |    0    |    12   |
|          |          add_ln243_5_fu_327         |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|    mux   |              tmp_fu_338             |    0    |    42   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln242_fu_256          |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|          | n_regions_load_cast_read_read_fu_80 |    0    |    0    |
|          |         p_read821_read_fu_86        |    0    |    0    |
|          |         p_read720_read_fu_92        |    0    |    0    |
|          |         p_read619_read_fu_98        |    0    |    0    |
|          |        p_read518_read_fu_104        |    0    |    0    |
|          |        p_read417_read_fu_110        |    0    |    0    |
|          |        p_read316_read_fu_116        |    0    |    0    |
|   read   |        p_read215_read_fu_122        |    0    |    0    |
|          |        p_read114_read_fu_128        |    0    |    0    |
|          |       tmp_164_read_read_fu_134      |    0    |    0    |
|          |       tmp_162_read_read_fu_140      |    0    |    0    |
|          |       tmp_160_read_read_fu_146      |    0    |    0    |
|          |       tmp_158_read_read_fu_152      |    0    |    0    |
|          |       tmp_156_read_read_fu_158      |    0    |    0    |
|          |       tmp_154_read_read_fu_164      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln243_fu_268          |    0    |    0    |
|          |         zext_ln243_1_fu_278         |    0    |    0    |
|          |         zext_ln243_2_fu_289         |    0    |    0    |
|   zext   |         zext_ln243_3_fu_300         |    0    |    0    |
|          |         zext_ln243_4_fu_311         |    0    |    0    |
|          |         zext_ln243_5_fu_322         |    0    |    0    |
|          |         zext_ln243_6_fu_333         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   136   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_2_reg_371|    4   |
+-----------+--------+
|   Total   |    4   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   136  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   136  |
+-----------+--------+--------+
