{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685241436851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685241436854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 14:37:16 2023 " "Processing started: Sun May 28 14:37:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685241436854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241436854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241436854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685241437629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685241437629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behaviour " "Found design unit 1: FSM-behaviour" {  } { { "FSM.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445270 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fontgen-behaviour " "Found design unit 1: fontgen-behaviour" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445301 ""} { "Info" "ISGN_ENTITY_NAME" "1 fontgen " "Found entity 1: fontgen" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collisions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collisions-behaviour " "Found design unit 1: collisions-behaviour" {  } { { "collisions.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445313 ""} { "Info" "ISGN_ENTITY_NAME" "1 collisions " "Found entity 1: collisions" {  } { { "collisions.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoretracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scoretracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreTracker-behaviour " "Found design unit 1: scoreTracker-behaviour" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445326 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreTracker " "Found entity 1: scoreTracker" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 renderer-behaviour " "Found design unit 1: renderer-behaviour" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445337 ""} { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "LFSR.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445349 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "LFSR.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445359 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flappy_bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flappy_bird-behavior " "Found design unit 1: flappy_bird-behavior" {  } { { "flappy_bird.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445371 ""} { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/VGA_SYNC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445383 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/VGA_SYNC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445397 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445407 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "ball.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445445 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241445481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241445481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBird " "Elaborating entity \"FlappyBird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685241445543 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipe_y2\[9..0\] pipe_y2 " "Bus \"pipe_y2\[9..0\]\" found using same base name as \"pipe_y2\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 384 1600 1712 401 "pipe_y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipe_y3\[9..0\] pipe_y3 " "Bus \"pipe_y3\[9..0\]\" found using same base name as \"pipe_y3\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 400 1592 1712 417 "pipe_y3\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipe_y4\[9..0\] pipe_y4 " "Bus \"pipe_y4\[9..0\]\" found using same base name as \"pipe_y4\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 416 1600 1712 433 "pipe_y4\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey2\[9..0\] pipey " "Bus \"pipey2\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445560 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey3\[9..0\] pipey " "Bus \"pipey3\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445560 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey4\[9..0\] pipey " "Bus \"pipey4\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } { 272 1712 1888 512 "inst9" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey " "Converted elements in bus name \"pipey\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey\[9..0\] pipey9..0 " "Converted element name(s) from \"pipey\[9..0\]\" to \"pipey9..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445560 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey2 " "Converted elements in bus name \"pipey2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey2\[9..0\] pipey29..0 " "Converted element name(s) from \"pipey2\[9..0\]\" to \"pipey29..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445560 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey3 " "Converted elements in bus name \"pipey3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey3\[9..0\] pipey39..0 " "Converted element name(s) from \"pipey3\[9..0\]\" to \"pipey39..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445561 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445561 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey4 " "Converted elements in bus name \"pipey4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey4\[9..0\] pipey49..0 " "Converted element name(s) from \"pipey4\[9..0\]\" to \"pipey49..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445561 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445561 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey2\[9..0\] pipey " "Bus \"pipey2\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445562 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey3\[9..0\] pipey " "Bus \"pipey3\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445562 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pipey4\[9..0\] pipey " "Bus \"pipey4\[9..0\]\" found using same base name as \"pipey\", which might lead to a name conflict." {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } { -96 864 1104 176 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685241445563 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey " "Converted elements in bus name \"pipey\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey\[9..0\] pipey9..0 " "Converted element name(s) from \"pipey\[9..0\]\" to \"pipey9..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445563 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445563 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey2 " "Converted elements in bus name \"pipey2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey2\[9..0\] pipey29..0 " "Converted element name(s) from \"pipey2\[9..0\]\" to \"pipey29..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445563 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445563 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey3 " "Converted elements in bus name \"pipey3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey3\[9..0\] pipey39..0 " "Converted element name(s) from \"pipey3\[9..0\]\" to \"pipey39..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445563 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445563 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipey4 " "Converted elements in bus name \"pipey4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipey4\[9..0\] pipey49..0 " "Converted element name(s) from \"pipey4\[9..0\]\" to \"pipey49..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445563 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445563 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[4..0\] " "Not all bits in bus \"LEDR\[4..0\]\" are used" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 608 864 1040 624 "LEDR\[0\]" "" } { 336 1960 2136 352 "LEDR\[1\]" "" } { 536 1744 1920 552 "LEDR\[2\]" "" } { 296 1200 1376 312 "LEDR\[4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1685241445564 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[0\] LEDR0 " "Converted element name(s) from \"LEDR\[0\]\" to \"LEDR0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 608 864 1040 624 "LEDR\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[1\] LEDR1 " "Converted element name(s) from \"LEDR\[1\]\" to \"LEDR1\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 336 1960 2136 352 "LEDR\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[2\] LEDR2 " "Converted element name(s) from \"LEDR\[2\]\" to \"LEDR2\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 536 1744 1920 552 "LEDR\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[4\] LEDR4 " "Converted element name(s) from \"LEDR\[4\]\" to \"LEDR4\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 296 1200 1376 312 "LEDR\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 608 864 1040 624 "LEDR\[0\]" "" } { 336 1960 2136 352 "LEDR\[1\]" "" } { 536 1744 1920 552 "LEDR\[2\]" "" } { 296 1200 1376 312 "LEDR\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445565 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipe_y " "Converted elements in bus name \"pipe_y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y\[9..0\] pipe_y9..0 " "Converted element name(s) from \"pipe_y\[9..0\]\" to \"pipe_y9..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 80 1104 1191 97 "pipe_y\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y\[9..0\] pipe_y9..0 " "Converted element name(s) from \"pipe_y\[9..0\]\" to \"pipe_y9..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 368 1608 1712 385 "pipe_y\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445565 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 80 1104 1191 97 "pipe_y\[9..0\]" "" } { 368 1608 1712 385 "pipe_y\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445565 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipe_y2 " "Converted elements in bus name \"pipe_y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y2\[9..0\] pipe_y29..0 " "Converted element name(s) from \"pipe_y2\[9..0\]\" to \"pipe_y29..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 96 1104 1220 113 "pipe_y2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445566 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y2\[9..0\] pipe_y29..0 " "Converted element name(s) from \"pipe_y2\[9..0\]\" to \"pipe_y29..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 384 1600 1712 401 "pipe_y2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445566 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 96 1104 1220 113 "pipe_y2\[9..0\]" "" } { 384 1600 1712 401 "pipe_y2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445566 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipe_y3 " "Converted elements in bus name \"pipe_y3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y3\[9..0\] pipe_y39..0 " "Converted element name(s) from \"pipe_y3\[9..0\]\" to \"pipe_y39..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 112 1104 1212 129 "pipe_y3\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445566 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y3\[9..0\] pipe_y39..0 " "Converted element name(s) from \"pipe_y3\[9..0\]\" to \"pipe_y39..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 400 1592 1712 417 "pipe_y3\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445566 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 112 1104 1212 129 "pipe_y3\[9..0\]" "" } { 400 1592 1712 417 "pipe_y3\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445566 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pipe_y4 " "Converted elements in bus name \"pipe_y4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y4\[9..0\] pipe_y49..0 " "Converted element name(s) from \"pipe_y4\[9..0\]\" to \"pipe_y49..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 128 1104 1199 145 "pipe_y4\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pipe_y4\[9..0\] pipe_y49..0 " "Converted element name(s) from \"pipe_y4\[9..0\]\" to \"pipe_y49..0\"" {  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 416 1600 1712 433 "pipe_y4\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241445567 ""}  } { { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 128 1104 1199 145 "pipe_y4\[9..0\]" "" } { 416 1600 1712 433 "pipe_y4\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685241445567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "output_files/FlappyBird.bdf" "inst" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 256 664 888 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241445623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "output_files/FlappyBird.bdf" "inst2" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 40 424 584 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241445766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst2\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241445817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241445924 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685241445937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241446013 ""}  } { { "pll/pll_0002.v" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685241446013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:inst8 " "Elaborating entity \"renderer\" for hierarchy \"renderer:inst8\"" {  } { { "output_files/FlappyBird.bdf" "inst8" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -376 2032 2232 -136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446022 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "state renderer.vhd(15) " "VHDL Variable Declaration warning at renderer.vhd(15): used initial value expression for variable \"state\" because variable was never assigned a value" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 15 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241446022 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_hearts renderer.vhd(28) " "VHDL Process Statement warning at renderer.vhd(28): signal \"rom_hearts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446023 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_mode renderer.vhd(32) " "VHDL Process Statement warning at renderer.vhd(32): signal \"rom_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446023 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_scoreval renderer.vhd(36) " "VHDL Process Statement warning at renderer.vhd(36): signal \"rom_scoreval\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446023 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_score renderer.vhd(40) " "VHDL Process Statement warning at renderer.vhd(40): signal \"rom_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446023 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blackbar renderer.vhd(44) " "VHDL Process Statement warning at renderer.vhd(44): signal \"blackbar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446023 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_on3 renderer.vhd(48) " "VHDL Process Statement warning at renderer.vhd(48): signal \"pipe_on3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446024 "|FlappyBird|renderer:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_on4 renderer.vhd(48) " "VHDL Process Statement warning at renderer.vhd(48): signal \"pipe_on4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "renderer.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446024 "|FlappyBird|renderer:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst16 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst16\"" {  } { { "output_files/FlappyBird.bdf" "inst16" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -96 864 1104 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr pipes:inst16\|lfsr:lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"pipes:inst16\|lfsr:lfsr_inst\"" {  } { { "pipes.vhd" "lfsr_inst" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446143 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LFSR.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446143 "|FlappyBird|pipes:inst16|lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flappy_bird flappy_bird:inst19 " "Elaborating entity \"flappy_bird\" for hierarchy \"flappy_bird:inst19\"" {  } { { "output_files/FlappyBird.bdf" "inst19" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 304 200 440 480 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446224 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Head_xPos flappy_bird.vhd(35) " "VHDL Signal Declaration warning at flappy_bird.vhd(35): used explicit default value for signal \"Head_xPos\" because signal was never assigned a value" {  } { { "flappy_bird.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241446224 "|FlappyBird|flappy_bird:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FootLeft_xPos flappy_bird.vhd(41) " "VHDL Signal Declaration warning at flappy_bird.vhd(41): used explicit default value for signal \"FootLeft_xPos\" because signal was never assigned a value" {  } { { "flappy_bird.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241446225 "|FlappyBird|flappy_bird:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FootRight_xPos flappy_bird.vhd(43) " "VHDL Signal Declaration warning at flappy_bird.vhd(43): used explicit default value for signal \"FootRight_xPos\" because signal was never assigned a value" {  } { { "flappy_bird.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241446225 "|FlappyBird|flappy_bird:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst5 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst5\"" {  } { { "output_files/FlappyBird.bdf" "inst5" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 552 424 688 696 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685241446288 "|FlappyBird|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446289 "|FlappyBird|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446289 "|FlappyBird|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446289 "|FlappyBird|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446289 "|FlappyBird|MOUSE:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions collisions:inst9 " "Elaborating entity \"collisions\" for hierarchy \"collisions:inst9\"" {  } { { "output_files/FlappyBird.bdf" "inst9" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 272 1712 1888 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst15 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst15\"" {  } { { "output_files/FlappyBird.bdf" "inst15" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 104 1480 1704 280 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreTracker scoreTracker:inst7 " "Elaborating entity \"scoreTracker\" for hierarchy \"scoreTracker:inst7\"" {  } { { "output_files/FlappyBird.bdf" "inst7" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { 568 1264 1504 776 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_behaviour scoreTracker.vhd(137) " "VHDL Process Statement warning at scoreTracker.vhd(137): signal \"reset_behaviour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446509 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mouse_clicked scoreTracker.vhd(145) " "VHDL Process Statement warning at scoreTracker.vhd(145): signal \"mouse_clicked\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446509 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "passedPipe scoreTracker.vhd(157) " "VHDL Process Statement warning at scoreTracker.vhd(157): signal \"passedPipe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446509 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mouse_clicked scoreTracker.vhd(157) " "VHDL Process Statement warning at scoreTracker.vhd(157): signal \"mouse_clicked\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446509 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds scoreTracker.vhd(159) " "VHDL Process Statement warning at scoreTracker.vhd(159): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446509 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens scoreTracker.vhd(162) " "VHDL Process Statement warning at scoreTracker.vhd(162): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446510 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mins scoreTracker.vhd(165) " "VHDL Process Statement warning at scoreTracker.vhd(165): signal \"mins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scoreTracker.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685241446510 "|FlappyBird|scoreTracker:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_counter.vhd 2 1 " "Using design file bcd_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-counting " "Found design unit 1: BCD_counter-counting" {  } { { "bcd_counter.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241446607 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "bcd_counter.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241446607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685241446607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter scoreTracker:inst7\|bcd_counter:counterSec " "Elaborating entity \"bcd_counter\" for hierarchy \"scoreTracker:inst7\|bcd_counter:counterSec\"" {  } { { "scoreTracker.vhd" "counterSec" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_7seg.vhd 2 1 " "Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "bcd_to_7seg.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_to_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241446726 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "bcd_to_7seg.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_to_7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241446726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685241446726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg scoreTracker:inst7\|bcd_to_7seg:display1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"scoreTracker:inst7\|bcd_to_7seg:display1\"" {  } { { "scoreTracker.vhd" "display1" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst13 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst13\"" {  } { { "output_files/FlappyBird.bdf" "inst13" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -88 1496 1760 24 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst13\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241446998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst13\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241447054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241447054 ""}  } { { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685241447054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241447130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241447130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst13\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst13\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241447133 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "17 512 0 2 2 " "17 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "23 " "Memory Initialization File Address 23 is not initialized" {  } { { "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1685241447150 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "496 511 " "Addresses ranging from 496 to 511 are not initialized" {  } { { "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1685241447150 ""}  } { { "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1685241447150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontgen fontgen:inst14 " "Elaborating entity \"fontgen\" for hierarchy \"fontgen:inst14\"" {  } { { "output_files/FlappyBird.bdf" "inst14" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -360 896 1184 -216 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241447271 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A fontgen.vhd(26) " "VHDL Signal Declaration warning at fontgen.vhd(26): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B fontgen.vhd(27) " "VHDL Signal Declaration warning at fontgen.vhd(27): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C fontgen.vhd(28) " "VHDL Signal Declaration warning at fontgen.vhd(28): used explicit default value for signal \"C\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D fontgen.vhd(29) " "VHDL Signal Declaration warning at fontgen.vhd(29): used explicit default value for signal \"D\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "E fontgen.vhd(30) " "VHDL Signal Declaration warning at fontgen.vhd(30): used explicit default value for signal \"E\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "F fontgen.vhd(31) " "VHDL Signal Declaration warning at fontgen.vhd(31): used explicit default value for signal \"F\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "G fontgen.vhd(32) " "VHDL Signal Declaration warning at fontgen.vhd(32): used explicit default value for signal \"G\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I fontgen.vhd(34) " "VHDL Signal Declaration warning at fontgen.vhd(34): used explicit default value for signal \"I\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447272 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L fontgen.vhd(37) " "VHDL Signal Declaration warning at fontgen.vhd(37): used explicit default value for signal \"L\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M fontgen.vhd(38) " "VHDL Signal Declaration warning at fontgen.vhd(38): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N fontgen.vhd(39) " "VHDL Signal Declaration warning at fontgen.vhd(39): used explicit default value for signal \"N\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "O fontgen.vhd(40) " "VHDL Signal Declaration warning at fontgen.vhd(40): used explicit default value for signal \"O\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "P fontgen.vhd(41) " "VHDL Signal Declaration warning at fontgen.vhd(41): used explicit default value for signal \"P\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R fontgen.vhd(43) " "VHDL Signal Declaration warning at fontgen.vhd(43): used explicit default value for signal \"R\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S fontgen.vhd(44) " "VHDL Signal Declaration warning at fontgen.vhd(44): used explicit default value for signal \"S\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447274 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "T fontgen.vhd(45) " "VHDL Signal Declaration warning at fontgen.vhd(45): used explicit default value for signal \"T\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447275 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y fontgen.vhd(50) " "VHDL Signal Declaration warning at fontgen.vhd(50): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447275 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ARROWRIGHT fontgen.vhd(52) " "VHDL Signal Declaration warning at fontgen.vhd(52): used explicit default value for signal \"ARROWRIGHT\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447275 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SPACE fontgen.vhd(53) " "VHDL Signal Declaration warning at fontgen.vhd(53): used explicit default value for signal \"SPACE\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447276 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SEMICOLON fontgen.vhd(54) " "VHDL Signal Declaration warning at fontgen.vhd(54): used explicit default value for signal \"SEMICOLON\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447276 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEARTSIGN fontgen.vhd(60) " "VHDL Signal Declaration warning at fontgen.vhd(60): used explicit default value for signal \"HEARTSIGN\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447276 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH fontgen.vhd(66) " "VHDL Signal Declaration warning at fontgen.vhd(66): used explicit default value for signal \"DASH\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447276 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZERO fontgen.vhd(69) " "VHDL Signal Declaration warning at fontgen.vhd(69): used explicit default value for signal \"ZERO\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447276 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SIX fontgen.vhd(75) " "VHDL Signal Declaration warning at fontgen.vhd(75): used explicit default value for signal \"SIX\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447277 "|FlappyBird|fontgen:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NINE fontgen.vhd(78) " "VHDL Signal Declaration warning at fontgen.vhd(78): used explicit default value for signal \"NINE\" because signal was never assigned a value" {  } { { "fontgen.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685241447277 "|FlappyBird|fontgen:inst14"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipes:inst16\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipes:inst16\|Mod1\"" {  } { { "pipes.vhd" "Mod1" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685241448828 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipes:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipes:inst16\|Mod0\"" {  } { { "pipes.vhd" "Mod0" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685241448828 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685241448828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipes:inst16\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"pipes:inst16\|lpm_divide:Mod1\"" {  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241448939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipes:inst16\|lpm_divide:Mod1 " "Instantiated megafunction \"pipes:inst16\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241448939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241448939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241448939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241448939 ""}  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685241448939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241448998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241448998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241449088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241449088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241449243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241449243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipes:inst16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pipes:inst16\|lpm_divide:Mod0\"" {  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241449483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipes:inst16\|lpm_divide:Mod0 " "Instantiated megafunction \"pipes:inst16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241449483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241449483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241449483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241449483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685241449483 ""}  } { { "pipes.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685241449483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241449559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241449559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241449673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241449673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241449831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241449831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685241450024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241450024 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LFSR.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd" 22 -1 0 } } { "mouse.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685241450685 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685241450685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685241460126 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "char_rom:inst11\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"char_rom:inst11\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 51 0 0 } } { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -368 1504 1768 -256 "inst11" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241461848 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "char_rom:inst13\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"char_rom:inst13\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd" 51 0 0 } } { "output_files/FlappyBird.bdf" "" { Schematic "H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf" { { -88 1496 1760 24 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241461851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685241462738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685241462738 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1685241463334 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1685241463334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3851 " "Implemented 3851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685241463688 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685241463688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685241463688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3782 " "Implemented 3782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685241463688 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685241463688 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685241463688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685241463688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685241463822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 14:37:43 2023 " "Processing ended: Sun May 28 14:37:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685241463822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685241463822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685241463822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685241463822 ""}
