INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.sim/SerialMul256/impl/timing/xsim/SerialMul256_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Parallel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/Count256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/SerialMul256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialMul256
INFO: [VRFC 10-2458] undeclared symbol resten, assumed default net type wire [D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/SerialMul256.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Sim/1024BitsLargeMultiplication/SerialMul256_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialMul256_TB
