read -sv run_verilog_mid/adder_32b_9_99_de809880f76033b775976b63acef92de.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_de809880f76033b775976b63acef92de_yosys.v
