Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 31 16:20:06 2017
| Host         : EED0689 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             208 |           52 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------+-----------------------------------------+------------------+----------------+
|            Clock Signal           |        Enable Signal       |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------+-----------------------------------------+------------------+----------------+
|  cc2/mtc/clk_50M                  |                            |                                         |                1 |              1 |
|  ts/cc2a20k/mtc/bincounter_reg[0] |                            |                                         |                1 |              1 |
|  ts/cc3b30k/mtc/clk_30k3b         |                            |                                         |                1 |              1 |
|  ts/cc3b50k/mtc/clk_50k3b         |                            |                                         |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF               |                            |                                         |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF               | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0                    |                2 |              4 |
|  u2/J_DA2_Pin4_OBUF               | u2/temp2                   | u2/temp1[15]_i_1_n_0                    |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF               | u2/temp2                   |                                         |                5 |             12 |
|  ts/cc2a20k/mtc/bincounter_reg[0] |                            | ts/mpthree20k/bincounter[12]_i_1_n_0    |                3 |             12 |
|  ts/cc3b30k/mtc/clk_30k3b         |                            | ts/mpthree5k/bincounter[12]_i_1__1_n_0  |                3 |             12 |
|  ts/cc3b50k/mtc/clk_50k3b         |                            | ts/mpthree50k/bincounter[12]_i_1__0_n_0 |                3 |             12 |
|  CLK_IBUF_BUFG                    |                            | cc20k/mtc/J_MIC3_Pin1_OBUF              |                3 |             12 |
|  CLK_IBUF_BUFG                    |                            |                                         |               15 |             18 |
|  CLK_IBUF_BUFG                    |                            | cc2/mtc/clear                           |                8 |             32 |
|  CLK_IBUF_BUFG                    |                            | cc20k/mtc/clear                         |                8 |             32 |
|  CLK_IBUF_BUFG                    |                            | ts/cc2a20k/mtc/clear                    |                8 |             32 |
|  CLK_IBUF_BUFG                    |                            | ts/cc3b30k/mtc/clear                    |                8 |             32 |
|  CLK_IBUF_BUFG                    |                            | ts/cc3b50k/mtc/clear                    |                8 |             32 |
+-----------------------------------+----------------------------+-----------------------------------------+------------------+----------------+


