
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.149522                       # Number of seconds simulated
sim_ticks                                1149521713500                       # Number of ticks simulated
final_tick                               1149521713500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37090                       # Simulator instruction rate (inst/s)
host_op_rate                                    54184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85270796                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835968                       # Number of bytes of host memory used
host_seconds                                 13480.84                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           53712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        29411856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29465568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14117040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14117040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1838241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1841598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        882315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             882315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              46726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25586168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25632894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         46726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            46726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12280795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12280795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12280795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             46726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25586168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37913688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1841598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     882315                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1841598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   882315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              117835200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39948224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29465568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14117040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                258103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       890626                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            116127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           116215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           116997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40871                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1149519064500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               1841598                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               882315                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1824790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1074872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.792697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.613001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.673342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       718342     66.83%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       214638     19.97%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46936      4.37%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24298      2.26%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20620      1.92%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7660      0.71%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7109      0.66%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5492      0.51%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        29777      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1074872                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.931533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.394738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    289.973016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        36059     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           49      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           27      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.267172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.239828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12544     34.70%     34.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2093      5.79%     40.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20827     57.61%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              680      1.88%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36149                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22170652250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             56692683500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9205875000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12041.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30791.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       102.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1107222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  283271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     422010.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4022040960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2194566000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7152779400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2007614160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          75080747040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         337571441145                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         393593988000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           821623176705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.756079                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 652648757000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   38384840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  458485407000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4103991360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2239281000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7208377800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2037143520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          75080747040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         337618807290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         393552438750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           821840786760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            714.945385                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 652540419000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   38384840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  458590233500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2299043427                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2299043427                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           3168717                       # number of replacements
system.cpu.dcache.tags.tagsinuse          8167.077768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292808576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3176909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.167757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        4049354500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  8167.077768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         5727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2392                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         595147879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        595147879                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    223725101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223725101                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69083475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69083475                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     292808576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        292808576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    292808576                       # number of overall hits
system.cpu.dcache.overall_hits::total       292808576                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2205285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2205285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       955240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       955240                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3160525                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3160525                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3176909                       # number of overall misses
system.cpu.dcache.overall_misses::total       3176909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 102878387500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 102878387500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  66168403000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  66168403000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 169046790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 169046790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 169046790500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 169046790500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985485                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009761                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013639                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010733                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46650.835380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46650.835380                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69268.877978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69268.877978                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53486.933500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53486.933500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53211.089930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53211.089930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1418147                       # number of writebacks
system.cpu.dcache.writebacks::total           1418147                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2205285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2205285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       955240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       955240                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3160525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3160525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3176909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3176909                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 100673102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100673102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  65213163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  65213163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1236832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1236832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 165886265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 165886265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 167123097500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 167123097500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010733                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45650.835380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45650.835380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68268.877978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68268.877978                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75490.234375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75490.234375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52486.933500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52486.933500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52605.566448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52605.566448                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                85                       # number of replacements
system.cpu.icache.tags.tagsinuse          2079.902842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687394506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          204764.523682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  2079.902842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.253894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         3147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.399414                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374799083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374799083                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687394506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687394506                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687394506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687394506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687394506                       # number of overall hits
system.cpu.icache.overall_hits::total       687394506                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3357                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3357                       # number of overall misses
system.cpu.icache.overall_misses::total          3357                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    255550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    255550000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    255550000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    255550000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    255550000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    255550000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76124.515937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76124.515937                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76124.515937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76124.515937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76124.515937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76124.515937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu.icache.writebacks::total                85                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    252193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    252193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    252193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    252193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    252193000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    252193000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75124.515937                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75124.515937                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75124.515937                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75124.515937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75124.515937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75124.515937                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1814661                       # number of replacements
system.l2.tags.tagsinuse                 62671.048903                       # Cycle average of tags in use
system.l2.tags.total_refs                     3377321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1878453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              160708547500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    28439.768291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         17.062560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      34214.218053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.433956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.522068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         63792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        63557                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.973389                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9182761                       # Number of tag accesses
system.l2.tags.data_accesses                  9182761                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1418147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1418147                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             214968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                214968                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1123700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1123700                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1338668                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1338668                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1338668                       # number of overall hits
system.l2.overall_hits::total                 1338668                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           740272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              740272                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3357                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1097969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1097969                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1838241                       # number of demand (read+write) misses
system.l2.demand_misses::total                1841598                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3357                       # number of overall misses
system.l2.overall_misses::cpu.data            1838241                       # number of overall misses
system.l2.overall_misses::total               1841598                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  61523139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   61523139000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    247157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247157500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  86778580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86778580500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     247157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  148301719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     148548877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    247157500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 148301719500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    148548877000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1418147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1418147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         955240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            955240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2221669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2221669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3176909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3180266                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3176909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3180266                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.774959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.774959                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.494209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.494209                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.578626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.579070                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.578626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.579070                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83108.828917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83108.828917                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 73624.515937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73624.515937                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 79035.546996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79035.546996                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73624.515937                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80675.884990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80663.031237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73624.515937                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80675.884990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80663.031237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               882315                       # number of writebacks
system.l2.writebacks::total                    882315                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       137058                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        137058                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       740272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         740272                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3357                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1097969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1097969                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1838241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1841598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1838241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1841598                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  54120419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  54120419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    213587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  75798890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75798890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    213587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 129919309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 130132897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    213587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 129919309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 130132897000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.774959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.774959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.494209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.494209                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.578626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.579070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.578626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.579070                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73108.828917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73108.828917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63624.515937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63624.515937                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69035.546996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69035.546996                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63624.515937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70675.884990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70663.031237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63624.515937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70675.884990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70663.031237                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1101326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       882315                       # Transaction distribution
system.membus.trans_dist::CleanEvict           890626                       # Transaction distribution
system.membus.trans_dist::ReadExReq            740272                       # Transaction distribution
system.membus.trans_dist::ReadExResp           740272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1101326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5456137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5456137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5456137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43582608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43582608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43582608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3614539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3614539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3614539                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4496856500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4384511500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6349068                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3168802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         178778                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       178778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2225026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2300462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           85                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2682916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           955240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          955240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3357                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2221669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9522535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9529334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     73520896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73575968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1814661                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4994927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035792                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4816149     96.42%     96.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 178778      3.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4994927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3883650000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3357000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3176909000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
