Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 23:24:23 2025
| Host         : hyperion running 64-bit Arch Linux
| Command      : report_timing_summary -file ./reports/post_place_timing_summary.rpt
| Design       : SOC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: SSEG_CW/slow_CLK_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.502        0.000                      0                 2942        0.149        0.000                      0                 2942        4.500        0.000                       0                  1259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.502        0.000                      0                 2942        0.149        0.000                      0                 2942        4.500        0.000                       0                  1259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 CPU/instr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 4.802ns (50.272%)  route 4.750ns (49.728%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, estimated)     1.802     5.405    CPU/CLK_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  CPU/instr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.923 f  CPU/instr_reg[0]/Q
                         net (fo=5, estimated)        0.557     6.480    CPU/instr_reg_n_0_[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.604 f  CPU/FSM_onehot_state[1]_i_3/O
                         net (fo=12, estimated)       0.390     6.994    CPU/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.118 r  CPU/aluPlus_carry_i_5/O
                         net (fo=120, estimated)      0.416     7.534    CPU/aluPlus_carry_i_5_n_0
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.658 r  CPU/aluPlus_carry_i_7/O
                         net (fo=72, estimated)       0.680     8.338    CPU/aluPlus_carry_i_7_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.462 r  CPU/aluMinus_carry_i_3/O
                         net (fo=1, routed)           0.000     8.462    CPU/aluMinus_carry_i_3_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, estimated)        0.000     9.012    CPU/aluMinus_carry_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     9.126    CPU/aluMinus_carry__0_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     9.240    CPU/aluMinus_carry__1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, estimated)        0.000     9.354    CPU/aluMinus_carry__2_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     9.468    CPU/aluMinus_carry__3_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     9.582    CPU/aluMinus_carry__4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     9.696    CPU/aluMinus_carry__5_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.030 r  CPU/aluMinus_carry__6/O[1]
                         net (fo=2, estimated)        0.660    10.690    CPU/aluMinus_carry__6_n_6
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.303    10.993 r  CPU/PC[31]_i_29/O
                         net (fo=1, estimated)        0.490    11.483    CPU/PC[31]_i_29_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.607 r  CPU/PC[31]_i_26/O
                         net (fo=1, estimated)        0.164    11.771    CPU/PC[31]_i_26_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.895 r  CPU/PC[31]_i_21/O
                         net (fo=1, estimated)        0.349    12.244    CPU/PC[31]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.368 f  CPU/PC[31]_i_12/O
                         net (fo=61, estimated)       0.429    12.797    CPU/PC[31]_i_12_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.921 r  CPU/PC[3]_i_2/O
                         net (fo=1, estimated)        0.615    13.536    CPU/PC[3]_i_2_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.932 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.932    CPU/PC_reg[3]_i_1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.049 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.049    CPU/PC_reg[7]_i_1_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.166    CPU/PC_reg[11]_i_1_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.283    CPU/PC_reg[15]_i_1_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.400    CPU/PC_reg[19]_i_1_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.517    CPU/PC_reg[23]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.634    CPU/PC_reg[27]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.957 r  CPU/PC_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.957    CPU/PC_reg[31]_i_2_n_6
    SLICE_X46Y46         FDCE                                         r  CPU/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, estimated)     1.677    15.103    CPU/CLK_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  CPU/PC_reg[29]/C
                         clock pessimism              0.282    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)        0.109    15.458    CPU/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CPU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.073%)  route 0.316ns (62.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, estimated)     0.629     1.758    CPU/CLK_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  CPU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     1.899 r  CPU/FSM_onehot_state_reg[2]/Q
                         net (fo=13, estimated)       0.316     2.215    CPU/p_0_in2_in
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.045     2.260 r  CPU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.260    CPU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X52Y37         FDCE                                         r  CPU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, estimated)     0.899     2.264    CPU/CLK_IBUF_BUFG
    SLICE_X52Y37         FDCE                                         r  CPU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.244     2.020    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.091     2.111    CPU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   RAM/MEM_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  leds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  leds_reg[0]/C



