do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:35 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:34:35 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:35 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:34:35 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:35 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:34:35 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:34:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 10:34:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:34:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:34:37 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:34:37 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:34:37 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:34:38 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:34:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:34:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:34:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:34:39 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:34:39 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:34:39 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:34:40 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:34:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 10:34:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:34:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:34:41 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:34:41 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:34:41 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:34:42 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:34:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:34:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:34:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:34:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:34:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 10:34:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:34:44 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:44 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 10:34:44 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:44 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:34:45 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:34:45 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(281): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:34:45 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:34:45 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.reg_controller_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.vector_check(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.reg_controller(rtl)
# Loading work.midi_controller_fsm(str)
# Loading work.tone_gen(rtl)
# Loading work.fm_dds(rtl)
# Loading work.dds(rtl)
# Loading work.envelope_logic(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftr8gbba".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr8gbba
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(9)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(8)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(7)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(6)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(5)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(4)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(3)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(2)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(1)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(0)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# LOGIC HAS BEEN RESET FOR 640 ns
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 640 ns  Iteration: 0  Instance: /synthi_top_tb
# DISPLAY OUTPUT O.K., received 0x00
# ERROR: Received: 0x00 Expected: 0x09
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 30
#    Time: 2560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x00 Expected: 0x01
# DISPLAY OUTPUT O.K., received 0x00
# SIMULATED FOR 000000FF CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 36
#    Time: 9580 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x00
# ERROR: Received: 0x00 Expected: 0x07
run -all
# SIMULATED FOR 004FFFFF CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 95
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:38:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:39:00 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:39:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:39:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:39:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 10:39:01 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:39:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:39:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:39:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:39:02 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:39:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:39:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:39:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:39:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:39:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:39:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:39:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:39:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:39:04 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 10:39:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:39:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:39:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:39:05 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:39:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:39:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:39:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:39:06 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:39:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:39:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:39:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 10:39:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:07 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:39:07 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:07 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 10:39:07 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:07 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:39:07 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:07 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(281): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:39:07 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:39:10 on May 10,2021, Elapsed time: 0:04:25
# Errors: 3, Warnings: 134
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:39:10 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.reg_controller_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.vector_check(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.reg_controller(rtl)
# Loading work.midi_controller_fsm(str)
# Loading work.tone_gen(rtl)
# Loading work.fm_dds(rtl)
# Loading work.dds(rtl)
# Loading work.envelope_logic(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlfttyznca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttyznca
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(9)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(8)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(7)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(6)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(5)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(4)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(3)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(2)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(1)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(0)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# LOGIC HAS BEEN RESET FOR 640 ns
# 90 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x09
# SIMULATED FOR 00000060 CLOCKS
# 01 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x01
# DISPLAY OUTPUT O.K., received 0x00
# SIMULATED FOR 000000FF CLOCKS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319910 ns  Iteration: 7  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# 70 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x07
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car/phi_incr_i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brudi/OneDrive/Dokumente/GitHub/synthi-project/synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:40:58 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:40:58 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:40:59 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:40:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 10:40:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:40:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:41:00 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:41:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:41:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:41:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:41:01 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:41:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:41:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:41:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:41:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:41:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:41:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:41:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 10:41:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:41:03 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:41:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:41:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:41:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:41:04 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:41:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:41:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:41:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:41:05 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:41:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 10:41:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:41:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 10:41:06 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:41:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(281): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:41:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:41:09 on May 10,2021, Elapsed time: 0:01:59
# Errors: 0, Warnings: 135
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:41:09 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.reg_controller_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.vector_check(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.reg_controller(rtl)
# Loading work.midi_controller_fsm(str)
# Loading work.tone_gen(rtl)
# Loading work.fm_dds(rtl)
# Loading work.dds(rtl)
# Loading work.envelope_logic(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlft1jbfiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1jbfiy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(9)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(8)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(7)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(6)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(5)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(4)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(3)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(2)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(1)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(0)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# LOGIC HAS BEEN RESET FOR 640 ns
# 90 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x09
# SIMULATED FOR 00000060 CLOCKS
# 01 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x01
# DISPLAY OUTPUT O.K., received 0x00
# SIMULATED FOR 000000FF CLOCKS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319910 ns  Iteration: 7  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# 70 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x07
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:42:58 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:42:58 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:42:58 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:58 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:42:59 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 10:42:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:42:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:42:59 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:43:00 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:43:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:43:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:43:00 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:43:01 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:43:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:43:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:43:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:01 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:43:02 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:43:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:43:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 10:43:02 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:02 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:43:03 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:43:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:43:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:03 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:43:03 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:43:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:43:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:43:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:43:04 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:04 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:43:05 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:43:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 10:43:05 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:05 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:43:06 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 10:43:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:43:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:06 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(281): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:43:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:43:09 on May 10,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 135
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:43:09 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.reg_controller_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.vector_check(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.reg_controller(rtl)
# Loading work.midi_controller_fsm(str)
# Loading work.tone_gen(rtl)
# Loading work.fm_dds(rtl)
# Loading work.dds(rtl)
# Loading work.envelope_logic(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftbf0j21".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbf0j21
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(9)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(8)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(7)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(6)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(5)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(4)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(3)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(2)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(1)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(0)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# LOGIC HAS BEEN RESET FOR 640 ns
# 90 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x09
# SIMULATED FOR 00000060 CLOCKS
# 50 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x00 Expected: 0x01
# ERROR: Received: 0x05 Expected: 0x00
# SIMULATED FOR 000000FF CLOCKS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319910 ns  Iteration: 7  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# 70 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x07
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brudi/OneDrive/Dokumente/GitHub/synthi-project/synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:25 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:10:26 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:26 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:10:26 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:26 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:10:26 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:26 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 11:10:26 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:26 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 11:10:27 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:27 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 11:10:27 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:27 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 11:10:27 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:27 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 11:10:27 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:27 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:10:28 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:28 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 11:10:28 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:28 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 11:10:28 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:28 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 11:10:28 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:28 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 11:10:29 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:29 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 11:10:29 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:29 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 11:10:29 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:29 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 11:10:29 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:29 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 11:10:30 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:30 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 11:10:30 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:30 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 11:10:30 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:30 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:10:30 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:30 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 11:10:31 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:31 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:10:31 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:31 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:10:31 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:31 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 11:10:31 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:31 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 11:10:32 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:32 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 11:10:32 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:32 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 11:10:32 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:32 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 11:10:32 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:32 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 11:10:33 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:33 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 11:10:33 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:33 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 11:10:33 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:33 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 11:10:33 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:33 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(361): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(362): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: ../../../source/synthi_top.vhd(363): String literal has a character ' ' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(361): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(362): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error (suppressible): ../../../source/synthi_top.vhd(363): (vcom-1272) Length of expected is 10; length of actual is 12.
# ** Note: ../../../source/synthi_top.vhd(379): VHDL Compiler exiting
# End time: 11:10:34 on May 10,2021, Elapsed time: 0:00:01
# Errors: 42, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 45
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:11:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:11:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:11:36 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:36 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 11:11:37 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package reg_controller_pkg
# End time: 11:11:37 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(46): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 11:11:37 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 11:11:37 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:37 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 11:11:38 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:11:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 11:11:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 11:11:38 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:38 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 11:11:39 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 11:11:39 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 11:11:39 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 11:11:39 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:39 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 11:11:40 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 11:11:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 11:11:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/midi_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller_fsm
# -- Compiling architecture str of midi_controller_fsm
# End time: 11:11:40 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:40 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:11:41 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 11:11:41 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:11:41 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:11:41 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:41 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 11:11:42 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 11:11:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 11:11:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 11:11:42 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:42 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_controller_pkg
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 11:11:43 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 11:11:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/fm_dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity fm_dds
# -- Compiling architecture rtl of fm_dds
# End time: 11:11:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 11:11:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:43 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/envelope_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity envelope_logic
# -- Compiling architecture rtl of envelope_logic
# End time: 11:11:44 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:44 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Loading package reg_controller_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 11:11:44 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:44 on May 10,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(281): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 11:11:44 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:11:47 on May 10,2021, Elapsed time: 0:28:38
# Errors: 1, Warnings: 135
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 11:11:47 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.reg_controller_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.vector_check(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.reg_controller(rtl)
# Loading work.midi_controller_fsm(str)
# Loading work.tone_gen(rtl)
# Loading work.fm_dds(rtl)
# Loading work.dds(rtl)
# Loading work.envelope_logic(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlft35e8wk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft35e8wk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(9)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(8)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(7)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(6)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(5)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(4)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(3)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(2)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(1)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/envelope_logic_inst_gen(0)/inst_envelope_logic
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_car
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(9)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(8)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(7)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(6)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(5)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(4)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(3)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(2)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(1)/inst_fm_dds/dds_mod
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /synthi_top_tb/DUT/tone_gen_1/fm_dds_inst_gen(0)/inst_fm_dds/dds_mod
# LOGIC HAS BEEN RESET FOR 640 ns
# 90 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x09
# SIMULATED FOR 00000060 CLOCKS
# 50 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x00 Expected: 0x01
# ERROR: Received: 0x05 Expected: 0x00
# SIMULATED FOR 000000FF CLOCKS
# 70 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# DISPLAY OUTPUT O.K., received 0x00
# DISPLAY OUTPUT O.K., received 0x07
# End time: 11:38:18 on May 10,2021, Elapsed time: 0:26:31
# Errors: 0, Warnings: 135
