{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Using Python constructs to structure Signals\n",
    "\n",
    "CoHDL supports Python classes, lists and dictionaries in synthesizable contexts. Similar to the previously discussed functions, these constructs are not translated into corresponding VHDL constructs like records or arrays. Their only purpose is to structure Signals/Variables and metadata.\n",
    "\n",
    "Only operations that affect synthesizable objects show up in the generated HDL representation. It does not matter whether these objects are accessed via local variables, class members or list/dict items."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## classes\n",
    "\n",
    "The core features of Python classes like member access, methods, operator overloading and inheritance are all allowed in synthesizable contexts. Methods are treated like all other functions and inlined at their call location."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleCoord is\n",
      "  port (\n",
      "    a_x : in signed(15 downto 0);\n",
      "    a_y : in signed(15 downto 0);\n",
      "    b_x : in signed(15 downto 0);\n",
      "    b_y : in signed(15 downto 0);\n",
      "    sum_x : out signed(15 downto 0);\n",
      "    sum_y : out signed(15 downto 0)\n",
      "    );\n",
      "end ExampleCoord;\n",
      "\n",
      "\n",
      "architecture arch_ExampleCoord of ExampleCoord is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_sum_x : signed(15 downto 0);\n",
      "  signal buffer_sum_y : signed(15 downto 0);\n",
      "  signal x : signed(15 downto 0);\n",
      "  signal y : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  sum_x <= buffer_sum_x;\n",
      "  sum_y <= buffer_sum_y;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  x <= (a_x) + (b_x);\n",
      "  y <= (a_y) + (b_y);\n",
      "  buffer_sum_x <= x;\n",
      "  buffer_sum_y <= y;\n",
      "end architecture arch_ExampleCoord;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Entity, Port, Signed\n",
    "from cohdl import std\n",
    "\n",
    "class Coord:\n",
    "    def __init__(self, x, y):\n",
    "\n",
    "        # adding members to classes is only possible\n",
    "        # in the __init__ function\n",
    "        self.x = x\n",
    "        self.y = y\n",
    "    \n",
    "    def __add__(self, other: Coord):\n",
    "        return Coord(self.x + other.x, self.y + other.y)\n",
    "\n",
    "class ExampleCoord(Entity):\n",
    "    a_x = Port.input(Signed[16])\n",
    "    a_y = Port.input(Signed[16])\n",
    "    b_x = Port.input(Signed[16])\n",
    "    b_y = Port.input(Signed[16])\n",
    "\n",
    "    sum_x = Port.output(Signed[16])\n",
    "    sum_y = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        # python classes can be used to structure signals\n",
    "        a = Coord(self.a_x, self.a_y)\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            # classes can also be instantiated in synthesizable contexts\n",
    "            b = Coord(self.b_x, self.b_y)\n",
    "\n",
    "            # operator overloading and member access are supported\n",
    "            sum = a + b\n",
    "            self.sum_x <<= sum.x\n",
    "            self.sum_y <<= sum.y\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleCoord))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## lists and dictionaries\n",
    "\n",
    "Similar to classes, lists and dictionaries can be used and created in synthesizable contexts. It is not possible to add or remove elements after the initialization."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleComprehension is\n",
      "  port (\n",
      "    a : in std_logic;\n",
      "    b : in std_logic;\n",
      "    inp_bit : in std_logic;\n",
      "    inp_vec : in std_logic_vector(3 downto 0);\n",
      "    inp_unsigned : in unsigned(7 downto 0);\n",
      "    out_bit : out std_logic;\n",
      "    out_vec : out std_logic_vector(3 downto 0);\n",
      "    out_unsigned : out unsigned(7 downto 0);\n",
      "    result : out std_logic_vector(2 downto 0)\n",
      "    );\n",
      "end ExampleComprehension;\n",
      "\n",
      "\n",
      "architecture arch_ExampleComprehension of ExampleComprehension is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_out_bit : std_logic;\n",
      "  signal buffer_out_vec : std_logic_vector(3 downto 0);\n",
      "  signal buffer_out_unsigned : unsigned(7 downto 0);\n",
      "  signal buffer_result : std_logic_vector(2 downto 0);\n",
      "  signal temp : std_logic;\n",
      "  signal temp_1 : std_logic;\n",
      "  signal temp_2 : std_logic;\n",
      "  signal temp_3 : std_logic_vector(1 downto 0);\n",
      "  signal temp_4 : std_logic_vector(2 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  out_bit <= buffer_out_bit;\n",
      "  out_vec <= buffer_out_vec;\n",
      "  out_unsigned <= buffer_out_unsigned;\n",
      "  result <= buffer_result;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  buffer_out_bit <= inp_bit;\n",
      "  buffer_out_vec <= inp_vec;\n",
      "  buffer_out_unsigned <= inp_unsigned;\n",
      "  temp <= (a) and (b);\n",
      "  temp_1 <= (a) or (b);\n",
      "  temp_2 <= (a) xor (b);\n",
      "  temp_3 <= (temp) & (temp_1);\n",
      "  temp_4 <= (temp_3) & (temp_2);\n",
      "  buffer_result <= temp_4;\n",
      "end architecture arch_ExampleComprehension;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, BitVector, Unsigned, Bit\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleComprehension(Entity):\n",
    "    a = Port.input(Bit)\n",
    "    b = Port.input(Bit)\n",
    "\n",
    "    inp_bit = Port.input(Bit)\n",
    "    inp_vec = Port.input(BitVector[4])\n",
    "    inp_unsigned = Port.input(Unsigned[8])\n",
    "\n",
    "    out_bit = Port.output(Bit)\n",
    "    out_vec = Port.output(BitVector[4])\n",
    "    out_unsigned = Port.output(Unsigned[8])\n",
    "\n",
    "    result = Port.output(BitVector[3])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            # list/dict elements can have different types\n",
    "            inp_list = [\n",
    "                self.inp_bit,\n",
    "                self.inp_vec,\n",
    "                self.inp_unsigned,\n",
    "            ]\n",
    "\n",
    "            self.out_bit <<= inp_list[0]\n",
    "            self.out_vec <<= inp_list[1]\n",
    "            self.out_unsigned <<= inp_list[2]\n",
    "\n",
    "            # lists/dicts can contain the results of expressions\n",
    "            op_list = {\n",
    "                \"and\": self.a & self.b,\n",
    "                \"or\":  self.a | self.b,\n",
    "                \"xor\": self.a ^ self.b\n",
    "            }\n",
    "\n",
    "            # the '@'-operator is used to concatenate Bits/BitVectors\n",
    "            self.result <<= op_list[\"and\"] @ op_list[\"or\"] @ op_list[\"xor\"]\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleComprehension))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## comprehensions\n",
    "\n",
    "CoHDL allows list and dict comprehensions in synthesizable contexts as long as the number and types of the elements in the generated container are compile time constant."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleComprehension is\n",
      "  port (\n",
      "    index : in unsigned(1 downto 0);\n",
      "    a : in std_logic_vector(3 downto 0);\n",
      "    b : in std_logic_vector(3 downto 0);\n",
      "    c : in std_logic_vector(3 downto 0);\n",
      "    d : in std_logic_vector(3 downto 0);\n",
      "    result_1 : out std_logic;\n",
      "    result_2 : out std_logic;\n",
      "    result_3 : out std_logic\n",
      "    );\n",
      "end ExampleComprehension;\n",
      "\n",
      "\n",
      "architecture arch_ExampleComprehension of ExampleComprehension is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result_1 : std_logic;\n",
      "  signal buffer_result_2 : std_logic;\n",
      "  signal buffer_result_3 : std_logic;\n",
      "  signal temp : boolean;\n",
      "  signal temp_1 : boolean;\n",
      "  signal temp_2 : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result_1 <= buffer_result_1;\n",
      "  result_2 <= buffer_result_2;\n",
      "  result_3 <= buffer_result_3;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  temp <= a(1) = '1' or b(1) = '1' or c(1) = '1' or d(1) = '1';\n",
      "  buffer_result_1 <= cohdl_bool_to_std_logic(temp);\n",
      "  temp_1 <= a(3) = '1' and b(3) = '1' and c(3) = '1' and d(3) = '1';\n",
      "  buffer_result_2 <= cohdl_bool_to_std_logic(temp_1);\n",
      "  with index select temp_2 <=\n",
      "    a(0) when unsigned(std_logic_vector'(\"00\")),\n",
      "    b(1) when unsigned(std_logic_vector'(\"01\")),\n",
      "    c(2) when unsigned(std_logic_vector'(\"10\")),\n",
      "    d(3) when unsigned(std_logic_vector'(\"11\"));\n",
      "  buffer_result_3 <= temp_2;\n",
      "end architecture arch_ExampleComprehension;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, BitVector, Unsigned, select_with, Bit\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleComprehension(Entity):\n",
    "    index = Port.input(Unsigned[2])\n",
    "\n",
    "    a = Port.input(BitVector[4])\n",
    "    b = Port.input(BitVector[4])\n",
    "    c = Port.input(BitVector[4])\n",
    "    d = Port.input(BitVector[4])\n",
    "\n",
    "    result_1 = Port.output(Bit)\n",
    "    result_2 = Port.output(Bit)\n",
    "    result_3 = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            all_inp = [self.a, self.b, self.c, self.d]\n",
    "\n",
    "            # the python builtins any and all are special cased in\n",
    "            # CoHDL and translated into a chain of or/and expressions\n",
    "            self.result_1 <<= any([inp[1] for inp in all_inp])\n",
    "            self.result_2 <<= all([inp[3] for inp in all_inp])\n",
    "\n",
    "            # use index to select\n",
    "            # bit 0 from a,\n",
    "            # bit 1 from b,\n",
    "            # bit 2 from c or\n",
    "            # bit 3 from d\n",
    "            self.result_3 <<= select_with(\n",
    "                self.index,\n",
    "                {\n",
    "                    nr: val[nr] for nr, val in enumerate(all_inp)\n",
    "                }\n",
    "            )\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleComprehension))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## lazy evaluated return values\n",
    "\n",
    "`selected_with`, if-expressions and functions with multiple return paths are a challenge for CoHDL because in Python these would return a runtime variable reference. When translated to VHDL these have to be mapped to a single object. For primitive types like Bits and BitVectors this can be solved by introducing temporary objects that are assigned a value based on the taken branch. This however does not work for user defined classes/lists or dictionaries because there is no VHDL equivalent for them.\n",
    "\n",
    "To allow non-primitive return types, CoHDL uses a lazy evaluation approach. Whenever an expression produces a result where the corresponding Python object is ambiguous, CoHDL introduces a proxy object that keeps a reference to all possible sources. When members or elements are accesses all of these sources are checked to ensure, that all options exist and are compatible."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleBranches is\n",
      "  port (\n",
      "    a_x : in signed(15 downto 0);\n",
      "    a_y : in signed(15 downto 0);\n",
      "    b_x : in signed(15 downto 0);\n",
      "    b_y : in signed(15 downto 0);\n",
      "    choose_a : in std_logic;\n",
      "    result_1 : out signed(15 downto 0);\n",
      "    result_2 : out signed(15 downto 0);\n",
      "    result_3 : out signed(15 downto 0)\n",
      "    );\n",
      "end ExampleBranches;\n",
      "\n",
      "\n",
      "architecture arch_ExampleBranches of ExampleBranches is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_result_1 : signed(15 downto 0);\n",
      "  signal buffer_result_2 : signed(15 downto 0);\n",
      "  signal buffer_result_3 : signed(15 downto 0);\n",
      "  signal temp : signed(15 downto 0);\n",
      "  signal temp_1 : boolean;\n",
      "  signal temp_2 : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  result_1 <= buffer_result_1;\n",
      "  result_2 <= buffer_result_2;\n",
      "  result_3 <= buffer_result_3;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_select)\n",
      "  with choose_a select temp <=\n",
      "    a_x when '1',\n",
      "    b_x when '0';\n",
      "  buffer_result_1 <= temp;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_ifexpr)\n",
      "  temp_1 <= choose_a = '1';\n",
      "  with temp_1 select temp_2 <=\n",
      "    a_x when true,\n",
      "    b_x when others;\n",
      "  buffer_result_2 <= temp_2;\n",
      "  \n",
      "\n",
      "  proc_fn: process(choose_a, a_x, a_y, b_x, b_y)\n",
      "    variable temp_3 : boolean;\n",
      "    variable temp_4 : signed(15 downto 0);\n",
      "    variable temp_5 : signed(15 downto 0);\n",
      "  begin\n",
      "    temp_3 := choose_a = '1';\n",
      "    if temp_3 then\n",
      "      temp_4 := a_x;\n",
      "      temp_5 := a_y;\n",
      "    else\n",
      "      temp_4 := b_x;\n",
      "      temp_5 := b_y;\n",
      "    end if;\n",
      "    buffer_result_3 <= temp_4;\n",
      "    buffer_result_3 <= temp_5;\n",
      "  end process;\n",
      "end architecture arch_ExampleBranches;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Entity, Port, Signed, Bit, select_with\n",
    "from cohdl import std\n",
    "\n",
    "class Coord:\n",
    "    def __init__(self, x, y):\n",
    "\n",
    "        # adding members to classes is only possible\n",
    "        # in the __init__ function\n",
    "        self.x = x\n",
    "        self.y = y\n",
    "    \n",
    "    def __add__(self, other: Coord):\n",
    "        return Coord(self.x + other.x, self.y + other.y)\n",
    "\n",
    "class ExampleBranches(Entity):\n",
    "    a_x = Port.input(Signed[16])\n",
    "    a_y = Port.input(Signed[16])\n",
    "    b_x = Port.input(Signed[16])\n",
    "    b_y = Port.input(Signed[16])\n",
    "\n",
    "    choose_a = Port.input(Bit)\n",
    "\n",
    "    result_1 = Port.output(Signed[16])\n",
    "    result_2 = Port.output(Signed[16])\n",
    "    result_3 = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        a = Coord(self.a_x, self.a_y)\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic_select():\n",
    "            b = Coord(self.b_x, self.b_y)\n",
    "\n",
    "            # the options of select_with can have arbitrary arguments\n",
    "            # (even different types are allowed)\n",
    "            # on its own this expression does nothing\n",
    "            selected = select_with(\n",
    "                self.choose_a,\n",
    "                {\n",
    "                    '1': a,\n",
    "                    '0': b\n",
    "                }\n",
    "            )\n",
    "\n",
    "            # only at this point is checked, that a member x\n",
    "            # exists in all possible source objects\n",
    "            # CoHDL creates a new temporary for this assignment\n",
    "            # and inserts the required initialization at the location\n",
    "            # of the select_with expression\n",
    "            self.result_1 <<= selected.x\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic_ifexpr():\n",
    "            # if expressions are treated similar to select_with\n",
    "\n",
    "            b = Coord(self.b_x, self.b_y)\n",
    "            selected = a if self.choose_a else b\n",
    "            self.result_2 <<= selected.x\n",
    "        \n",
    "        def choose_input():\n",
    "            if self.choose_a:\n",
    "                return a\n",
    "            return Coord(self.b_x, self.b_y)\n",
    "        \n",
    "        @std.sequential\n",
    "        def proc_fn():\n",
    "            # when functions with multiple return paths are used\n",
    "            # CoHDL inserts assignments to required temporaries at the location\n",
    "            # of return statements\n",
    "            selected = choose_input()\n",
    "            self.result_3 <<= selected.x\n",
    "            self.result_3 <<= selected.y\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleBranches))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
