// Seed: 3070440204
module module_0;
  id_1 :
  assert property (@(posedge id_1#(.id_1(1'b0 !=? 1))) 1) id_1 = id_1;
  tri id_2 = 1;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2
  );
  assign id_1 = id_1;
  always $display(~1);
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    output supply0 id_3
);
  supply1 id_5, id_6 = 1'b0 == 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
