value(enable) == 10, length(intel_dig_port) == 100