
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009993                       # Number of seconds simulated (Second)
simTicks                                   9992862072                       # Number of ticks simulated (Tick)
finalTick                                  9992862072                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     43.53                       # Real time elapsed on the host (Second)
hostTickRate                                229550167                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4524728                       # Number of bytes of host memory used (Byte)
simInsts                                     21597775                       # Number of instructions simulated (Count)
simOps                                       24491326                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   496129                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     562598                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         24492310                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data        3990138                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3990138                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3993261                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3993261                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       141885                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          141885                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       141914                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         141914                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data      4132023                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4132023                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4135175                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4135175                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.034338                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.034338                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.034319                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.034319                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       120187                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            120187                       # number of writebacks (Count)
system.cpu.dcache.replacements                 139879                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data         8108                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         8108                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         8121                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         8121                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001601                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001601                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.ReadReq.hits::cpu.data      2546506                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2546506                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        70131                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         70131                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      2616637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2616637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.026802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.026802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.hits::cpu.data         3123                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3123                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           29                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           29                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3152                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3152                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.009201                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.009201                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.hits::cpu.data         8121                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         8121                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         8121                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         8121                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data        16501                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        16501                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        16583                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        16583                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.995055                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.995055                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      1443550                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1443550                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        55253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        55253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      1498803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1498803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.036865                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.036865                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1982.548321                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4066411                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             139879                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              29.070918                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                1224                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1982.548321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.968041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.968041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1592                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          438                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8444761                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8444761                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     21597775                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      24491326                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     10092892                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses     15358615                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       419885                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1605394                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     10092892                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts     15358615                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     12957273                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites      5518150                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads     33809772                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites     14972169                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      4520738                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      4911083                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     30709448                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      1225126                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      4122606                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      2598978                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      1523628                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     24492310                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      2067924                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass       631118      2.58%      2.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      7330151     29.93%     32.51% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        10460      0.04%     32.55% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         2277      0.01%     32.56% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd       264223      1.08%     33.64% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp       396839      1.62%     35.26% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt       135819      0.55%     35.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult       131102      0.54%     36.35% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc           10      0.00%     36.35% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv         2107      0.01%     36.35% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc         6012      0.02%     36.38% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     36.38% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd       557756      2.28%     38.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     38.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu       477170      1.95%     40.60% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp       131438      0.54%     41.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt        98359      0.40%     41.54% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc       528089      2.16%     43.70% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     43.70% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc      8388608     34.25%     77.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift      1114197      4.55%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp        65537      0.27%     82.77% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     82.77% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     82.77% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     82.77% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult        98432      0.40%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     83.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      2598978     10.61%     93.78% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      1523628      6.22%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     24492310                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       21593060                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          21593060                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      21593060                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         21593060                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5699                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5699                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5699                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5699                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     21598759                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      21598759                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     21598759                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     21598759                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000264                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000264                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000264                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000264                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3702                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3702                       # number of writebacks (Count)
system.cpu.icache.replacements                   3702                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     21593060                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        21593060                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5699                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5699                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     21598759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     21598759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000264                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000264                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1937.794419                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2063161                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3702                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             557.309833                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1937.794419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.946189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.946189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1997                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1849                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.975098                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           43203217                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          43203217                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   104                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    837                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  66295                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     67132                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   837                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 66295                       # number of overall hits (Count)
system.l2.overallHits::total                    67132                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 4862                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                59131                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   63993                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                4862                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               59131                       # number of overall misses (Count)
system.l2.overallMisses::total                  63993                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               5699                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             125426                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                131125                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              5699                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            125426                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               131125                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.853132                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.471441                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.488031                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.853132                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.471441                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.488031                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                40312                       # number of writebacks (Count)
system.l2.writebacks::total                     40312                       # number of writebacks (Count)
system.l2.replacements                          48090                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data        16501                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           16501                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        16501                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         16501                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             837                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                837                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          4862                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             4862                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         5699                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5699                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.853132                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.853132                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                234                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   234                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            55019                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               55019                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          55253                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             55253                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.995765                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.995765                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data          66061                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             66061                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         4112                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            4112                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data        70173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         70173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.058598                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.058598                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         3702                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3702                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3702                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3702                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       120187                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           120187                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       120187                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       120187                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 25120.614173                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       146947                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      48090                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.055666                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6594.562854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1379.315761                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     17146.735558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.201250                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.042093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.523277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.766620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  408                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                17338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                14991                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2410506                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2410506                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       311168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3784384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4095552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       311168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       311168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2579968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2579968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         4862                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        59131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           63993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        40312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          40312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       31139027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      378708720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         409847746                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     31139027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      31139027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    258181088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        258181088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    258181088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      31139027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     378708720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        668028834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    326167032                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     326167032                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    32.640001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9992862072                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8974                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         40312                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5526                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              55019                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             55019                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8974                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          16501                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         16501                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       206826                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  206826                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6675520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6675520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80494                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80494    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80494                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         126332                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        45838                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean            nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev           nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total             0                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                      nan                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                           0                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                     nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads                0                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites               0                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses                   0                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                         0                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                     0                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts                 0                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                          0                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                      0                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                    0                       # Number of stores executed (Count)
system.switch_cpus.numRate                        nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.committedInsts                   0                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                     0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                            nan                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                       nan                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                       nan                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted            0                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted              0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs                   0                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                     0                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches                  0                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer                   0                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean           nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.idleRate                 nan                       # Ratio of cycles fetch was idle (Ratio)
system.switch_cpus.fetch.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                     nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles                 0                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles                  0                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles                0                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts              0                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts                0                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts               0                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents                0                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit                0                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount               0                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst                 0                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst                 0                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                     nan                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout                   nan                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                   0                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads               0                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores              0                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                        0                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                       0                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              75872                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       120187                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3702                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            19692                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             55253                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            55253                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5699                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         70173                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         16501                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        16501                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15100                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       423733                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 438833                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       601664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15719232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16320896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           48090                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2579968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            195716                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011512                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.106673                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  193463     98.85%     98.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2253      1.15%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              195716                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9992862072                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests        291207                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       143581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2252                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.040098                       # Number of seconds simulated (Second)
simTicks                                  40097934000                       # Number of ticks simulated (Tick)
finalTick                                 50090956824                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    949.44                       # Real time elapsed on the host (Second)
hostTickRate                                 42233053                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4527800                       # Number of bytes of host memory used (Byte)
simInsts                                     93263708                       # Number of instructions simulated (Count)
simOps                                      106425627                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    98230                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     112092                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data      9315876                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9315876                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      9315994                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9315994                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      2255034                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2255034                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      2255051                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2255051                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 167328706799                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 167328706799                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 167328706799                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 167328706799                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     11570910                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11570910                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     11571045                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11571045                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.194888                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.194888                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.194887                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.194887                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 74202.298856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74202.298856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 74201.739472                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74201.739472                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      4816644                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       105483                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.662751                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       510099                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            510099                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      1615193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1615193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      1615193                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1615193                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       639841                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       639841                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       639856                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       639856                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  36412467509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  36412467509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  36413729861                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  36413729861                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.055297                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.055297                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.055298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.055298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 56908.618718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56908.618718                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 56909.257491                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56909.257491                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 639856                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      7727165                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7727165                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       983191                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        983191                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  25485697152                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  25485697152                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      8710356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8710356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.112876                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.112876                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 25921.410135                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 25921.410135                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       646220                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       646220                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       336971                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       336971                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  10050712392                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10050712392                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.038686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.038686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 29826.639064                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29826.639064                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          118                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           118                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          135                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          135                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.125926                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.125926                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1262352                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1262352                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.111111                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.111111                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 84156.800000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 84156.800000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data        81900                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        81900                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data   1077111802                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   1077111802                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data        81900                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        81900                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 13151.548254                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 13151.548254                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data        81900                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        81900                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data   1010281402                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   1010281402                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 12335.548254                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 12335.548254                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1588711                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1588711                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      1189943                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1189943                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 140765897845                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 140765897845                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      2778654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2778654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.428244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.428244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 118296.336753                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 118296.336753                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       968973                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       968973                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       220970                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       220970                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  25351473715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  25351473715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.079524                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.079524                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 114728.124700                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 114728.124700                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9958944                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             639856                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.564352                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     3.233403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  2044.766597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.001579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.998421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          895                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1032                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23781982                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23781982                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     24812327                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          24812327                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     24812327                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         24812327                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          435                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             435                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          435                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            435                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     36816288                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36816288                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     36816288                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36816288                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     24812762                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      24812762                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     24812762                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     24812762                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 84635.144828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 84635.144828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 84635.144828                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 84635.144828                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          420                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          352                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               352                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           75                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          360                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          360                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     32116128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32116128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     32116128                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32116128                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 89211.466667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 89211.466667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 89211.466667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 89211.466667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    352                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     24812327                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        24812327                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          435                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           435                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     36816288                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36816288                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     24812762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     24812762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 84635.144828                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 84635.144828                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           75                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          360                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          360                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     32116128                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32116128                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 89211.466667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 89211.466667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2004.378337                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3764548                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                352                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10694.738636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1814.789442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   189.588895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.886128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.092573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.978700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2005                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1987                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.979004                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           49625884                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          49625884                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  40097934000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    85                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst             84                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data         285696                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    285780                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst            84                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data        285696                       # number of overall hits (Count)
system.l2.overallHits::total                   285780                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          276                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       272253                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  272529                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          276                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       272253                       # number of overall misses (Count)
system.l2.overallMisses::total                 272529                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     30952104                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  32248925472                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        32279877576                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     30952104                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  32248925472                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       32279877576                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          360                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       557949                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                558309                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          360                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       557949                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               558309                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.766667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.487953                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.488133                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.766667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.487953                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.488133                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 112145.304348                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 118452.048176                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    118445.661108                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 112145.304348                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 118452.048176                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   118445.661108                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               226353                       # number of writebacks (Count)
system.l2.writebacks::total                    226353                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          276                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       272253                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              272529                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          276                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       272253                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             272529                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     28642400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  29971977624                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    30000620024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     28642400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  29971977624                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   30000620024                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.766667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.487953                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.488133                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.766667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.487953                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.488133                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 103776.811594                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 110088.695530                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 110082.303256                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 103776.811594                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 110088.695530                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 110082.303256                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         278188                       # number of replacements (Count)
system.l2.InvalidateReq.hits::switch_cpus.data        76552                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             76552                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data         5355                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            5355                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data        81907                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         81907                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.065379                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.065379                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data         5355                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         5355                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data     98618720                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     98618720                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.065379                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.065379                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18416.194211                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18416.194211                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst           84                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 84                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          276                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              276                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     30952104                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     30952104                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          360                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            360                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.766667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.766667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 112145.304348                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 112145.304348                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          276                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          276                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     28642400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     28642400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.766667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.766667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 103776.811594                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 103776.811594                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          238                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   238                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data       220725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              220725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  25059829200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    25059829200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data       220963                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            220963                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.998923                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998923                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 113534.167856                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 113534.167856                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       220725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          220725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  23213662656                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  23213662656                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.998923                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998923                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 105170.065267                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 105170.065267                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       285458                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            285458                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        51528                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           51528                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   7189096272                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7189096272                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data       336986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        336986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.152908                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.152908                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 139518.247788                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 139518.247788                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        51528                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        51528                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   6758314968                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6758314968                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.152908                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.152908                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 131158.107592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 131158.107592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          352                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              352                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          352                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          352                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       510099                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           510099                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       510099                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       510099                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32751.184120                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1273897                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     354740                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.591072                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6525.407347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         3.316208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       627.497404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    22.411964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 25572.551197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.199140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000101                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.019150                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.780412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   65                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                32703                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   10598132                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  10598132                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    452706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       552.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    544441.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003160957600                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        25421                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        25422                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              933110                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             428430                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      272529                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     226353                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    545058                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   452706                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     65                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       5.52                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       748                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                545058                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               452706                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  107326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  137342                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  102080                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   76876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   42493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   37685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   20583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   20579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   5621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6703                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   7491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  16866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  21702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  23750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  25893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  31429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  35684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  32766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  30082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  30004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  29867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  33364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  41340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  36023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   8487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        25422                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.437849                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    100.476854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         25357     99.74%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           41      0.16%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            4      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7424-7679            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         25422                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        25421                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.806853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.459248                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      5.231094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         19920     78.36%     78.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           709      2.79%     81.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27          4705     18.51%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31             9      0.04%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            15      0.06%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             8      0.03%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             5      0.02%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             6      0.02%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             3      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67             5      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143            3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147            3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-151            2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-155            2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::216-219            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         25421                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2080                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                17441856                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             14486592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              434981413.25685257                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              361280259.47671020                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40097862600                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      80375.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        17664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     17422112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     14485600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 440521.449309582880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 434489018.810794591904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 361255520.047491729259                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          552                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       544506                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       452706                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     34111040                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  36675266140                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 988782612748                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     61795.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     67355.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2184160.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        17664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     17424192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       17441856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     14486592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     14486592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       272253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          272529                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       226353                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         226353                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst       440521                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    434540892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         434981413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       440521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        440521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    361280259                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        361280259                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    361280259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       440521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    434540892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        796261673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               544993                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              452675                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        69545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        65800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        69786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        65734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        69012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        67292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        70598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        67226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        57220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        55658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        56104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        55300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        56152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        59108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        55951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        57182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             25809517180                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2724965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        36709377180                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                47357.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           67357.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              473881                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             414359                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       109425                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   291.751976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   234.216794                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   170.516985                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63         1290      1.18%      1.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        12716     11.62%     12.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        17218     15.73%     28.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        22242     20.33%     48.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319        10585      9.67%     58.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         2468      2.26%     60.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         7005      6.40%     67.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         2197      2.01%     69.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575        33704     30.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       109425                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              17439776                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           14485600                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              434.929540                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              361.255520                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.64                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       195328980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    102946099.199997                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      640911768                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     423698184                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy    249755220                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1290279151.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 360264856.800009                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3263184259.499958                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    81.380359                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10002602180                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1342770000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28752561820                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               51804                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        226353                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             51417                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             220725                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            220725                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          51804                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           5355                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       828183                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  828183                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     31928448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31928448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             277884                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   277884    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               277884                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1729200400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1444997740                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         556402                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       278518                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 98279250                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                93060608                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              124                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               90946667                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued           7103                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     11126823                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     11150786                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     98238260                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.925776                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.064510                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          49180189     50.06%     50.06% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          14275713     14.53%     64.59% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          30352314     30.90%     95.49% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           2350053      2.39%     97.88% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           1502265      1.53%     99.41% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            559249      0.57%     99.98% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6             18477      0.02%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            6                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      98238260                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           44786      0.23%      0.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              8      0.00%      0.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      0.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp         39207      0.20%      0.43% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt         36461      0.19%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd         582901      2.99%      3.61% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      3.61% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu          15413      0.08%      3.69% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp           3428      0.02%      3.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt          22299      0.11%      3.82% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc        346593      1.78%      5.60% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      5.60% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc     11204512     57.53%     63.14% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift      1518871      7.80%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult         8717      0.04%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     70.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        4917310     25.25%     96.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        734310      3.77%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      3114240      3.42%      3.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     17235841     18.95%     22.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         3434      0.00%     22.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            5      0.00%     22.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        10883      0.01%     22.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp      2158858      2.37%     24.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt        25109      0.03%     24.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           47      0.00%     24.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc           25      0.00%     24.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv        11017      0.01%     24.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc        24758      0.03%     24.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     24.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd      2787996      3.07%     27.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     27.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu        87930      0.10%     27.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp       327687      0.36%     28.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt       491655      0.54%     28.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      2636333      2.90%     31.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     31.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc     41943040     46.12%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift      5242880      5.76%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp       327687      0.36%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult       492160      0.54%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      9358435     10.29%     94.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      4666647      5.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     90946667                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.925390                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    19474816                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.214134                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        137797430                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        28368185                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     19246735                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        161816083                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites        75819476                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     69876090                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            19917320                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            87389923                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                  89355624                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts               8811370                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           1591043                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         209                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   13150588                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                5905013                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              4339218                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.909201                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     346                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   40990                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            71665610                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              81933907                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.371359                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.371359                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.729204                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.729204                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           34936749                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites           7400381                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads          226716740                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads            17420570                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites           19277693                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads         142174620                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites          2765925                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads      9262474                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      4733156                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          147                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          172                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         8779702                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      8673498                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       668499                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups      6835532                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       329903                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         6833645                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999724                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            5650                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups          330                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          181                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          149                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts     10643241                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           96                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       667796                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     96713776                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.847181                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.361442                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     59325848     61.34%     61.34% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      8536578      8.83%     70.17% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     23270564     24.06%     94.23% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      2028952      2.10%     96.33% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       794069      0.82%     97.15% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       770852      0.80%     97.95% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      1000482      1.03%     98.98% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       155370      0.16%     99.14% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       831061      0.86%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     96713776                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted     71665771                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       81934068                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs            10608709                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads               7748155                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            4294254                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions     68117036                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            18832462                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          4693                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      3114240      3.80%      3.80% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     12478839     15.23%     19.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         2745      0.00%     19.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            5      0.00%     19.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        10240      0.01%     19.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp      1328650      1.62%     20.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt        23135      0.03%     20.70% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           40      0.00%     20.70% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc           20      0.00%     20.70% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv        10370      0.01%     20.71% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc        22555      0.03%     20.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     20.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd      2787840      3.40%     24.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     24.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu        87285      0.11%     24.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp       327685      0.40%     24.65% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt       491655      0.60%     25.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      2634290      3.22%     28.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     28.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc     41943040     51.19%     79.65% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift      5242880      6.40%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       327685      0.40%     86.45% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.45% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.45% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.45% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult       492160      0.60%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      7748155      9.46%     96.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      2860554      3.49%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     81934068                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       831061                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         23970893                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      29477270                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          43363905                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        758216                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         667974                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      6416930                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           736                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       95595058                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       1532072                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     25238599                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts               88582610                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             8779702                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      6839476                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              72330917                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         1337354                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          24812762                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        110710                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     98238260                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.006538                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.266130                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         52551798     53.49%     53.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1         18363675     18.69%     72.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          1451450      1.48%     73.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         25871337     26.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     98238260                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.089334                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.901336                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            667974                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             862349                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles          7728452                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       93060941                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          9262474                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         4733156                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           124                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents               146                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents          7727664                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents          106                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       364000                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       354207                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       718207                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         89123187                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        89122825                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          23132586                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          43110047                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.906833                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.536594                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 362                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         1514319                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          106                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        1872602                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads           47                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          82101                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      7748024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     13.672290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    53.733817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        6883753     88.85%     88.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       103728      1.34%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       520416      6.72%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         5166      0.07%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         1272      0.02%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59          540      0.01%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69         1063      0.01%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         1075      0.01%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          406      0.01%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          906      0.01%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          634      0.01%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          729      0.01%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129          569      0.01%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        18024      0.23%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         9100      0.12%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159          344      0.00%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        12191      0.16%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         1817      0.02%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        72651      0.94%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          544      0.01%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          774      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         1034      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        16830      0.22%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        10865      0.14%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          570      0.01%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         1490      0.02%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269          675      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        11024      0.14%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        23261      0.30%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        16070      0.21%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        30503      0.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      7748024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         667974                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         25579315                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        13182571                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        75387                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          42502436                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      16230575                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       94108729                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts        355489                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        111031                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents              1                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents          10780                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       15837985                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           20                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands    112099225                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           364685765                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         38406855                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        159427242                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      93446536                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         18652685                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1369                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          124                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           1385358                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                188458919                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               186679119                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         71665610                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           81933907                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             337346                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       736452                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          352                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           181592                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            220963                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           220963                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            360                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        336986                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         81907                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        81907                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1072                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1919568                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1920640                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     68355072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                68400640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          278188                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  14486592                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            918756                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000455                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.021325                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  918338     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     418      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              918756                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40098094752                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          939589776                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            441047                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         716347632                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1281488                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       640920                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             418                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000164                       # Number of seconds simulated (Second)
simTicks                                    163726728                       # Number of ticks simulated (Tick)
finalTick                                 50254683552                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.71                       # Real time elapsed on the host (Second)
hostTickRate                                 44149716                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4528692                       # Number of bytes of host memory used (Byte)
simInsts                                     93417393                       # Number of instructions simulated (Count)
simOps                                      106610036                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 25183412                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   28738100                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data        60616                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             60616                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data        60740                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            60740                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data         1788                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1788                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data         1800                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1800                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data    182223401                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    182223401                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data    182223401                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    182223401                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data        62404                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         62404                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data        62540                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        62540                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.028652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.028782                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028782                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 101914.653803                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 101914.653803                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 101235.222778                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 101235.222778                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3189                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           30                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     106.300000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          826                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               826                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data          938                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           938                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data          938                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          938                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data          850                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          850                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data          860                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          860                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data     94556446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     94556446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data     95601334                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     95601334                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.013621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.013751                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013751                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 111242.877647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 111242.877647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 111164.341860                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 111164.341860                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    861                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          785                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          785                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data      1070592                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1070592                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          792                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          792                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.008838                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.008838                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 152941.714286                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 152941.714286                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       756432                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       756432                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.005051                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.005051                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data       189108                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       189108                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data        34117                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           34117                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data         1252                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1252                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    136449072                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    136449072                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data        35369                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        35369                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.035398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 108984.881789                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 108984.881789                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data          523                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          523                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data          729                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          729                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     83402136                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     83402136                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.020611                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020611                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 114406.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 114406.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          124                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           124                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           12                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           12                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.088235                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.088235                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1044888                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1044888                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.073529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.073529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 104488.800000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 104488.800000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          747                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          747                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          747                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          747                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data       141166                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       141166                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 28233.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 28233.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data       137086                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       137086                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 27417.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27417.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data        26498                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26498                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data          531                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          531                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data     45633163                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     45633163                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data        27029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        27029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.019646                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.019646                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 85938.160075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85938.160075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data          415                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          415                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data          116                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          116                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     11017224                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     11017224                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.004292                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004292                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 94976.068966                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 94976.068966                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               145187                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2909                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              49.909591                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          426                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1575                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             129019                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            129019                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst        64474                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             64474                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst        64474                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            64474                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          760                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             760                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          760                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            760                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     75646464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     75646464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     75646464                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     75646464                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst        65234                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         65234                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst        65234                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        65234                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.011650                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011650                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.011650                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011650                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 99534.821053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 99534.821053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 99534.821053                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 99534.821053                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          912                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     130.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          617                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               617                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          132                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          132                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          628                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          628                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          628                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          628                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     64643520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     64643520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     64643520                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     64643520                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.009627                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009627                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.009627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 102935.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102935.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 102935.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102935.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    617                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst        64474                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           64474                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          760                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           760                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     75646464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     75646464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst        65234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        65234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.011650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 99534.821053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 99534.821053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          628                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          628                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     64643520                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     64643520                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.009627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 102935.541401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102935.541401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2007.198925                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             40649101                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2632                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           15444.187310                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1599.306024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   407.892902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.780911                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.199166                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.980078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2012                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          226                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          191                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1528                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             131095                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            131095                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    21                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst            130                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data             44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       174                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst           130                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data            44                       # number of overall hits (Count)
system.l2.overallHits::total                      174                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          495                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data          811                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1306                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          495                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data          811                       # number of overall misses (Count)
system.l2.overallMisses::total                   1306                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     62747136                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data     94726992                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          157474128                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     62747136                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data     94726992                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         157474128                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          625                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data          855                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1480                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          625                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data          855                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1480                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.792000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.948538                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.882432                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.792000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.948538                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.882432                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 126761.890909                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 116802.702836                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    120577.433384                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 126761.890909                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 116802.702836                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   120577.433384                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1719                       # number of writebacks (Count)
system.l2.writebacks::total                      1719                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          495                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data          811                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1306                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          495                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data          811                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1306                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     58615432                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data     87941344                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      146556776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     58615432                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data     87941344                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     146556776                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.792000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.948538                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.882432                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.792000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.948538                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.882432                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 118415.014141                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 108435.689273                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 112218.052067                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 118415.014141                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 108435.689273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 112218.052067                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1769                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       105280                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       105280                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 17546.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17546.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst          130                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                130                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          495                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              495                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     62747136                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     62747136                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          625                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            625                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.792000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.792000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 126761.890909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 126761.890909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          495                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          495                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     58615432                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     58615432                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.792000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.792000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 118415.014141                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 118415.014141                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data           12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data          100                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 100                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     10713672                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       10713672                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data          112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.892857                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.892857                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 107136.720000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 107136.720000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data          100                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             100                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data      9878664                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      9878664                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.892857                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.892857                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 98786.640000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 98786.640000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data           32                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                32                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data          711                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             711                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data     84013320                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     84013320                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data          743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.956931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.956931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 118162.194093                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 118162.194093                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data          711                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          711                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data     78062680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     78062680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.956931                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.956931                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 109792.798875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 109792.798875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data            3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          617                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              617                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          617                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          617                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          826                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              826                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       131866                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34537                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.818108                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     275.804694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   280.901546                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32211.293760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.008572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.983011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  151                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  792                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  891                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                30934                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      25505                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     25505                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3438.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      1622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000021722488                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          201                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          200                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4939                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3256                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1305                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1719                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2610                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3438                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                  2610                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                 3438                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    231                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      13.040000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.345239                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.355831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4                 1      0.50%      0.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 9      4.50%      5.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                23     11.50%     16.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10               36     18.00%     34.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12               41     20.50%     55.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14               31     15.50%     70.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16               28     14.00%     84.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18               16      8.00%     92.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                6      3.00%     95.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                4      2.00%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                2      1.00%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28                3      1.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.149254                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.025799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.282019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              136     67.66%     67.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      2.99%     70.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               32     15.92%     86.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      1.49%     88.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                7      3.48%     91.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      1.49%     93.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                8      3.98%     97.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.50%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.50%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.50%     98.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.50%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.50%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   83520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               110016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              510118299.07209778                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              671948931.88117707                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     163692864                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      54131.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        31616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data        51904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       110080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 193102252.675568044186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 317016046.396529734135                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 672339827.129508137703                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         1622                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3438                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     75386272                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    107427264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   4056919368                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     76301.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     66231.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1180023.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        31616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data        51904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          83520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        31616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       110016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       110016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data          811                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1719                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1719                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst    193102253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    317016046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         510118299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    193102253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     193102253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    671948932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        671948932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    671948932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    193102253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    317016046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1182067231                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2610                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3440                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               130613536                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              13050000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          182813536                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                50043.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           70043.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1882                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2532                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           73.60                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   118.493888                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    96.241735                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    91.704515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63           60      3.67%      3.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          903     55.20%     58.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          360     22.00%     80.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          136      8.31%     89.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           78      4.77%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           39      2.38%     96.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           27      1.65%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           11      0.67%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           22      1.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 83520                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             110080                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              510.118299                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              672.339827                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2920260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1540089.600000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3069360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3225456                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy      1015560                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7065094.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 150225.600000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18986045.700000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   115.961798                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2852124                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    155414604                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1205                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1719                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                50                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                100                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               100                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1205                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              6                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         4385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4385                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       193536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   193536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1311                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1311    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1311                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11583752                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6802444                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3080                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1769                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                   401291                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                  202710                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              836                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued                 199126                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued            498                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined        19138                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined        11328                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples       315092                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.631961                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      0.965992                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0            202237     64.18%     64.18% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1             48744     15.47%     79.65% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2             43889     13.93%     93.58% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3             18284      5.80%     99.38% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4              1938      0.62%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total        315092                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           12633     35.01%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult            327      0.91%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     35.92% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp             37      0.10%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     36.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead           9080     25.17%     61.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         14003     38.81%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           49      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu       129919     65.24%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          755      0.38%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv           76      0.04%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            2      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp           33      0.02%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            3      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           12      0.01%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            1      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            4      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc          397      0.20%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            1      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd          104      0.05%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu          183      0.09%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          166      0.08%     66.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            8      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc          177      0.09%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead        37917     19.04%     85.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite        29319     14.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total       199126                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.496213                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                       36080                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.181192                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads           745665                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites          220685                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses       192716                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads             4257                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites            2033                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses         1817                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses              232813                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                2344                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                    196190                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                 37049                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts              2936                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         236                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                      65920                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                  34424                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                28871                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.488897                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     456                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   86199                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts              153685                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                184409                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       2.611127                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  2.611127                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.382976                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.382976                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads             213105                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites            129361                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads               3086                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads               46883                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites              46245                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads             25915                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites             3067                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads        38233                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores        29841                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          406                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          175                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups           42562                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted        29869                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect         3208                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups        15017                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         2682                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits           12515                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.833389                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            4436                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect           26                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups         1003                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          620                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          383                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted          266                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts        16404                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts         2429                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples       311451                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.592485                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.316259                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0       226957     72.87%     72.87% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1        40611     13.04%     85.91% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2        22001      7.06%     92.97% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3         7655      2.46%     95.43% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4         6296      2.02%     97.45% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5         2593      0.83%     98.29% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6         1371      0.44%     98.73% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7         1159      0.37%     99.10% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8         2808      0.90%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total       311451                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted       153806                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted         184530                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs               62042                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                 34280                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                1009                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches              32468                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions         1765                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer              169368                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          3577                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           45      0.02%      0.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu       120586     65.35%     65.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          750      0.41%     65.78% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv           72      0.04%     65.82% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            2      0.00%     65.82% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp           33      0.02%     65.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            3      0.00%     65.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           12      0.01%     65.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            1      0.00%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            4      0.00%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc          386      0.21%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            1      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd          104      0.06%     66.11% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.11% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu          163      0.09%     66.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          150      0.08%     66.28% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            8      0.00%     66.29% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc          168      0.09%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead        34280     18.58%     84.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite        27762     15.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total       184530                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples         2808                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles            64486                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles        154068                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles             89457                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles          4606                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles           2475                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved        12576                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           796                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts         213300                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts          8694                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles        82854                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts                 198669                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches               42562                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches        17571                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles                228940                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles            6508                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines             65235                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          1231                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples       315092                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.752320                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.171104                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0           207321     65.80%     65.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1            35928     11.40%     77.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2            14407      4.57%     81.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            57436     18.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total       315092                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.106063                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.495075                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles              2475                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles               1166                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles             3757                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts         203782                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts            38233                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts           29841                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           836                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents             3759                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents           35                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect          352                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         2192                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts         2544                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit           194832                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount          194533                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst             87344                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst            144732                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.484768                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.603488                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 460                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads            3953                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation           35                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores           2079                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads          249                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache             25                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples        34148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     12.774804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    59.631993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9          32976     96.57%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19           78      0.23%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29           47      0.14%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39            5      0.01%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49            9      0.03%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59            4      0.01%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69            5      0.01%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79            4      0.01%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89            3      0.01%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99            2      0.01%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109            2      0.01%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119            7      0.02%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129            3      0.01%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139            1      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149            4      0.01%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159            3      0.01%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169            9      0.03%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179           36      0.11%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          311      0.91%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           27      0.08%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209           18      0.05%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219           11      0.03%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           82      0.24%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           35      0.10%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            8      0.02%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           15      0.04%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269            9      0.03%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          146      0.43%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           18      0.05%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           20      0.06%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          250      0.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1796                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total        34148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles           2475                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles            72408                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles           45669                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        94356                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles             86111                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles         14073                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts         206654                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts          2863                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents           843                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.LQFullEvents           2523                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           7555                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           12                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands       204987                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups              301385                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups           224296                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             2015                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps        182095                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps            22896                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1862                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          842                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts              9435                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                   509317                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                  405533                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts           153685                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps             184409                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp               1370                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2545                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          617                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               85                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            628                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           743                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1869                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2589                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   4458                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        79424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       107584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  187008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1772                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    110208                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3261                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002453                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.049477                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3253     99.75%     99.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       8      0.25%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3261                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    163726728                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2389248                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            767448                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1050192                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2970                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1483                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
