#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000024f8a548d20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024f8a548eb0 .scope module, "tb_parity4" "tb_parity4" 3 1;
 .timescale 0 0;
v0000024f8a4d9490_0 .var "a", 3 0;
v0000024f8a4d9530_0 .net "parity", 0 0, L_0000024f8a545b20;  1 drivers
S_0000024f8a549040 .scope module, "uut" "parity4" 3 4, 4 2 0, S_0000024f8a548eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "parity";
v0000024f8a4d6b70_0 .net "a", 3 0, v0000024f8a4d9490_0;  1 drivers
v0000024f8a547820_0 .net "parity", 0 0, L_0000024f8a545b20;  alias, 1 drivers
L_0000024f8a545b20 .reduce/xor v0000024f8a4d9490_0;
    .scope S_0000024f8a548eb0;
T_0 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024f8a4d9490_0, 0, 4;
    %delay 1, 0;
    %vpi_call/w 3 8 "$display", "parity = %b", v0000024f8a4d9530_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024f8a4d9490_0, 0, 4;
    %delay 1, 0;
    %vpi_call/w 3 11 "$display", "parity = %b", v0000024f8a4d9530_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "hdl_projects\tb_parity4.sv";
    "hdl_projects\parity4.sv";
