{"Source Block": ["oh/elink/hdl/eclocks.v@104:114@HdlIdDef", "   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   \n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@102:112", "   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   \n   \n   //###########################\n"], ["oh/elink/hdl/eclocks.v@103:113", "   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   \n   \n   //###########################\n   // RESET STATE MACHINE\n"]], "Diff Content": {"Delete": [], "Add": [[109, "   wire       lclk_locked;   \n"], [109, "   wire       cclk_locked;\n"]]}}