#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000023b6eb8c130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023b6ef89270 .scope module, "tb" "tb" 3 68;
 .timescale -12 -12;
L_0000023b6ef8c7a0 .functor NOT 1, L_0000023b6f0104f0, C4<0>, C4<0>, C4<0>;
L_0000023b6ef8c5e0 .functor XOR 3, L_0000023b6f011490, L_0000023b6f010450, C4<000>, C4<000>;
L_0000023b6ef8c650 .functor XOR 3, L_0000023b6ef8c5e0, L_0000023b6f010810, C4<000>, C4<000>;
v0000023b6ef8b180_0 .net *"_ivl_10", 2 0, L_0000023b6f010810;  1 drivers
v0000023b6ef8b400_0 .net *"_ivl_12", 2 0, L_0000023b6ef8c650;  1 drivers
v0000023b6ef8b4a0_0 .net *"_ivl_2", 2 0, L_0000023b6f011670;  1 drivers
v0000023b6f011fd0_0 .net *"_ivl_4", 2 0, L_0000023b6f011490;  1 drivers
v0000023b6f011030_0 .net *"_ivl_6", 2 0, L_0000023b6f010450;  1 drivers
v0000023b6f0106d0_0 .net *"_ivl_8", 2 0, L_0000023b6ef8c5e0;  1 drivers
v0000023b6f010630_0 .var "clk", 0 0;
v0000023b6f010310_0 .net "in", 99 0, v0000023b6ef8b5e0_0;  1 drivers
v0000023b6f010770_0 .net "out_and_dut", 0 0, L_0000023b6f011a30;  1 drivers
v0000023b6f011850_0 .net "out_and_ref", 0 0, L_0000023b6f010270;  1 drivers
v0000023b6f011170_0 .net "out_or_dut", 0 0, L_0000023b6f010a90;  1 drivers
v0000023b6f0115d0_0 .net "out_or_ref", 0 0, L_0000023b6f0103b0;  1 drivers
v0000023b6f011e90_0 .net "out_xor_dut", 0 0, L_0000023b6f010c70;  1 drivers
v0000023b6f0109f0_0 .net "out_xor_ref", 0 0, L_0000023b6f010bd0;  1 drivers
v0000023b6f0113f0_0 .var/2u "stats1", 287 0;
v0000023b6f0118f0_0 .var/2u "strobe", 0 0;
v0000023b6f010b30_0 .net "tb_match", 0 0, L_0000023b6f0104f0;  1 drivers
v0000023b6f0110d0_0 .net "tb_mismatch", 0 0, L_0000023b6ef8c7a0;  1 drivers
v0000023b6f011990_0 .net "wavedrom_enable", 0 0, v0000023b6ef8afa0_0;  1 drivers
v0000023b6f010590_0 .net "wavedrom_title", 511 0, v0000023b6ef8af00_0;  1 drivers
L_0000023b6f011670 .concat [ 1 1 1 0], L_0000023b6f010bd0, L_0000023b6f0103b0, L_0000023b6f010270;
L_0000023b6f011490 .concat [ 1 1 1 0], L_0000023b6f010bd0, L_0000023b6f0103b0, L_0000023b6f010270;
L_0000023b6f010450 .concat [ 1 1 1 0], L_0000023b6f010c70, L_0000023b6f010a90, L_0000023b6f011a30;
L_0000023b6f010810 .concat [ 1 1 1 0], L_0000023b6f010bd0, L_0000023b6f0103b0, L_0000023b6f010270;
L_0000023b6f0104f0 .cmp/eeq 3, L_0000023b6f011670, L_0000023b6ef8c650;
S_0000023b6ef8a420 .scope module, "good1" "RefModule" 3 115, 4 2 0, S_0000023b6ef89270;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0000023b6ef8b220_0 .net "in", 99 0, v0000023b6ef8b5e0_0;  alias, 1 drivers
v0000023b6ef8bd60_0 .net "out_and", 0 0, L_0000023b6f010270;  alias, 1 drivers
v0000023b6ef8b2c0_0 .net "out_or", 0 0, L_0000023b6f0103b0;  alias, 1 drivers
v0000023b6ef8ba40_0 .net "out_xor", 0 0, L_0000023b6f010bd0;  alias, 1 drivers
L_0000023b6f010270 .reduce/and v0000023b6ef8b5e0_0;
L_0000023b6f0103b0 .reduce/or v0000023b6ef8b5e0_0;
L_0000023b6f010bd0 .reduce/xor v0000023b6ef8b5e0_0;
S_0000023b6efb74d0 .scope module, "stim1" "stimulus_gen" 3 111, 3 6 0, S_0000023b6ef89270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000023b6ef8b7c0_0 .net "clk", 0 0, v0000023b6f010630_0;  1 drivers
v0000023b6ef8b5e0_0 .var "in", 99 0;
v0000023b6ef8b540_0 .net "tb_match", 0 0, L_0000023b6f0104f0;  alias, 1 drivers
v0000023b6ef8afa0_0 .var "wavedrom_enable", 0 0;
v0000023b6ef8af00_0 .var "wavedrom_title", 511 0;
S_0000023b6efb7660 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_0000023b6efb74d0;
 .timescale -12 -12;
v0000023b6ef8b360_0 .var "count", 3 0;
E_0000023b6efb2630/0 .event negedge, v0000023b6ef8b7c0_0;
E_0000023b6efb2630/1 .event posedge, v0000023b6ef8b7c0_0;
E_0000023b6efb2630 .event/or E_0000023b6efb2630/0, E_0000023b6efb2630/1;
S_0000023b6efa0670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 56, 3 56 0, S_0000023b6efb7660;
 .timescale -12 -12;
v0000023b6ef8b0e0_0 .var/2s "i", 31 0;
E_0000023b6efb2a30 .event posedge, v0000023b6ef8b7c0_0;
E_0000023b6efb2e70 .event negedge, v0000023b6ef8b7c0_0;
S_0000023b6efa0800 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_0000023b6efb74d0;
 .timescale -12 -12;
v0000023b6ef8ae60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000023b6efa0990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_0000023b6efb74d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000023b6ef95b10 .scope module, "top_module1" "TopModule" 3 121, 5 3 0, S_0000023b6ef89270;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0000023b6ef8b040_0 .net "in", 99 0, v0000023b6ef8b5e0_0;  alias, 1 drivers
v0000023b6ef8b900_0 .net "out_and", 0 0, L_0000023b6f011a30;  alias, 1 drivers
v0000023b6ef8b9a0_0 .net "out_or", 0 0, L_0000023b6f010a90;  alias, 1 drivers
v0000023b6ef8b680_0 .net "out_xor", 0 0, L_0000023b6f010c70;  alias, 1 drivers
L_0000023b6f011a30 .reduce/and v0000023b6ef8b5e0_0;
L_0000023b6f010a90 .reduce/or v0000023b6ef8b5e0_0;
L_0000023b6f010c70 .reduce/xor v0000023b6ef8b5e0_0;
S_0000023b6ef95ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 129, 3 129 0, S_0000023b6ef89270;
 .timescale -12 -12;
E_0000023b6efb3730 .event edge, v0000023b6f0118f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000023b6f0118f0_0;
    %nor/r;
    %assign/vec4 v0000023b6f0118f0_0, 0;
    %wait E_0000023b6efb3730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000023b6efb74d0;
T_3 ;
    %fork t_1, S_0000023b6efb7660;
    %jmp t_0;
    .scope S_0000023b6efb7660;
t_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023b6ef8b360_0, 0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2e70;
    %wait E_0000023b6efb2630;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2630;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2630;
    %pushi/vec4 262143, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2630;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 4;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2630;
    %pushi/vec4 128, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2630;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967287, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023b6efa0990;
    %join;
    %wait E_0000023b6efb2e70;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 7, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023b6efb2630;
    %load/vec4 v0000023b6ef8b360_0;
    %pad/u 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %load/vec4 v0000023b6ef8b360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023b6ef8b360_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2e70;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023b6efa0990;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023b6efb2e70;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2a30;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %fork t_3, S_0000023b6efa0670;
    %jmp t_2;
    .scope S_0000023b6efa0670;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b6ef8b0e0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000023b6ef8b0e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.5, 5;
    %wait E_0000023b6efb2e70;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0000023b6ef8b0e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0000023b6ef8b0e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b6ef8b0e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b6ef8b0e0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0000023b6efb7660;
t_2 %join;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2a30;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0000023b6ef8b5e0_0, 0;
    %wait E_0000023b6efb2a30;
    %delay 1, 0;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .scope S_0000023b6efb74d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000023b6ef89270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b6f010630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b6f0118f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000023b6ef89270;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000023b6f010630_0;
    %inv;
    %store/vec4 v0000023b6f010630_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000023b6ef89270;
T_6 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v0000023b6ef8b7c0_0, v0000023b6f0110d0_0, v0000023b6f010310_0, v0000023b6f011850_0, v0000023b6f010770_0, v0000023b6f0115d0_0, v0000023b6f011170_0, v0000023b6f0109f0_0, v0000023b6f011e90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023b6ef89270;
T_7 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", &PV<v0000023b6f0113f0_0, 192, 32>, &PV<v0000023b6f0113f0_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", &PV<v0000023b6f0113f0_0, 128, 32>, &PV<v0000023b6f0113f0_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", &PV<v0000023b6f0113f0_0, 64, 32>, &PV<v0000023b6f0113f0_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000023b6f0113f0_0, 256, 32>, &PV<v0000023b6f0113f0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v0000023b6f0113f0_0, 256, 32>, &PV<v0000023b6f0113f0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000023b6ef89270;
T_8 ;
    %wait E_0000023b6efb2630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b6f0113f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
    %load/vec4 v0000023b6f010b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b6f0113f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000023b6f011850_0;
    %load/vec4 v0000023b6f011850_0;
    %load/vec4 v0000023b6f010770_0;
    %xor;
    %load/vec4 v0000023b6f011850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0000023b6f0115d0_0;
    %load/vec4 v0000023b6f0115d0_0;
    %load/vec4 v0000023b6f011170_0;
    %xor;
    %load/vec4 v0000023b6f0115d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0000023b6f0109f0_0;
    %load/vec4 v0000023b6f0109f0_0;
    %load/vec4 v0000023b6f011e90_0;
    %xor;
    %load/vec4 v0000023b6f0109f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0000023b6f0113f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023b6f0113f0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023b6ef89270;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 176 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 177 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob052_gates100_test.sv";
    "dataset_code-complete-iccad2023/Prob052_gates100_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob052_gates100/Prob052_gates100_sample01.sv";
