/dts-v1/;

/ {
	model = "MT6781";
	compatible = "mediatek,MT6781";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \t\t\tvmalloc=400M slub_debug=OFZPU swiotlb=noforce \t\t\tinitcall_debug=1 \t\t\tfirmware_class.path=/vendor/firmware \t\t\tpage_owner=on loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x40>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x02>;

		opp0 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x927c0>;
		};

		opp1 {
			opp-hz = <0x00 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp2 {
			opp-hz = <0x00 0x342770c0>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x00 0x3a1d51c0>;
			opp-microvolt = <0xb1008>;
		};

		opp4 {
			opp-hz = <0x00 0x401332c0>;
			opp-microvolt = <0xb71b0>;
		};

		opp5 {
			opp-hz = <0x00 0x460913c0>;
			opp-microvolt = <0xbd358>;
		};

		opp6 {
			opp-hz = <0x00 0x4bfef4c0>;
			opp-microvolt = "\0\f5";
		};

		opp7 {
			opp-hz = <0x00 0x51f4d5c0>;
			opp-microvolt = <0xc96a8>;
		};

		opp8 {
			opp-hz = <0x00 0x59682f00>;
			opp-microvolt = <0xd10ba>;
		};

		opp9 {
			opp-hz = <0x00 0x6070b880>;
			opp-microvolt = <0xd59f8>;
		};

		opp10 {
			opp-hz = <0x00 0x634d2480>;
			opp-microvolt = <0xdbba0>;
		};

		opp11 {
			opp-hz = <0x00 0x674b7b40>;
			opp-microvolt = <0xe1d48>;
		};

		opp12 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xe7ef0>;
		};

		opp13 {
			opp-hz = <0x00 0x6f38e680>;
			opp-microvolt = <0xef902>;
		};

		opp14 {
			opp-hz = <0x00 0x73373d40>;
			opp-microvolt = <0xf5aaa>;
		};

		opp15 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0xfbc52>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x07>;

		opp0 {
			opp-hz = <0x00 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x00 0x31c516c0>;
			opp-microvolt = <0xa95f6>;
		};

		opp2 {
			opp-hz = <0x00 0x36c6d3c0>;
			opp-microvolt = <0xaf79e>;
		};

		opp3 {
			opp-hz = <0x00 0x3bb94e80>;
			opp-microvolt = <0xb5946>;
		};

		opp4 {
			opp-hz = <0x00 0x40abc940>;
			opp-microvolt = <0xbd358>;
		};

		opp5 {
			opp-hz = <0x00 0x45ad8640>;
			opp-microvolt = "\0\f5";
		};

		opp6 {
			opp-hz = <0x00 0x4df67f00>;
			opp-microvolt = <0xcdfe6>;
		};

		opp7 {
			opp-hz = <0x00 0x549438c0>;
			opp-microvolt = <0xd59f8>;
		};

		opp8 {
			opp-hz = <0x00 0x5b31f280>;
			opp-microvolt = <0xdec74>;
		};

		opp9 {
			opp-hz = <0x00 0x638a2d80>;
			opp-microvolt = <0xe975a>;
		};

		opp10 {
			opp-hz = <0x00 0x674b7b40>;
			opp-microvolt = <0xef902>;
		};

		opp11 {
			opp-hz = <0x00 0x6b0cc900>;
			opp-microvolt = <0xf7314>;
		};

		opp12 {
			opp-hz = <0x00 0x6edd5900>;
			opp-microvolt = <0xfd4bc>;
		};

		opp13 {
			opp-hz = <0x00 0x729ea6c0>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x00 0x765ff480>;
			opp-microvolt = <0x10b076>;
		};

		opp15 {
			opp-hz = <0x00 0x7a308480>;
			opp-microvolt = <0x11121e>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0a>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0b>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0c>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0d>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0e>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ab>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0f>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x7a308480>;
			operating-points-v2 = <0x07>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x08 0x09 0x05 0x06>;
			phandle = <0x10>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x7a308480>;
			operating-points-v2 = <0x07>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x08 0x09 0x05 0x06>;
			phandle = <0x11>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0a>;
				};

				core1 {
					cpu = <0x0b>;
				};

				core2 {
					cpu = <0x0c>;
				};

				core3 {
					cpu = <0x0d>;
				};

				core4 {
					cpu = <0x0e>;
				};

				core5 {
					cpu = <0x0f>;
				};

				doe {
					phandle = <0x98>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0x99>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x03>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x08>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x04>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x09>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x05>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x06>;
			};
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		suspend-method = "s2idle";
		cpupm-method = "mcu";
		irq-remain = <0x12 0x13 0x14 0x15>;
		resource-ctrl = <0x16 0x17 0x18 0x19 0x1a>;
		constraints = <0x1b 0x1c 0x1d>;
		phandle = <0x9a>;

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x00 0x11b000 0x00 0x500>;
			phandle = <0x9b>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0x00 0xc53a000 0x00 0x1000>;
			phandle = <0x9c>;
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0x9d>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x1e>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x12>;
			};

			edge_mdwdt {
				target = <0x1f>;
				value = <0x01 0x00 0x00 0x2000000>;
				phandle = <0x13>;
			};

			level_btif_tx {
				target = <0x20>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x14>;
			};

			level_btif_rx {
				target = <0x20>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x15>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x16>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x17>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x18>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x19>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x1a>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				value = <0x01>;
				phandle = <0x1b>;
			};

			rc_syspll {
				id = <0x01>;
				value = <0x01>;
				phandle = <0x1c>;
			};

			rc_dram {
				id = <0x02>;
				value = <0x01>;
				phandle = <0x1d>;
			};
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x21>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	aliases {
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
		dsi0 = "/dsi@14013000";
		ccorr0 = "/disp_ccorr0@1400b000";
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x40 0x01>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x9e>;

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x1000000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x500000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x8a>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x600000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x4f>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x320000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			alloc-range = <0x00 0xc0000000 0x00 0x10000000>;
			phandle = <0x95>;
		};
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0x9f>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x22 0x23 0x05 0x23 0x06 0x23 0x0a 0x23 0x07 0x23 0x08 0x23 0x09 0x23 0x0b 0x23 0x0c 0x24 0x01 0x24 0x02 0x24 0x03 0x24 0x04 0x24 0x05 0x24 0x06 0x24 0x07 0x24 0x08 0x24 0x09 0x24 0x0a 0x24 0x0b 0x24 0x0c 0x24 0x0d 0x24 0x0e 0x24 0x0f 0x24 0x10 0x24 0x11 0x24 0x12 0x24 0x13 0x24 0x14 0x24 0x15 0x24 0x16 0x24 0x17 0x24 0x18 0x24 0x19 0x24 0x1a 0x24 0x1b 0x24 0x1c 0x24 0x1d 0x24 0x1e 0x24 0x1f 0x24 0x20 0x24 0x21 0x24 0x22 0x24 0x23 0x24 0x24 0x24 0x25 0x24 0x26 0x24 0x27 0x24 0x28 0x24 0x29 0x24 0x2a 0x24 0x2b 0x24 0x2c 0x24 0x2d 0x24 0x2e 0x24 0x2f 0x24 0x30 0x24 0x31 0x24 0x32 0x24 0x33 0x24 0x7c 0x24 0x7d 0x24 0x7e 0x24 0x7f 0x24 0x80 0x24 0x81 0x24 0x82 0x25 0x03 0x25 0x08 0x25 0x05 0x25 0x06 0x25 0x0c 0x25 0x07 0x25 0x04 0x25 0x0a 0x25 0x09 0x25 0x0b 0x25 0x0e 0x25 0x0f 0x25 0x0d 0x26 0x01 0x26 0x02 0x26 0x03 0x26 0x04 0x26 0x05 0x26 0x06 0x26 0x07 0x26 0x08 0x26 0x0a 0x26 0x0b 0x26 0x0c 0x26 0x0d 0x26 0x0e 0x26 0x0f 0x26 0x10 0x26 0x11 0x26 0x12 0x26 0x13 0x26 0x6f 0x26 0x14 0x26 0x15 0x26 0x16 0x26 0x17 0x26 0x18 0x26 0x1a 0x26 0x1b 0x26 0x1c 0x26 0x1d 0x26 0x70 0x26 0x1e 0x26 0x1f 0x26 0x20 0x26 0x21 0x26 0x22 0x26 0x23 0x26 0x24 0x26 0x25 0x26 0x26 0x26 0x27 0x26 0x28 0x26 0x29 0x26 0x2a 0x26 0x2b 0x26 0x2c 0x26 0x2d 0x26 0x2e 0x26 0x2f 0x26 0x30 0x26 0x31 0x26 0x32 0x26 0x33 0x26 0x71 0x26 0x5c 0x26 0x34 0x26 0x72 0x26 0x5b 0x26 0x36 0x26 0x73 0x26 0x38 0x26 0x39 0x26 0x3a 0x26 0x3b 0x26 0x3c 0x26 0x3d 0x26 0x3e 0x26 0x3f 0x26 0x40 0x26 0x41 0x26 0x42 0x26 0x43 0x26 0x44 0x26 0x45 0x26 0x46 0x26 0x47 0x26 0x48 0x26 0x49 0x26 0x4a 0x26 0x4b 0x26 0x4c 0x26 0x4d 0x26 0x4e 0x26 0x74 0x26 0x75 0x26 0x4f 0x26 0x51 0x26 0x52 0x26 0x53 0x26 0x54 0x26 0x55 0x26 0x56 0x26 0x57 0x26 0x58 0x26 0x59 0x26 0x5a 0x26 0x76 0x26 0x77 0x26 0x78 0x26 0x79 0x26 0x7b 0x26 0x61 0x26 0x7c 0x26 0x7d 0x26 0x5d 0x26 0x5e 0x26 0x5f 0x26 0x60 0x26 0x6c 0x26 0x6d 0x26 0x66 0x26 0x67 0x26 0x37 0x26 0x68 0x23 0x0d 0x23 0x0e 0x23 0x0f 0x23 0x10 0x23 0x11 0x23 0x12 0x23 0x13 0x23 0x14 0x23 0x15 0x23 0x16 0x23 0x17 0x27 0x01 0x28 0x01 0x28 0x02 0x28 0x03 0x28 0x04 0x28 0x05 0x28 0x06 0x28 0x07 0x28 0x08 0x28 0x09 0x28 0x0a 0x28 0x0b 0x28 0x0c 0x28 0x0d 0x28 0x0e 0x28 0x0f 0x28 0x10 0x28 0x11 0x28 0x12 0x28 0x13 0x28 0x14 0x28 0x16 0x28 0x17 0x28 0x15 0x28 0x18 0x28 0x19 0x28 0x1a 0x28 0x1b 0x28 0x1c 0x28 0x1d 0x28 0x1e 0x29 0x00 0x29 0x10 0x29 0x01 0x29 0x02 0x29 0x03 0x29 0x04 0x29 0x05 0x29 0x06 0x29 0x07 0x29 0x08 0x29 0x09 0x29 0x0a 0x29 0x0b 0x29 0x0c 0x29 0x0d 0x29 0x0e 0x29 0x0f 0x2a 0x00 0x2a 0x01 0x2a 0x02 0x2b 0x00 0x2b 0x01 0x2b 0x02 0x2c 0x00 0x2c 0x01 0x2c 0x02 0x2c 0x03 0x2d 0x00 0x2d 0x01 0x2d 0x02 0x2d 0x03 0x2d 0x04 0x2d 0x05 0x2e 0x00 0x2e 0x01 0x2e 0x02 0x2e 0x03 0x2e 0x04 0x2e 0x05 0x2e 0x06 0x2e 0x07 0x2f 0x00 0x2f 0x01 0x2f 0x02 0x2f 0x03 0x2f 0x04 0x2f 0x05 0x2f 0x06 0x2f 0x07 0x2f 0x08 0x2f 0x09 0x2f 0x0a 0x2f 0x0b 0x2f 0x0c 0x2f 0x0d 0x2f 0x0e 0x2f 0x0f 0x2f 0x10 0x2f 0x11 0x2f 0x12 0x2f 0x13 0x2f 0x14 0x2f 0x15 0x2f 0x16 0x2f 0x17 0x2f 0x18 0x2f 0x19 0x30 0x00 0x30 0x01 0x30 0x02 0x30 0x03 0x30 0x04 0x30 0x05 0x30 0x06 0x30 0x07 0x30 0x08 0x30 0x09 0x30 0x0a 0x30 0x0b 0x30 0x0c 0x30 0x0d 0x30 0x0e 0x30 0x0f 0x30 0x10 0x30 0x11 0x30 0x12 0x30 0x13 0x31 0x01 0x31 0x02 0x31 0x03 0x32 0x01 0x32 0x02 0x32 0x03 0x32 0x04 0x33 0x00 0x33 0x01 0x33 0x02 0x33 0x03 0x33 0x04 0x33 0x05 0x33 0x06 0x33 0x07 0x33 0x08 0x33 0x09>;
		};
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			phandle = <0xa0>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x22>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x42>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xa1>;
		};
	};

	qos@0011bb80 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb80 0x00 0x80>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x24>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,common-infracfg_ao\0mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x26>;

		reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <0x01>;
			ti,reset-bits = <0x130 0x0f 0x134 0x0f 0x00 0x00 0x1c 0x140 0x07 0x144 0x07 0x00 0x00 0x1c 0x150 0x15 0x154 0x15 0x00 0x00 0x1c>;
			phandle = <0x70>;
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6781-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
		reg-names = "infracfg_ao\0mp_cpusys_top\0cpccfg_reg";
		phandle = <0xa2>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x14002000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x25>;
	};

	mdpsys_config@1b000000 {
		compatible = "mediatek,mt6781-mdpsys\0mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0x30 0x02 0x30 0x03 0x30 0x12 0x30 0x13 0x30 0x07>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_RELAY0_ASYNC0\0MDP_IMG_DL_RELAY1_ASYNC1\0MDP_APB_BUS";
		phandle = <0x30>;
	};

	vdec_gcon@1602f000 {
		compatible = "mediatek,vdec_gcon\0mediatek,mt6833-vdec_gcon\0syscon";
		reg = <0x00 0x1602f000 0x00 0x1000>;
		pwr-regmap = <0x34>;
		#clock-cells = <0x01>;
		phandle = <0x31>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x29>;
	};

	camsys_rawa@1a04f000 {
		compatible = "mediatek,camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2a>;
	};

	camsys_rawb@1a06f000 {
		compatible = "mediatek,camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2b>;
	};

	ipesys@1c000000 {
		compatible = "mediatek,ipesys\0syscon";
		reg = <0x00 0x1c000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2e>;
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		reg = <0x00 0xc530000 0x00 0x10000>;
		irq_config = <0x00 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x01 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x02 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x03 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x04 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x05 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x06 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x07 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0x0c 0xc8c8 0x01>;
		interrupts = <0x00 0x16 0x04 0x00 0x17 0x04 0x00 0x18 0x04 0x00 0x19 0x04 0x00 0x1a 0x04 0x00 0x1b 0x04 0x00 0x1c 0x04 0x00 0x1d 0x04 0x00 0x13 0x04>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0xa3>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x24 0x02 0x22 0x24 0x3a 0x24 0x37 0x24 0x39 0x24 0x36 0x24 0x46>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5";
		vsram_chk_gpio = <0x35 0xc8 0x00>;
		dvfsrc-opp-num = <0x05>;
		dvfs-opp = <0x927c0 0xcf850 0xff 0x00 0x08 0x7d 0x00 0x9eb10 0xcf850 0xff 0x00 0x04 0xfa 0x02 0x9eb10 0xcf850 0x02 0x00 0x04 0x111 0x03 0xaae60 0xcf850 0x01 0x01 0x102 0x14a 0x03 0xc3500 0xdbba0 0x00 0x02 0x201 0x1a0 0x05>;
		gpio = <0x36 0x01>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x01>;
		gpio-mode-reg = <0x410 0x07 0x18 0x01>;
	};

	iocfg_lt@10002000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x10002000 0x00 0x200>;
		phandle = <0x37>;
	};

	iocfg_lm@10002200 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x10002200 0x00 0x200>;
		phandle = <0x38>;
	};

	iocfg_lb@10002400 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x10002400 0x00 0x200>;
		phandle = <0x39>;
	};

	iocfg_bl@10002600 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x10002600 0x00 0x200>;
		phandle = <0x3a>;
	};

	iocfg_bm@10002800 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x10002800 0x00 0x200>;
		phandle = <0x3b>;
	};

	iocfg_rm@10002A00 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x10002a00 0x00 0x200>;
		phandle = <0x3c>;
	};

	iocfg_rt@10002C00 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x10002c00 0x00 0x200>;
		phandle = <0x3d>;
	};

	iocfg_tl@10002E00 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x10002e00 0x00 0x200>;
		phandle = <0x3e>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		phandle = <0x71>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x00 0x10004000 0x00 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio\0syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x36>;
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		reg = <0x00 0x10005000 0x00 0x1000>;
		udi_offset1 = <0x3a0>;
		udi_value1 = "D@\0";
		udi_offset2 = <0x3b0>;
		udi_value2 = <0x44>;
		ecc_debug = <0x01>;
		phandle = <0xa4>;
	};

	pinctrl {
		compatible = "mediatek,mt6781-pinctrl";
		reg_bases = <0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e>;
		reg_base_eint = <0x3f>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x35 0x00 0x00 0xca>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		interrupts = <0x00 0xba 0x04>;
		interrupt-parent = <0x01>;
		phandle = <0x35>;

		aud_clk_mosi_off {
			phandle = <0x50>;

			pins_cmd0_dat {
				pinmux = <0xb700>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0xb800>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x51>;

			pins_cmd0_dat {
				pinmux = <0xb701>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0xb801>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x52>;

			pins_cmd1_dat {
				pinmux = <0xb900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xba00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x53>;

			pins_cmd1_dat {
				pinmux = <0xb901>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xba01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x54>;

			pins_cmd1_dat {
				pinmux = <0xbd00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x55>;

			pins_cmd1_dat {
				pinmux = <0xbd01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x56>;

			pins_cmd2_dat {
				pinmux = <0xbe00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x57>;

			pins_cmd2_dat {
				pinmux = <0xbe01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0x58>;

			pins_cmd1_dat {
				pinmux = <0xbd00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0x59>;

			pins_cmd1_dat {
				pinmux = <0xbd04>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0x5a>;

			pins_cmd3_dat {
				pinmux = <0xbe00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0x5b>;

			pins_cmd1_dat {
				pinmux = <0xbe04>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x5c>;

			pins_cmd1_dat {
				pinmux = <0x3b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x5d>;

			pins_cmd1_dat {
				pinmux = <0x3b02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x5e>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x5f>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x60>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x61>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x62>;

			pins_cmd1_dat {
				pinmux = <0x3800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x3900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x3a00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x63>;

			pins_cmd1_dat {
				pinmux = <0x3802>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x3902>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x3a02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		mmc0default {
			phandle = <0x68>;

			pins_cmd_dat {
				pinmux = <0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4d01 0x4e01 0x4f01 0x4601>;
				input-enable;
			};

			pins_clk {
				pinmux = <0x4501>;
			};

			pins_rst {
				pinmux = <0x4701>;
			};
		};

		mmc0@0 {
			phandle = <0x69>;

			pins_cmd_dat {
				pinmux = <0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4d01 0x4e01 0x4f01 0x4601>;
				input-enable;
				drive-strength = <0x04>;
			};

			pins_clk {
				pinmux = <0x4501>;
				drive-strength = <0x04>;
			};

			pins_ds {
				pinmux = <0x4401>;
				drive-strength = <0x04>;
			};

			pins_rst {
				pinmux = <0x4701>;
				drive-strength = <0x04>;
			};
		};

		mmc1default {
			phandle = <0x6b>;

			pins_cmd_dat {
				pinmux = <0x5701 0x5801 0x5901 0x5a01 0x5601>;
				input-enable;
				bias-pull-up = <0x66>;
				drive-strength = <0x03>;
			};

			pins_clk {
				pinmux = <0x5501>;
				bias-pull-up = <0x66>;
				drive-strength = <0x03>;
			};

			pins_insert {
				pinmux = <0x900>;
				bias-pull-up;
			};
		};

		mmc1@0 {
			phandle = <0x6c>;

			pins_cmd_dat {
				pinmux = <0x5701 0x5801 0x5901 0x5a01 0x5601>;
				input-enable;
				bias-pull-up = <0x66>;
				drive-strength = <0x03>;
			};

			pins_clk {
				pinmux = <0x5501>;
				bias-pull-up = <0x66>;
				drive-strength = <0x03>;
			};
		};
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf7@1a00A000 {
		compatible = "mediatek,seninf7";
		reg = <0x00 0x1a00a000 0x00 0x1000>;
	};

	seninf8@1a00B000 {
		compatible = "mediatek,seninf8";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		clocks = <0x25 0x08 0x25 0x10 0x29 0x05 0x24 0x1e 0x24 0x1f 0x24 0x20 0x24 0x21 0x24 0x04 0x24 0x05 0x24 0x06 0x24 0x07 0x24 0x08 0x24 0x09 0x24 0x0a 0x24 0x6b 0x24 0x6a 0x24 0x89 0x24 0x69 0x22 0x24 0x68 0x24 0x4e>;
		clock-names = "SCP_SYS_CAM\0SCP_SYS_CSI\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_SENINF3\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG1\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_MUX_CAMTG6\0TOP_UNIVP_192M_D32\0TOP_UNIVP_192M_D16\0TOP_UNIVPLL_D3_D32\0TOP_UNIVP_192M_D8\0TOP_CLK26M\0TOP_UNIVP_192M_D4\0TOP_UNIVPLL_D3_D8";
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0xa5>;
	};

	seninf_n3d_top@1a004000 {
		compatible = "mediatek,seninf_n3d_top";
		interrupts = <0x00 0xf8 0x04>;
		reg = <0x00 0x1a004000 0x00 0x100 0x00 0x1a004100 0x00 0x100 0x00 0x1a004200 0x00 0x100>;
		reg-names = "seninf_top\0seninf_n3d_a\0seninf_n3d_b";
		clocks = <0x25 0x08 0x29 0x05 0x29 0x04>;
		clock-names = "SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0CAMSYS_CAMTG_CGPDN";
		phandle = <0xa6>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		phandle = <0x34>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x04>;
		spm_twam_con = <0x970>;
		spm_twam_window_len = <0x974>;
		spm_twam_idle_sel = <0x978>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		phandle = <0xa7>;
	};

	toprgu@10007000 {
		compatible = "mediatek,mt6781-wdt\0mediatek,mt6589-wdt\0mediatek,toprgu\0syscon\0simple-mfd";
		reg = <0x00 0x10007000 0x00 0x1000>;
		mediatek,rg_dfd_timeout = <0xa0>;
		#reset-cells = <0x01>;
		phandle = <0xa8>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0x0f>;
			mode-charger = <0x01>;
			mode-recovery = <0x02>;
			mode-bootloader = <0x03>;
			mode-dm-verity-dev-corrupt = <0x04>;
			mode-kpoc = <0x05>;
			mode-ddr-reserve = <0x06>;
			mode-meta = <0x07>;
			mode-rpmbpk = <0x08>;
		};
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		mediatek,kick_off = <0xb4>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
	};

	eint@1000b000 {
		compatible = "mediatek,eint";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		phandle = <0x3f>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x23>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,mt6781-pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xc2 0x04>;
		clocks = <0x22 0x22>;
		clock-names = "spi\0wrap";
		phandle = <0x41>;

		mt6358-pmic {
			compatible = "mediatek,mt6358-pmic";
			interrupt-parent = <0x35>;
			interrupts = <0x90 0x04 0x90 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x2e 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x36 0x02 0x37 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x55 0x04 0x56 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5a 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x61 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vproc11_oc\0vproc12_oc\0vcore_oc\0vgpu_oc\0vmodem_oc\0vdram1_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vcore_preoc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_oc\0vcn28_oc\0vcn18_oc\0vm18_oc\0vmddr_oc\0vsram_core_oc\0va12_oc\0vaux18_oc\0vaud28_oc\0vio28_oc\0vio18_oc\0vsram_proc11_oc\0vsram_proc12_oc\0vsram_others_oc\0vsram_gpu_oc\0vdram2_oc\0vmc_oc\0vmch_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vibr_oc\0vusb_oc\0vbif28_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet\0chrdet_edge\0vcdt_hv_det\0rtc\0fg_bat0_h\0fg_bat0_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_bat1_h\0fg_bat1_l\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_time_h\0fg_discharge\0fg_charge\0baton_lv\0baton_ht\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0xa9>;

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xaa>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				pmic,init_gpio = <0x35 0xc8 0x00>;
				phandle = <0xab>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6358-auxadc";
				#io-channel-cells = <0x01>;
				cali-efuse-offset = <0x01>;
				phandle = <0xac>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				vcdt {
					channel = <0x02>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x02 0x01>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x02 0x01>;
				};
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x03 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1a 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x24 0x04 0x25 0x04 0x26 0x04 0x27 0x04 0x28 0x04 0x29 0x04 0x2a 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04 0x2e 0x04>;
				interrupt-names = "VPROC11\0VPROC12\0VCORE\0VGPU\0VMODEM\0VDRAM1\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_BT\0VCN28\0VCN18\0VM18\0VMDDR\0VSRAM_CORE\0VA12\0VAUX18\0VAUD28\0VIO28\0VIO18\0VSRAM_PROC11\0VSRAM_PROC12\0VSRAM_OTHERS\0VSRAM_GPU\0VDRAM2\0VMC\0VMCH\0VEMC\0VSIM1\0VSIM2\0VIBR\0VUSB\0VBIF28";
				phandle = <0xad>;

				buck_vdram1 {
					regulator-name = "vdram1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xae>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x7a>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0xfa>;
					phandle = <0xaf>;
				};

				buck_vproc11 {
					regulator-name = "vproc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x45>;
				};

				buck_vproc12 {
					regulator-name = "vproc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x46>;
				};

				buck_vgpu {
					regulator-name = "vgpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x74>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xb0>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0x384>;
					phandle = <0xb1>;
				};

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xb2>;
				};

				ldo_vdram2 {
					regulator-name = "vdram2";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xce4>;
					phandle = <0xb3>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					phandle = <0xb4>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0xb5>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xb6>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-always-on;
					phandle = <0xb7>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xb8>;
				};

				ldo_vcn18 {
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xb9>;
				};

				ldo_vfe28 {
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xba>;
				};

				ldo_vsram_proc11 {
					regulator-name = "vsram_proc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x47>;
				};

				ldo_vcn28 {
					regulator-name = "vcn28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xbb>;
				};

				ldo_vsram_core {
					regulator-name = "vsram_core";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xbc>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xbd>;
				};

				ldo_vsram_gpu {
					regulator-name = "vsram_gpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x75>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xbe>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xbf>;
				};

				ldo_vaux18 {
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xc0>;
				};

				ldo_vmch {
					regulator-name = "vmch";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6d>;
				};

				ldo_vbif28 {
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xc1>;
				};

				ldo_vsram_proc12 {
					regulator-name = "vsram_proc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x48>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6a>;
				};

				ldo_vio28 {
					compatible = "regulator-fixed";
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-boot-on;
					regulater-always-on;
					phandle = <0xc2>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xc3>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xc4>;
				};

				ldo_vcn33_bt {
					regulator-name = "vcn33_bt";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xc5>;
				};

				ldo_vcn33_wifi {
					regulator-name = "vcn33_wifi";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xc6>;
				};

				ldo_vmc {
					regulator-name = "vmc";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6e>;
				};

				ldo_vaud28 {
					regulator-name = "vaud28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xc7>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					phandle = <0xc8>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-boot-on;
					phandle = <0xc9>;
				};
			};

			mt6358_rtc {
				compatible = "mediatek,mt6358-rtc";
				bootmode = <0x40>;
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0xca>;
			};

			mt6358_misc {
				compatible = "mediatek,mt6358-misc";
				base = <0x580>;
				dcxo-switch;
				phandle = <0xcb>;
			};
		};
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x41>;
		phandle = <0xcc>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x49 0x01>;
		clocks = <0x22>;
		clock-names = "kpd";
		phandle = <0x1e>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x58 0x01 0x00 0x59 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x155 0x01>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0x122 0x04>;
		phandle = <0xcd>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x00>;
		phandle = <0xce>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x10014400 0x00 0x1000 0x00 0x1021d000 0x00 0x1000 0x00 0x1021d100 0x00 0x1000 0x00 0x1021d400 0x00 0x1000 0x00 0x1021c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x04>;
		mediatek,dpmaif_capability = <0x06>;
		clocks = <0x26 0x73>;
		clock-names = "infra-dpmaif-clk";
		phandle = <0xcf>;
	};

	ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		mediatek,sram_size = <0x200>;
		interrupts = <0x00 0xa4 0x04 0x00 0xa5 0x04>;
		clocks = <0x26 0x2e 0x26 0x31 0x26 0x26 0x26 0x27 0x26 0x5d 0x26 0x5e 0x26 0x67>;
		clock-names = "infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md\0infra-ccif5-md";
		phandle = <0xd0>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,ap_plat_info = <0x1a7d>;
		mediatek,md_generation = <0x1897>;
		mediatek,cldma_capability = <0x06>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x4b 0x01 0x00 0xa4 0x04 0x00 0xa5 0x04>;
		clocks = <0x25 0x01>;
		clock-names = "scp-sys-md1-main";
		ccci-infracfg = <0x26>;
		phandle = <0x1f>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xd1>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer\0mediatek,mt6765-timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xcf 0x04>;
		clocks = <0x42>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		clock-frequency = <0xc65d40>;
		phandle = <0xd2>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0xc0000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		interrupts = <0x00 0xcd 0x04>;
		core_1 = "enable";
		scp_sramSize = <0xc0000>;
		scp_mpuRegionId = <0x07>;
		scp_feature_tbl = <0x00 0x05 0x01 0x164 0x02 0x3e 0x03 0x2f 0x04 0x1a 0x05 0x00 0x06 0xc8 0x07 0x00 0x08 0x78 0x09 0x0a 0x0a 0x2b 0x0b 0x2b 0x0c 0x16 0x0d 0xc8>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x00 0x49200 0x01 0x100000 0x03 0x1000 0x04 0x180000 0x05 0x19000 0x08 0x4600 0x0a 0x19000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	dramc@10220000 {
		compatible = "mediatek,dramc";
		reg = <0x00 0x10220000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x10224000 0x00 0x1000 0x00 0x10234000 0x00 0x1000 0x00 0x10228000 0x00 0x2000 0x00 0x10238000 0x00 0x2000 0x00 0x10226000 0x00 0x1000 0x00 0x10236000 0x00 0x1000>;
	};

	ddrphy@1001e000 {
		compatible = "mediatek,ddrphy";
		reg = <0x00 0x1001e000 0x00 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x00 0x10002000 0x00 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x00 0x10002200 0x00 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x00 0x10002400 0x00 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x00 0x10002600 0x00 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x00 0x10002800 0x00 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x00 0x10002a00 0x00 0x200>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6781-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x11a000 0x00 0x1000>;
		interrupts = <0x00 0x9f 0x04>;
		clocks = <0x26 0x2d>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xd3>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0x9e 0x04>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0x86 0x04 0x00 0x87 0x04 0x00 0x88 0x04 0x00 0x180 0x04>;
		nr_channel = <0x04>;
		clocks = <0x26 0x4e>;
		clock-names = "cqdma";
		dma-channel-mask = <0x3f>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	mipi_tx0@10215000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emichn@10225000 {
		compatible = "mediatek,mt6781-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10225000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		phandle = <0x43>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6781-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x43>;
		phandle = <0x44>;
	};

	emiisu {
		compatible = "mediatek,mt6781-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	emimpu@1021b000 {
		compatible = "mediatek,mt6781-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x1021b000 0x00 0x1000>;
		mediatek,emi-reg = <0x44>;
		interrupts = <0x00 0xa1 0x04>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xee 0x04>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6781-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x55 0x01 0x01 0x78d 0x51 0x01 0x01 0x74a 0x4d 0x01 0x01 0x708 0x48 0x01 0x01 0x6c5 0x44 0x01 0x01 0x682 0x40 0x02 0x01 0x652 0x3c 0x02 0x01 0x5dc 0x39 0x02 0x01 0x55f 0x34 0x02 0x01 0x4fb 0x30 0x02 0x01 0x497 0x2c 0x02 0x01 0x433 0x28 0x02 0x01 0x3cf 0x24 0x02 0x01 0x36b 0x20 0x02 0x01 0x306 0x1c 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		B-table = <0x802 0x63 0x01 0x01 0x7c2 0x5f 0x01 0x01 0x783 0x5a 0x01 0x01 0x744 0x56 0x01 0x01 0x704 0x52 0x01 0x01 0x6c5 0x4d 0x01 0x01 0x686 0x49 0x01 0x01 0x5fa 0x42 0x02 0x01 0x58b 0x3c 0x02 0x01 0x51c 0x37 0x02 0x01 0x491 0x30 0x02 0x01 0x43d 0x2c 0x02 0x01 0x3ea 0x27 0x02 0x01 0x397 0x23 0x02 0x01 0x343 0x1f 0x02 0x01 0x306 0x1c 0x04 0x01>;
		CCI-table = <0x578 0x55 0x02 0x01 0x532 0x4f 0x02 0x01 0x4ec 0x48 0x02 0x01 0x4a6 0x41 0x02 0x01 0x483 0x3e 0x02 0x01 0x460 0x3a 0x02 0x01 0x41a 0x37 0x02 0x01 0x3d4 0x33 0x02 0x01 0x39f 0x30 0x02 0x01 0x36b 0x2d 0x02 0x01 0x336 0x2b 0x02 0x01 0x2f0 0x27 0x02 0x01 0x2aa 0x23 0x04 0x01 0x264 0x1f 0x04 0x01 0x230 0x1c 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		phandle = <0xd4>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x45>;
		proc2-supply = <0x46>;
		sram_proc1-supply = <0x47>;
		sram_proc2-supply = <0x48>;
		phandle = <0xd5>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x21>;
	};

	gce_mbox@1022c000 {
		compatible = "mediatek,mt6781-gce";
		reg = <0x00 0x1022c000 0x00 0x4000>;
		interrupts = <0x00 0xaa 0x04 0x00 0xab 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x26 0x09 0x26 0x19>;
		clock-names = "gce\0gce-timer";
		phandle = <0x49>;
	};

	gce_mbox_sec@1022c000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x1022c000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x49 0x0f 0xffffffff 0x01>;
		clocks = <0x26 0x09>;
		clock-names = "gce";
		phandle = <0x4a>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x49>;
		mmsys_config = <0x2f>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x49 0x15 0x00 0x01 0x49 0x16 0xffffffff 0x01 0x4a 0x0b 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xd6>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		mediatek,accdet-pmic = <0x66>;
		phandle = <0xd7>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x01>;
		pwm_data_invert = <0x00>;
		phandle = <0xd8>;
	};

	mt6358_gauge {
		compatible = "mediatek,mt6358_gauge";
		bootmode = <0x40>;
		gauge_name = "gauge";
		alias_name = "MT6358";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		SHUTDOWN_1_TIME = <0x1e>;
		KEEP_100_PERCENT = <0x01>;
		R_FG_VALUE = <0x05>;
		EMBEDDED_SEL = <0x01>;
		VIR_OLDOCV_DIFF_EMB = <0x1770>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		enable_tmp_intr_suspend = <0x00>;
		ACTIVE_TABLE = <0x05>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		g_PMIC_MIN_VOL = <0x8660 0x82dc 0x88b8 0x82dc 0x8660 0x82dc 0x88b8 0x80e8 0x8598 0x8340 0x8660 0x82dc 0x7ef4 0x8534 0x7ef4 0x7dc8 0x7c9c 0x7c9c 0x7c9c 0x7c9c 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		SHUTDOWN_GAUGE1_VBAT_EN = <0x01>;
		UI_LOW_LIMIT_SOC0 = <0xc8>;
		UI_LOW_LIMIT_VTH0 = <0x87f0>;
		UI_LOW_LIMIT_SOC1 = <0xc8>;
		UI_LOW_LIMIT_VTH1 = <0x87f0>;
		UI_LOW_LIMIT_SOC2 = <0xc8>;
		UI_LOW_LIMIT_VTH2 = <0x87f0>;
		UI_LOW_LIMIT_SOC3 = <0xc8>;
		UI_LOW_LIMIT_VTH3 = <0x87f0>;
		UI_LOW_LIMIT_SOC4 = <0xc8>;
		UI_LOW_LIMIT_VTH4 = <0x87f0>;
		io-channels = <0x4b 0x03>;
		io-channel-names = "batteryID-channel";
		tran_Q_diff = <0x1388 0x1388 0x1388 0x1388>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t0_col = <0x03>;
		battery0_profile_t0 = <0x00 0xad61 0x3d1 0x206 0xace3 0x3d1 0x40d 0xac7a 0x3d7 0x613 0xac1c 0x3d9 0x819 0xabc0 0x3d8 0xa20 0xab60 0x3d5 0xc26 0xaafb 0x3d1 0xe2d 0xaa94 0x3d2 0x1033 0xaa28 0x3d2 0x1239 0xa9bc 0x3d1 0x1440 0xa94b 0x3d2 0x1646 0xa8d8 0x3d3 0x184c 0xa862 0x3d4 0x1a53 0xa7e9 0x3d4 0x1c59 0xa76d 0x3d5 0x1e60 0xa6f1 0x3db 0x2066 0xa672 0x3d9 0x226c 0xa5f2 0x3db 0x2473 0xa572 0x3dd 0x2679 0xa4f2 0x3df 0x287f 0xa472 0x3e2 0x2a86 0xa3f4 0x3e8 0x2c8c 0xa376 0x3e8 0x2e93 0xa2f9 0x3ec 0x3099 0xa27c 0x3ef 0x329f 0xa201 0x3f2 0x34a6 0xa187 0x3f6 0x36ac 0xa10f 0x3f8 0x38b2 0xa098 0x3fc 0x3ab9 0xa022 0x3ff 0x3cbf 0x9fb0 0x403 0x3ec6 0x9f3e 0x40b 0x40cc 0x9ecf 0x40f 0x42d2 0x9e61 0x415 0x44d9 0x9df6 0x41d 0x46df 0x9d8b 0x426 0x48e5 0x9d24 0x431 0x4aec 0x9cbc 0x435 0x4cf2 0x9c55 0x43f 0x4ef9 0x9bef 0x448 0x50ff 0x9b85 0x452 0x5305 0x9b11 0x453 0x550c 0x9a8e 0x43f 0x5712 0x99fd 0x416 0x5918 0x9973 0x3ea 0x5b1f 0x9905 0x3da 0x5d25 0x98a7 0x3d0 0x5f2c 0x9853 0x3cc 0x6132 0x9806 0x3ca 0x6338 0x97bd 0x3c8 0x653f 0x9777 0x3ca 0x6745 0x9736 0x3ca 0x694b 0x96f8 0x3cc 0x6b52 0x96bc 0x3d0 0x6d58 0x9682 0x3d1 0x6f5f 0x964a 0x3d3 0x7165 0x9614 0x3d5 0x736b 0x95e0 0x3d7 0x7572 0x95ae 0x3d9 0x7778 0x957e 0x3dd 0x797e 0x9551 0x3e4 0x7b85 0x9525 0x3e9 0x7d8b 0x94fb 0x3ec 0x7f92 0x94d2 0x3f0 0x8198 0x94ac 0x3f9 0x839e 0x9484 0x3ff 0x85a5 0x945e 0x408 0x87ab 0x9436 0x408 0x89b1 0x9409 0x405 0x8bb8 0x93d3 0x3fc 0x8dbe 0x9392 0x3ea 0x8fc5 0x934a 0x3d8 0x91cb 0x9309 0x3d5 0x93d1 0x92d7 0x3d9 0x95d8 0x92a6 0x3dd 0x97de 0x9273 0x3d9 0x99e4 0x9241 0x3d6 0x9beb 0x9211 0x3d7 0x9df1 0x91e5 0x3d9 0x9ff8 0x91ba 0x3df 0xa1fe 0x918c 0x3e5 0xa404 0x9150 0x3e3 0xa60b 0x910d 0x3df 0xa811 0x90cc 0x3e2 0xaa17 0x9088 0x3e7 0xac1e 0x903f 0x3dc 0xae24 0x8ffd 0x3c4 0xb02b 0x8fe2 0x3cd 0xb231 0x8fd6 0x3e3 0xb437 0x8fc8 0x3fe 0xb63e 0x8fb4 0x42a 0xb844 0x8f91 0x457 0xba4a 0x8f38 0x45f 0xbc51 0x8e5e 0x436 0xbe57 0x8ca7 0x40d 0xc05e 0x8a58 0x41e 0xc264 0x870b 0x439 0xc46a 0x8193 0x4a1 0xc671 0x7400 0x158d 0xc877 0x72b4 0x12a0>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t1_col = <0x03>;
		battery0_profile_t1 = <0x00 0xadbb 0x4db 0x206 0xad2d 0x4db 0x40d 0xacc1 0x4e4 0x613 0xac63 0x4ea 0x819 0xac07 0x4ea 0xa20 0xabac 0x4e8 0xc26 0xab4e 0x4e9 0xe2d 0xaaee 0x4e9 0x1033 0xaa8a 0x4e7 0x1239 0xaa23 0x4e9 0x1440 0xa9b8 0x4e8 0x1646 0xa94a 0x4e7 0x184c 0xa8d9 0x4e7 0x1a53 0xa863 0x4e6 0x1c59 0xa7e9 0x4e2 0x1e60 0xa76e 0x4e7 0x2066 0xa6f1 0x4e5 0x226c 0xa673 0x4e0 0x2473 0xa5f5 0x4e1 0x2679 0xa577 0x4e7 0x287f 0xa4f9 0x4ed 0x2a86 0xa479 0x4ee 0x2c8c 0xa3fb 0x4e7 0x2e93 0xa37e 0x4ef 0x3099 0xa302 0x4f5 0x329f 0xa287 0x4fa 0x34a6 0xa20d 0x500 0x36ac 0xa193 0x505 0x38b2 0xa119 0x50e 0x3ab9 0xa0a2 0x517 0x3cbf 0xa02c 0x51d 0x3ec6 0x9fb9 0x524 0x40cc 0x9f49 0x52f 0x42d2 0x9eda 0x540 0x44d9 0x9e6b 0x551 0x46df 0x9df7 0x559 0x48e5 0x9d81 0x562 0x4aec 0x9d0b 0x56b 0x4cf2 0x9c93 0x566 0x4ef9 0x9c19 0x567 0x50ff 0x9b9b 0x557 0x5305 0x9b19 0x533 0x550c 0x9a97 0x507 0x5712 0x9a1b 0x4e1 0x5918 0x99a9 0x4c1 0x5b1f 0x9941 0x4a7 0x5d25 0x98e5 0x497 0x5f2c 0x988f 0x48e 0x6132 0x983e 0x48c 0x6338 0x97f3 0x48c 0x653f 0x97ab 0x48b 0x6745 0x9768 0x492 0x694b 0x9727 0x489 0x6b52 0x96e9 0x48c 0x6d58 0x96ad 0x491 0x6f5f 0x9673 0x494 0x7165 0x963a 0x495 0x736b 0x9605 0x498 0x7572 0x95d1 0x49c 0x7778 0x959f 0x4a5 0x797e 0x9570 0x4aa 0x7b85 0x9542 0x4ae 0x7d8b 0x9516 0x4b2 0x7f92 0x94ea 0x4b6 0x8198 0x94c0 0x4b7 0x839e 0x9497 0x4b8 0x85a5 0x946f 0x4ba 0x87ab 0x9449 0x4bc 0x89b1 0x9423 0x4bb 0x8bb8 0x93fd 0x4ba 0x8dbe 0x93d8 0x4b9 0x8fc5 0x93b2 0x4b7 0x91cb 0x938c 0x4b4 0x93d1 0x9366 0x4ab 0x95d8 0x933e 0x4a7 0x97de 0x9314 0x4a1 0x99e4 0x92e7 0x499 0x9beb 0x92ba 0x496 0x9df1 0x9290 0x498 0x9ff8 0x9267 0x49e 0xa1fe 0x923e 0x4ae 0xa404 0x9208 0x4b4 0xa60b 0x91c9 0x4b5 0xa811 0x9187 0x4bb 0xaa17 0x9147 0x4c7 0xac1e 0x9101 0x4d2 0xae24 0x90b0 0x4d5 0xb02b 0x9062 0x4d1 0xb231 0x9042 0x4dc 0xb437 0x902f 0x4f4 0xb63e 0x901e 0x514 0xb844 0x9006 0x539 0xba4a 0x8fdf 0x564 0xbc51 0x8f91 0x594 0xbe57 0x8ee5 0x5ba 0xc05e 0x8d4d 0x5a6 0xc264 0x8af8 0x5e7 0xc46a 0x87b7 0x653 0xc671 0x824a 0x765 0xc877 0x756c 0x1914>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t2_col = <0x03>;
		battery0_profile_t2 = <0x00 0xadab 0x8d7 0x206 0xace2 0x8d7 0x40d 0xac4b 0x8cd 0x613 0xabce 0x8c0 0x819 0xab5e 0x8ae 0xa20 0xaaf5 0x89c 0xc26 0xaa91 0x88a 0xe2d 0xaa2e 0x879 0x1033 0xa9ca 0x868 0x1239 0xa965 0x859 0x1440 0xa8fe 0x84b 0x1646 0xa894 0x83b 0x184c 0xa828 0x82b 0x1a53 0xa7ba 0x822 0x1c59 0xa74a 0x815 0x1e60 0xa6d8 0x806 0x2066 0xa664 0x7fe 0x226c 0xa5ee 0x7f6 0x2473 0xa578 0x7ef 0x2679 0xa4ff 0x7e7 0x287f 0xa486 0x7de 0x2a86 0xa40d 0x7dc 0x2c8c 0xa394 0x7d8 0x2e93 0xa31d 0x7d5 0x3099 0xa2a5 0x7d5 0x329f 0xa22d 0x7d6 0x34a6 0xa1b4 0x7d6 0x36ac 0xa13c 0x7d6 0x38b2 0xa0c5 0x7db 0x3ab9 0xa04e 0x7df 0x3cbf 0x9fd9 0x7dd 0x3ec6 0x9f67 0x7e2 0x40cc 0x9ef2 0x7e9 0x42d2 0x9e7b 0x7f0 0x44d9 0x9e01 0x7f1 0x46df 0x9d83 0x7e7 0x48e5 0x9d04 0x7db 0x4aec 0x9c84 0x7c6 0x4cf2 0x9c04 0x7a8 0x4ef9 0x9b86 0x785 0x50ff 0x9b0c 0x762 0x5305 0x9a95 0x73e 0x550c 0x9a22 0x719 0x5712 0x99b7 0x6fc 0x5918 0x9955 0x6eb 0x5b1f 0x98f6 0x6de 0x5d25 0x989d 0x6d6 0x5f2c 0x9848 0x6ce 0x6132 0x97f7 0x6c6 0x6338 0x97a9 0x6c1 0x653f 0x9760 0x6c0 0x6745 0x971a 0x6c2 0x694b 0x96d7 0x6c0 0x6b52 0x9695 0x6c0 0x6d58 0x9658 0x6c4 0x6f5f 0x961d 0x6c9 0x7165 0x95e3 0x6cf 0x736b 0x95ac 0x6d7 0x7572 0x9576 0x6de 0x7778 0x9544 0x6e2 0x797e 0x9512 0x6e8 0x7b85 0x94e3 0x6ef 0x7d8b 0x94b7 0x6f5 0x7f92 0x948b 0x6fb 0x8198 0x9462 0x700 0x839e 0x943a 0x708 0x85a5 0x9416 0x70a 0x87ab 0x93f6 0x710 0x89b1 0x93da 0x71d 0x8bb8 0x93c0 0x72b 0x8dbe 0x93a7 0x73b 0x8fc5 0x938d 0x74e 0x91cb 0x9374 0x764 0x93d1 0x9359 0x786 0x95d8 0x933b 0x7a4 0x97de 0x9319 0x7c6 0x99e4 0x92f6 0x7ef 0x9beb 0x92d0 0x81d 0x9df1 0x92a6 0x84b 0x9ff8 0x9279 0x87f 0xa1fe 0x9249 0x8bb 0xa404 0x9213 0x8fc 0xa60b 0x91d9 0x949 0xa811 0x9198 0x99d 0xaa17 0x9153 0x9fa 0xac1e 0x910a 0xa62 0xae24 0x90bf 0xad5 0xb02b 0x9074 0xb5e 0xb231 0x9028 0xbfd 0xb437 0x8fe4 0xcbd 0xb63e 0x8fa8 0xdba 0xb844 0x8f6d 0xef8 0xba4a 0x8f2b 0x1087 0xbc51 0x8ed8 0x127f 0xbe57 0x8e65 0x1504 0xc05e 0x8dac 0x18bf 0xc264 0x8c5d 0x1f88 0xc46a 0x8a61 0x2cfe 0xc671 0x852d 0x3eab 0xc877 0x844d 0x3e47>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t3_col = <0x03>;
		battery0_profile_t3 = <0x00 0xadad 0xc60 0x206 0xace4 0xc60 0x40d 0xac4c 0xc69 0x613 0xabc8 0xc5a 0x819 0xab52 0xc3c 0xa20 0xaae6 0xc19 0xc26 0xaa7b 0xbfc 0xe2d 0xaa10 0xbfe 0x1033 0xa9aa 0xbca 0x1239 0xa944 0xbaa 0x1440 0xa8d8 0xb85 0x1646 0xa868 0xb51 0x184c 0xa7f7 0xb2c 0x1a53 0xa785 0xb2c 0x1c59 0xa712 0xb29 0x1e60 0xa6a0 0xb06 0x2066 0xa62a 0xaec 0x226c 0xa5b0 0xad4 0x2473 0xa538 0xabb 0x2679 0xa4c1 0xab2 0x287f 0xa44a 0xabb 0x2a86 0xa3d1 0xab4 0x2c8c 0xa356 0xa92 0x2e93 0xa2de 0xa99 0x3099 0xa265 0xa99 0x329f 0xa1f0 0xa91 0x34a6 0xa17a 0xa7b 0x36ac 0xa102 0xa65 0x38b2 0xa08c 0xa6a 0x3ab9 0xa01a 0xa7a 0x3cbf 0x9fa5 0xa74 0x3ec6 0x9f32 0xa98 0x40cc 0x9eba 0xa91 0x42d2 0x9e43 0xa89 0x44d9 0x9dcb 0xa8f 0x46df 0x9d50 0xa83 0x48e5 0x9cd0 0xa50 0x4aec 0x9c53 0xa27 0x4cf2 0x9bd4 0x9f6 0x4ef9 0x9b56 0x9b5 0x50ff 0x9add 0x97f 0x5305 0x9a64 0x94e 0x550c 0x99ea 0x913 0x5712 0x997b 0x8e2 0x5918 0x991b 0x8dc 0x5b1f 0x98b8 0x8c5 0x5d25 0x985b 0x8a8 0x5f2c 0x980a 0x8a4 0x6132 0x97ba 0x89b 0x6338 0x976b 0x894 0x653f 0x972b 0x8b8 0x6745 0x96de 0x8a5 0x694b 0x9699 0x896 0x6b52 0x965c 0x897 0x6d58 0x9624 0x899 0x6f5f 0x95ef 0x89f 0x7165 0x95b8 0x89a 0x736b 0x957d 0x887 0x7572 0x954d 0x8a1 0x7778 0x951c 0x86f 0x797e 0x94f0 0x88c 0x7b85 0x94c5 0x876 0x7d8b 0x949c 0x850 0x7f92 0x9476 0x84f 0x8198 0x9452 0x87c 0x839e 0x9428 0x8ad 0x85a5 0x9406 0x8b5 0x87ab 0x93ed 0x8be 0x89b1 0x93d7 0x8a6 0x8bb8 0x93c0 0x868 0x8dbe 0x93a9 0x863 0x8fc5 0x9393 0x8c7 0x91cb 0x937a 0x941 0x93d1 0x9361 0x9ba 0x95d8 0x9342 0xa2c 0x97de 0x931a 0xa7e 0x99e4 0x92f2 0xad9 0x9beb 0x92c6 0xb46 0x9df1 0x9296 0xbbf 0x9ff8 0x9264 0xc44 0xa1fe 0x922c 0xcce 0xa404 0x91f3 0xd60 0xa60b 0x91b1 0xdee 0xa811 0x916a 0xe94 0xaa17 0x9121 0xf48 0xac1e 0x90d7 0x1024 0xae24 0x908b 0x113c 0xb02b 0x9048 0x123b 0xb231 0x9009 0x137f 0xb437 0x8fcd 0x1555 0xb63e 0x8f97 0x174e 0xb844 0x8f5a 0x1a53 0xba4a 0x8f08 0x1e89 0xbc51 0x8e90 0x241d 0xbe57 0x8dd2 0x2c42 0xc05e 0x8cad 0x36c7 0xc264 0x8af2 0x4b3f 0xc46a 0x8821 0x4815 0xc671 0x8821 0x4815 0xc877 0x8821 0x4815>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t4_col = <0x03>;
		battery0_profile_t4 = <0x00 0xada1 0x1d38 0x206 0xac75 0x1d38 0x40d 0xab74 0x1ce3 0x613 0xaa8a 0x1c59 0x819 0xa9b0 0x1bbd 0xa20 0xa8e5 0x1b26 0xc26 0xa827 0x1a9b 0xe2d 0xa774 0x1a24 0x1033 0xa6ca 0x19a7 0x1239 0xa627 0x1941 0x1440 0xa58b 0x18ea 0x1646 0xa4f5 0x189c 0x184c 0xa463 0x1854 0x1a53 0xa3d6 0x1815 0x1c59 0xa34c 0x17e1 0x1e60 0xa2c5 0x17ab 0x2066 0xa240 0x1775 0x226c 0xa1bc 0x1741 0x2473 0xa13c 0x1710 0x2679 0xa0c3 0x16f6 0x287f 0xa04d 0x16f0 0x2a86 0x9fd6 0x16da 0x2c8c 0x9f5a 0x16b3 0x2e93 0x9eda 0x168e 0x3099 0x9e58 0x1658 0x329f 0x9dd7 0x161d 0x34a6 0x9d57 0x15dd 0x36ac 0x9cdb 0x15a1 0x38b2 0x9c64 0x1572 0x3ab9 0x9bf1 0x1544 0x3cbf 0x9b85 0x1520 0x3ec6 0x9b1b 0x14fd 0x40cc 0x9ab4 0x14df 0x42d2 0x9a51 0x14ca 0x44d9 0x99f1 0x14bd 0x46df 0x9993 0x14b3 0x48e5 0x9936 0x14a2 0x4aec 0x98da 0x14a2 0x4cf2 0x9880 0x1499 0x4ef9 0x982a 0x14a1 0x50ff 0x97d7 0x14aa 0x5305 0x9787 0x14b4 0x550c 0x9739 0x14c6 0x5712 0x96ef 0x14db 0x5918 0x96a8 0x14fd 0x5b1f 0x9665 0x1517 0x5d25 0x9625 0x1544 0x5f2c 0x95e7 0x1571 0x6132 0x95ad 0x15a0 0x6338 0x9576 0x15d0 0x653f 0x9545 0x1602 0x6745 0x9519 0x1643 0x694b 0x94f3 0x168e 0x6b52 0x94d4 0x16e8 0x6d58 0x94b8 0x1759 0x6f5f 0x949e 0x17d8 0x7165 0x9485 0x1869 0x736b 0x946c 0x1916 0x7572 0x9453 0x19cc 0x7778 0x943a 0x1aa8 0x797e 0x9422 0x1b91 0x7b85 0x9408 0x1c95 0x7d8b 0x93ee 0x1da2 0x7f92 0x93d4 0x1ebc 0x8198 0x93ba 0x1fe9 0x839e 0x93a0 0x211f 0x85a5 0x9383 0x225e 0x87ab 0x9368 0x2397 0x89b1 0x934c 0x24c9 0x8bb8 0x932f 0x2603 0x8dbe 0x9310 0x273a 0x8fc5 0x92f1 0x2866 0x91cb 0x92d1 0x2995 0x93d1 0x92b0 0x2ac3 0x95d8 0x928e 0x2bdd 0x97de 0x9269 0x2ce9 0x99e4 0x9243 0x2de7 0x9beb 0x921b 0x2ed9 0x9df1 0x91f1 0x2fbe 0x9ff8 0x91c5 0x3096 0xa1fe 0x9197 0x3172 0xa404 0x9166 0x322b 0xa60b 0x9132 0x32e5 0xa811 0x90fd 0x339d 0xaa17 0x90c6 0x345e 0xac1e 0x908c 0x352a 0xae24 0x9051 0x3600 0xb02b 0x9015 0x36f4 0xb231 0x8fdc 0x380c 0xb437 0x8fa6 0x397a 0xb63e 0x8f71 0x3b5a 0xb844 0x8f38 0x3e16 0xba4a 0x8ef5 0x4298 0xbc51 0x8e9b 0x4b2c 0xbe57 0x8e22 0x56d2 0xc05e 0x84de 0x3fc8 0xc264 0x84d0 0x3fa5 0xc46a 0x84d0 0x3fa5 0xc671 0x84d0 0x3fa5 0xc877 0x84d0 0x3fa5>;
		battery3_profile_t0_num = <0x64>;
		battery3_profile_t0_col = <0x03>;
		battery3_profile_t0 = <0x00 0xacb0 0x3e0 0x201 0xac46 0x3e0 0x401 0xabdf 0x3e1 0x602 0xab7a 0x3e7 0x802 0xab13 0x3e2 0xa03 0xaaad 0x3e8 0xc03 0xaa43 0x3ea 0xe04 0xa9d9 0x3ea 0x1004 0xa968 0x3e2 0x1205 0xa8f9 0x3e7 0x1405 0xa886 0x3ea 0x1606 0xa811 0x3ec 0x1806 0xa799 0x3ec 0x1a07 0xa71f 0x3f0 0x1c07 0xa6a3 0x3eb 0x1e08 0xa626 0x3f2 0x2008 0xa5a7 0x3f2 0x2209 0xa52c 0x3f5 0x2409 0xa4b0 0x3f7 0x260a 0xa437 0x406 0x280a 0xa3ba 0x402 0x2a0b 0xa33e 0x3ff 0x2c0b 0xa2c6 0x406 0x2e0c 0xa252 0x410 0x300c 0xa1d7 0x409 0x320d 0xa162 0x415 0x340d 0xa0eb 0x417 0x360e 0xa079 0x425 0x380e 0xa005 0x41f 0x3a0f 0x9f96 0x429 0x3c0f 0x9f2a 0x430 0x3e10 0x9ebd 0x438 0x4010 0x9e52 0x440 0x4211 0x9dea 0x44b 0x4412 0x9d84 0x454 0x4612 0x9d1f 0x461 0x4813 0x9cb9 0x46d 0x4a13 0x9c53 0x47b 0x4c14 0x9bea 0x481 0x4e14 0x9b7b 0x47d 0x5015 0x9b05 0x47c 0x5215 0x9a81 0x45c 0x5416 0x99f9 0x434 0x5616 0x997c 0x40b 0x5817 0x9910 0x3f1 0x5a17 0x98b4 0x3e8 0x5c18 0x9860 0x3e0 0x5e18 0x9816 0x3e1 0x6019 0x97cf 0x3e7 0x6219 0x9789 0x3e2 0x641a 0x974b 0x3e8 0x661a 0x970b 0x3e6 0x681b 0x96ce 0x3e1 0x6a1b 0x9695 0x3e5 0x6c1c 0x965c 0x3ec 0x6e1c 0x9625 0x3e7 0x701d 0x95f3 0x3eb 0x721d 0x95c2 0x3f3 0x741e 0x9591 0x3f7 0x761e 0x9563 0x3fb 0x781f 0x9538 0x405 0x7a1f 0x950f 0x411 0x7c20 0x94e4 0x410 0x7e20 0x94bc 0x415 0x8021 0x9495 0x41e 0x8221 0x946e 0x41d 0x8422 0x944a 0x42a 0x8623 0x9420 0x427 0x8823 0x93f4 0x41f 0x8a24 0x93b9 0x410 0x8c24 0x9372 0x3ff 0x8e25 0x9326 0x3e9 0x9025 0x92f1 0x3f3 0x9226 0x92bf 0x3f5 0x9426 0x928c 0x3f1 0x9627 0x925b 0x3f5 0x9827 0x9229 0x3f2 0x9a28 0x91fb 0x3f0 0x9c28 0x91d0 0x3ea 0x9e29 0x91a8 0x3f3 0xa029 0x917b 0x3ff 0xa22a 0x9142 0x3fe 0xa42a 0x90ff 0x3f3 0xa62b 0x90c4 0x3fb 0xa82b 0x9087 0x401 0xaa2c 0x903a 0x3f4 0xac2c 0x8ff3 0x3de 0xae2d 0x8fd2 0x3dd 0xb02d 0x8fc6 0x3ed 0xb22e 0x8fba 0x40d 0xb42e 0x8fad 0x433 0xb62f 0x8f93 0x453 0xb82f 0x8f63 0x488 0xba30 0x8eb1 0x440 0xbc30 0x8d21 0x410 0xbe31 0x8b11 0x429 0xc031 0x884e 0x44d 0xc232 0x8428 0x499 0xc432 0x7ff4 0x51e 0xc633 0x7ff4 0x51e>;
		battery3_profile_t1_num = <0x64>;
		battery3_profile_t1_col = <0x03>;
		battery3_profile_t1 = <0x00 0xacee 0x53c 0x201 0xac6e 0x53c 0x401 0xac03 0x543 0x602 0xab9c 0x53f 0x802 0xab38 0x53f 0xa03 0xaad4 0x53c 0xc03 0xaa6d 0x533 0xe04 0xaa03 0x52f 0x1004 0xa99a 0x533 0x1205 0xa92b 0x52f 0x1405 0xa8b9 0x531 0x1606 0xa845 0x532 0x1806 0xa7cd 0x52d 0x1a07 0xa755 0x531 0x1c07 0xa6dc 0x531 0x1e08 0xa65f 0x52e 0x2008 0xa5e3 0x52d 0x2209 0xa568 0x533 0x2409 0xa4ed 0x535 0x260a 0xa46f 0x52e 0x280a 0xa3f4 0x536 0x2a0b 0xa37f 0x543 0x2c0b 0xa304 0x543 0x2e0c 0xa28c 0x53c 0x300c 0xa218 0x54e 0x320d 0xa1a3 0x553 0x340d 0xa12f 0x555 0x360e 0xa0bb 0x558 0x380e 0xa049 0x566 0x3a0f 0x9fd6 0x56e 0x3c0f 0x9f69 0x579 0x3e10 0x9efd 0x582 0x4010 0x9e90 0x585 0x4211 0x9e26 0x594 0x4412 0x9dbb 0x5a5 0x4612 0x9d4f 0x5aa 0x4813 0x9ce7 0x5b7 0x4a13 0x9c7f 0x5c1 0x4c14 0x9c14 0x5c1 0x4e14 0x9ba7 0x5b9 0x5015 0x9b36 0x5b3 0x5215 0x9abd 0x58a 0x5416 0x9a41 0x568 0x5616 0x99ca 0x53b 0x5817 0x9957 0x511 0x5a17 0x98f2 0x500 0x5c18 0x9895 0x4df 0x5e18 0x9841 0x4d7 0x6019 0x97f4 0x4cf 0x6219 0x97ac 0x4c6 0x641a 0x9764 0x4be 0x661a 0x9723 0x4c6 0x681b 0x96e0 0x4c0 0x6a1b 0x96a6 0x4c4 0x6c1c 0x966d 0x4c9 0x6e1c 0x9635 0x4cb 0x701d 0x9603 0x4cf 0x721d 0x95d1 0x4d5 0x741e 0x95a1 0x4dc 0x761e 0x9574 0x4e1 0x781f 0x9549 0x4e5 0x7a1f 0x951c 0x4ec 0x7c20 0x94f2 0x4eb 0x7e20 0x94cc 0x4ed 0x8021 0x94a6 0x4f5 0x8221 0x947d 0x4f6 0x8422 0x9459 0x4f8 0x8623 0x9435 0x4f9 0x8823 0x9412 0x500 0x8a24 0x93ea 0x4f6 0x8c24 0x93c6 0x4ee 0x8e25 0x93a0 0x4e6 0x9025 0x937c 0x4de 0x9226 0x9353 0x4da 0x9426 0x932a 0x4dd 0x9627 0x92fd 0x4ce 0x9827 0x92d1 0x4c9 0x9a28 0x92a2 0x4c3 0x9c28 0x9279 0x4bd 0x9e29 0x9254 0x4be 0xa029 0x922e 0x4ca 0xa22a 0x9203 0x4d8 0xa42a 0x91cd 0x4d8 0xa62b 0x918b 0x4c9 0xa82b 0x914c 0x4cc 0xaa2c 0x9117 0x4de 0xac2c 0x90d2 0x4e6 0xae2d 0x907d 0x4da 0xb02d 0x9041 0x4d8 0xb22e 0x9029 0x4e6 0xb42e 0x9019 0x4f8 0xb62f 0x900c 0x515 0xb82f 0x8ff5 0x53b 0xba30 0x8fcd 0x576 0xbc30 0x8f68 0x592 0xbe31 0x8e63 0x593 0xc031 0x8c89 0x58d 0xc232 0x8a0f 0x5d6 0xc432 0x8684 0x642 0xc633 0x838a 0x6b1>;
		battery3_profile_t2_num = <0x64>;
		battery3_profile_t2_col = <0x03>;
		battery3_profile_t2 = <0x00 0xad29 0x855 0x201 0xac83 0x856 0x401 0xac06 0x874 0x602 0xab95 0x885 0x802 0xab2b 0x889 0xa03 0xaac3 0x88b 0xc03 0xaa58 0x890 0xe04 0xa9ed 0x887 0x1004 0xa981 0x87f 0x1205 0xa912 0x87d 0x1405 0xa89f 0x87e 0x1606 0xa82a 0x87a 0x1806 0xa7b3 0x87a 0x1a07 0xa739 0x870 0x1c07 0xa6bf 0x86f 0x1e08 0xa645 0x873 0x2008 0xa5ca 0x86d 0x2209 0xa54d 0x871 0x2409 0xa4d1 0x86b 0x260a 0xa453 0x862 0x280a 0xa3db 0x84f 0x2a0b 0xa360 0x83d 0x2c0b 0xa2e5 0x83b 0x2e0c 0xa26d 0x83c 0x300c 0xa1f3 0x845 0x320d 0xa178 0x835 0x340d 0xa103 0x842 0x360e 0xa089 0x83f 0x380e 0xa018 0x84b 0x3a0f 0x9fa2 0x844 0x3c0f 0x9f2d 0x847 0x3e10 0x9eba 0x84a 0x4010 0x9e45 0x852 0x4211 0x9dcf 0x854 0x4412 0x9d56 0x847 0x4612 0x9cdd 0x83b 0x4813 0x9c62 0x827 0x4a13 0x9be5 0x80b 0x4c14 0x9b68 0x7e0 0x4e14 0x9aec 0x7b9 0x5015 0x9a76 0x7a0 0x5215 0x9a06 0x782 0x5416 0x999b 0x760 0x5616 0x9936 0x747 0x5817 0x98d7 0x736 0x5a17 0x987f 0x72e 0x5c18 0x982c 0x726 0x5e18 0x97db 0x71c 0x6019 0x9791 0x718 0x6219 0x974a 0x71e 0x641a 0x9707 0x71f 0x661a 0x96c9 0x72e 0x681b 0x9689 0x72b 0x6a1b 0x964c 0x726 0x6c1c 0x9612 0x72c 0x6e1c 0x95dc 0x731 0x701d 0x95a5 0x72c 0x721d 0x9572 0x735 0x741e 0x9541 0x738 0x761e 0x9512 0x73e 0x781f 0x94e3 0x73f 0x7a1f 0x94b4 0x73d 0x7c20 0x948b 0x74d 0x7e20 0x9460 0x748 0x8021 0x9438 0x738 0x8221 0x9414 0x744 0x8422 0x93ed 0x737 0x8623 0x93c9 0x735 0x8823 0x93a6 0x726 0x8a24 0x938b 0x72b 0x8c24 0x936e 0x732 0x8e25 0x934e 0x72e 0x9025 0x9331 0x747 0x9226 0x9311 0x74b 0x9426 0x92ef 0x760 0x9627 0x92c9 0x771 0x9827 0x92a1 0x78d 0x9a28 0x927a 0x7ad 0x9c28 0x924c 0x7d1 0x9e29 0x921b 0x801 0xa029 0x91e4 0x82f 0xa22a 0x91a5 0x858 0xa42a 0x9164 0x88d 0xa62b 0x9121 0x8d0 0xa82b 0x90d6 0x912 0xaa2c 0x9086 0x960 0xac2c 0x903a 0x9aa 0xae2d 0x8fff 0xa07 0xb02d 0x8fd5 0xa97 0xb22e 0x8faf 0xb4d 0xb42e 0x8f85 0xc3e 0xb62f 0x8f4a 0xd89 0xb82f 0x8eda 0xf18 0xba30 0x8e0b 0x10d5 0xbc30 0x8cb0 0x12f6 0xbe31 0x8ab0 0x15f2 0xc031 0x87d7 0x1af0 0xc232 0x83b0 0x2470 0xc432 0x7ff1 0x2ee5 0xc633 0x7ff1 0x2ee5>;
		battery3_profile_t3_num = <0x64>;
		battery3_profile_t3_col = <0x03>;
		battery3_profile_t3 = <0x00 0xad26 0x104a 0x201 0xac09 0x104e 0x401 0xab37 0x10a7 0x602 0xaa86 0x1090 0x802 0xa9e6 0x105f 0xa03 0xa95f 0x1051 0xc03 0xa8d7 0x102b 0xe04 0xa854 0x1007 0x1004 0xa7d8 0xfe6 0x1205 0xa75b 0xfca 0x1405 0xa6dd 0xfa6 0x1606 0xa660 0xf7e 0x1806 0xa5e7 0xf60 0x1a07 0xa56c 0xf48 0x1c07 0xa4f1 0xf31 0x1e08 0xa475 0xf12 0x2008 0xa3fb 0xef9 0x2209 0xa383 0xee3 0x2409 0xa30c 0xed1 0x260a 0xa292 0xebb 0x280a 0xa219 0xea8 0x2a0b 0xa1a5 0xea1 0x2c0b 0xa12d 0xe89 0x2e0c 0xa0b2 0xe79 0x300c 0xa03a 0xe5f 0x320d 0x9fc6 0xe52 0x340d 0x9f52 0xe41 0x360e 0x9edd 0xe38 0x380e 0x9e69 0xe2c 0x3a0f 0x9df3 0xe27 0x3c0f 0x9d7b 0xe10 0x3e10 0x9d00 0xdea 0x4010 0x9c89 0xdd0 0x4211 0x9c16 0xdb2 0x4412 0x9ba1 0xd84 0x4612 0x9b30 0xd64 0x4813 0x9ac4 0xd48 0x4a13 0x9a5b 0xd2c 0x4c14 0x99f3 0xd14 0x4e14 0x9992 0xd07 0x5015 0x9930 0xcf9 0x5215 0x98d3 0xcee 0x5416 0x9879 0xce7 0x5616 0x981e 0xcd3 0x5817 0x97c9 0xcc7 0x5a17 0x9775 0xcc1 0x5c18 0x9727 0xcbe 0x5e18 0x96da 0xcb8 0x6019 0x9693 0xcc7 0x6219 0x964b 0xcc1 0x641a 0x9608 0xcce 0x661a 0x95c7 0xccc 0x681b 0x9585 0xccc 0x6a1b 0x954b 0xce0 0x6c1c 0x9511 0xce9 0x6e1c 0x94d8 0xcf1 0x701d 0x94a1 0xcf6 0x721d 0x946f 0xd01 0x741e 0x9440 0xd10 0x761e 0x9413 0xd1c 0x781f 0x93e9 0xd2e 0x7a1f 0x93c3 0xd39 0x7c20 0x93a4 0xd51 0x7e20 0x9389 0xd7e 0x8021 0x936f 0xdb3 0x8221 0x9355 0xdf3 0x8422 0x933c 0xe51 0x8623 0x9324 0xece 0x8823 0x9308 0xf50 0x8a24 0x92ea 0xfe8 0x8c24 0x92cd 0x109a 0x8e25 0x92aa 0x1141 0x9025 0x9289 0x1210 0x9226 0x9266 0x12d6 0x9426 0x9244 0x13a8 0x9627 0x921d 0x147f 0x9827 0x91f6 0x1564 0x9a28 0x91ce 0x164a 0x9c28 0x91a2 0x1735 0x9e29 0x9171 0x1833 0xa029 0x9141 0x1942 0xa22a 0x910b 0x1a56 0xa42a 0x90d3 0x1b84 0xa62b 0x9097 0x1cdf 0xa82b 0x9058 0x1e51 0xaa2c 0x9019 0x1ff7 0xac2c 0x8fd9 0x21ba 0xae2d 0x8f9e 0x23d0 0xb02d 0x8f61 0x260c 0xb22e 0x8f21 0x289a 0xb42e 0x8eda 0x2b3d 0xb62f 0x8e8d 0x2dde 0xb82f 0x8e35 0x3039 0xba30 0x8dc2 0x3234 0xbc30 0x8d31 0x33f1 0xbe31 0x8c74 0x35ca 0xc031 0x8b70 0x3849 0xc232 0x89f7 0x3ce9 0xc432 0x87b6 0x492c 0xc633 0x8456 0x56c5>;
		battery3_profile_t4_num = <0x64>;
		battery3_profile_t4_col = <0x03>;
		battery3_profile_t4 = <0x00 0xad9c 0x1912 0x201 0xac4c 0x194f 0x401 0xab0b 0x1e3a 0x602 0xa9f1 0x1d98 0x802 0xa8f2 0x1cf6 0xa03 0xa80b 0x1c52 0xc03 0xa732 0x1bb1 0xe04 0xa66a 0x1b21 0x1004 0xa5b9 0x1acc 0x1205 0xa516 0x1a71 0x1405 0xa475 0x19fe 0x1606 0xa3d8 0x19ac 0x1806 0xa343 0x194a 0x1a07 0xa2af 0x1900 0x1c07 0xa228 0x18cb 0x1e08 0xa19e 0x188a 0x2008 0xa118 0x1849 0x2209 0xa08d 0x17f0 0x2409 0xa01d 0x17f6 0x260a 0x9fa0 0x17e0 0x280a 0x9f1e 0x17c0 0x2a0b 0x9e9c 0x1764 0x2c0b 0x9e27 0x175e 0x2e0c 0x9da6 0x171c 0x300c 0x9d32 0x16e1 0x320d 0x9cc7 0x16d4 0x340d 0x9c4a 0x1679 0x360e 0x9be5 0x1648 0x380e 0x9b83 0x1647 0x3a0f 0x9b17 0x163f 0x3c0f 0x9ab3 0x162a 0x3e10 0x9a43 0x161c 0x4010 0x99e1 0x160b 0x4211 0x9986 0x15fa 0x4412 0x992c 0x15eb 0x4612 0x98d1 0x15ed 0x4813 0x987e 0x15eb 0x4a13 0x9828 0x15c0 0x4c14 0x97d6 0x15ae 0x4e14 0x9792 0x15c6 0x5015 0x9751 0x15cc 0x5215 0x9710 0x15cc 0x5416 0x96c4 0x15cc 0x5616 0x9682 0x15cc 0x5817 0x9642 0x160b 0x5a17 0x9601 0x160b 0x5c18 0x95c1 0x160e 0x5e18 0x958b 0x1629 0x6019 0x954f 0x162f 0x6219 0x9525 0x1651 0x641a 0x94f5 0x167a 0x661a 0x94ce 0x16b0 0x681b 0x94ac 0x16e8 0x6a1b 0x9492 0x1748 0x6c1c 0x9478 0x17c8 0x6e1c 0x945f 0x185c 0x701d 0x9445 0x18ee 0x721d 0x942b 0x198f 0x741e 0x9410 0x1a6f 0x761e 0x93f7 0x1b5e 0x781f 0x93d3 0x1c28 0x7a1f 0x93b7 0x1d37 0x7c20 0x9392 0x1e0a 0x7e20 0x9377 0x1f22 0x8021 0x935c 0x2029 0x8221 0x9342 0x212c 0x8422 0x931c 0x222f 0x8623 0x9302 0x2334 0x8823 0x92e8 0x2459 0x8a24 0x92cc 0x256b 0x8c24 0x92a8 0x264a 0x8e25 0x9287 0x276e 0x9025 0x925b 0x2845 0x9226 0x923d 0x2948 0x9426 0x9216 0x2a4a 0x9627 0x91ee 0x2b4c 0x9827 0x91ce 0x2c5f 0x9a28 0x91ad 0x2d73 0x9c28 0x917f 0x2e54 0x9e29 0x914c 0x2f16 0xa029 0x9117 0x2fec 0xa22a 0x90ec 0x30cf 0xa42a 0x90bc 0x31cb 0xa62b 0x9088 0x32b4 0xa82b 0x905f 0x33e7 0xaa2c 0x902d 0x3510 0xac2c 0x8fed 0x35f7 0xae2d 0x8fb9 0x371b 0xb02d 0x8f84 0x3839 0xb22e 0x8f45 0x390b 0xb42e 0x8f0d 0x3a91 0xb62f 0x8ebd 0x3c27 0xb82f 0x8e5f 0x3e2a 0xba30 0x8dee 0x40ce 0xbc30 0x8d48 0x447c 0xbe31 0x8c54 0x4a54 0xc031 0x8aff 0x56e5 0xc232 0x893b 0x62f0 0xc432 0x862b 0x5b48 0xc633 0x8488 0x5730>;
		phandle = <0xd9>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	ap_ccif4@10211000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	md_ccif4@10213000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0xd7 0x04 0x00 0xda 0x04 0x00 0xdb 0x04 0x00 0xdc 0x04 0x00 0xdd 0x04 0x00 0xde 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	adsp_common@10600000 {
		compatible = "mediatek,adsp_common";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
		clocks = <0x26 0x6c 0x26 0x6d 0x26 0x68 0x24 0x30 0x22 0x24 0x75>;
		clock-names = "clk_adsp_infra_26m\0clk_adsp_infra_32k\0clk_adsp_infra\0clk_top_adsp_sel\0clk_adsp_clk26m\0clk_top_adsppll_ck";
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-audio = <0x5c0000>;
		phandle = <0xda>;
	};

	adsp_core0@10610000 {
		compatible = "mediatek,adsp_core_0";
		reg = <0x00 0x10600000 0x00 0x10000 0x00 0x10630000 0x00 0x9000 0x00 0x10610000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0x700000>;
		interrupts = <0x00 0xf0 0x04 0x00 0xef 0x04>;
		phandle = <0xdb>;
	};

	imp_iic_wrap@11017000 {
		compatible = "mediatek,imp_iic_wrap\0mediatek,mt6781-imp_iic_wrap\0syscon";
		reg = <0x00 0x11017000 0x00 0x1000>;
		pwr-regmap = <0x24>;
		#clock-cells = <0x01>;
		phandle = <0x33>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x42 0x02>;
		clocks = <0x26 0x24>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		nvmem = <0x4c>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <0x01>;
		phandle = <0x4b>;
	};

	dma-controller@10200d80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x10200d80 0x00 0x80 0x00 0x10200e00 0x00 0x80 0x00 0x10200e80 0x00 0x80 0x00 0x10200f00 0x00 0x80>;
		interrupts = <0x00 0x178 0x04 0x00 0x179 0x04 0x00 0x17a 0x04 0x00 0x17b 0x04>;
		clocks = <0x26 0x2b>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		dma-requests = <0x04>;
		phandle = <0x4d>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x70 0x04>;
		clocks = <0x22 0x26 0x15>;
		clock-names = "baud\0bus";
		dmas = <0x4d 0x00 0x4d 0x01>;
		dma-names = "tx\0rx";
		phandle = <0xdc>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x71 0x04>;
		clocks = <0x22 0x26 0x16>;
		clock-names = "baud\0bus";
		dmas = <0x4d 0x02 0x4d 0x03>;
		dma-names = "tx\0rx";
		phandle = <0xdd>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		phandle = <0xde>;
	};

	i2c0@11007000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x10200100 0x00 0x100>;
		interrupts = <0x00 0x69 0x04>;
		clocks = <0x33 0x00 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x90>;
		sda-gpio-id = <0x91>;
		gpio_start = <0x10002200>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x40>;
		rsel_cfg = <0x60>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xdf>;
	};

	i2c1@11008000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x10200200 0x00 0x100>;
		interrupts = <0x00 0x6a 0x04>;
		clocks = <0x33 0x01 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x92>;
		sda-gpio-id = <0x93>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0xe0>;
	};

	i2c2@11009000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x10200300 0x00 0x180>;
		interrupts = <0x00 0x6b 0x04>;
		clocks = <0x33 0x02 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x94>;
		sda-gpio-id = <0x95>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xe1>;
	};

	i2c3@1100f000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x10200480 0x00 0x100>;
		interrupts = <0x00 0x6c 0x04>;
		clocks = <0x33 0x03 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x96>;
		sda-gpio-id = <0x97>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
		phandle = <0xe2>;
	};

	i2c4@11011000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x10200580 0x00 0x180>;
		interrupts = <0x00 0x6d 0x04>;
		clocks = <0x33 0x04 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x98>;
		sda-gpio-id = <0x99>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xe3>;
	};

	i2c5@11016000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x10200700 0x00 0x100>;
		interrupts = <0x00 0x162 0x04>;
		clocks = <0x33 0x05 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x9a>;
		sda-gpio-id = <0x9b>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
		phandle = <0xe4>;

		rt5133@18 {
			status = "ok";
			compatible = "richtek,rt5133";
			reg = <0x18>;
			wakeup-source;
			interrupts-extended = <0x35 0x0b 0x00>;
			enable-gpio = <0x35 0x19 0x00>;
			gpio-supply = <0x4e>;
			gpio-controller;
			#gpio-cells = <0x02>;
			regulator_nb = "rt5133-ldo1\0rt5133-ldo2\0rt5133-ldo3\0rt5133-ldo4\0rt5133-ldo5\0rt5133-ldo6\0rt5133-ldo7\0rt5133-ldo8";
			phandle = <0x94>;

			regulators {

				BASE {
					regulator-name = "rt5133,base";
					oc_shutdown_all = <0x00>;
					pgb_shutdown_all = <0x00>;
				};

				LDO1 {
					regulator-name = "rt5133-ldo1";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x4e>;
				};

				LDO2 {
					regulator-name = "rt5133-ldo2";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x30d400>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xe5>;
				};

				LDO3 {
					regulator-name = "rt5133-ldo3";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xe6>;
				};

				LDO4 {
					regulator-name = "rt5133-ldo4";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xe7>;
				};

				LDO5 {
					regulator-name = "rt5133-ldo5";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xe8>;
				};

				LDO6 {
					regulator-name = "rt5133-ldo6";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xe9>;
				};

				LDO7 {
					regulator-name = "rt5133-ldo7";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xea>;
				};

				LDO8 {
					regulator-name = "rt5133-ldo8";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0xeb>;
				};
			};
		};
	};

	i2c6@1100d000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x1100d000 0x00 0x1000 0x00 0x10200800 0x00 0x100>;
		interrupts = <0x00 0x163 0x04>;
		clocks = <0x33 0x06 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x9c>;
		sda-gpio-id = <0x9d>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
		phandle = <0xec>;

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x34>;
			status = "okay";
			phandle = <0x67>;
		};
	};

	i2c7@11004000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11004000 0x00 0x1000 0x00 0x10200900 0x00 0x180>;
		interrupts = <0x00 0x6e 0x04>;
		clocks = <0x33 0x07 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x9e>;
		sda-gpio-id = <0x9f>;
		gpio_start = <0x10002200>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x40>;
		rsel_cfg = <0x60>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xed>;
	};

	i2c8@11005000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x10200a80 0x00 0x180>;
		interrupts = <0x00 0x6f 0x04>;
		clocks = <0x33 0x08 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xa0>;
		sda-gpio-id = <0xa1>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xee>;
	};

	i2c9@11019000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11019000 0x00 0x1000 0x00 0x10200c00 0x00 0x180>;
		interrupts = <0x00 0x164 0x04>;
		clocks = <0x33 0x09 0x26 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xa2>;
		sda-gpio-id = <0xa3>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		apdma_size = <0xff>;
		phandle = <0xef>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0x62 0x04>;
		clocks = <0x26 0x10 0x26 0x11 0x26 0x12 0x26 0x0f 0x26 0x14>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM-HCLK-main\0PWM-main";
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x1000>;
		interrupts = <0x00 0x8a 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x1c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xf0>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x11d 0x04>;
		memory-region = <0x4f>;
		phandle = <0xf1>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04>;
		clocks = <0x26 0x0a>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x4b 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0xf2>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x4b 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0xf3>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x00>;
		phandle = <0xf4>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x8e 0x04>;
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		phandle = <0xf5>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		pm_qos_support = <0x01>;
		phandle = <0xf6>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x10201080 0x00 0x80 0x00 0x10201100 0x00 0x80>;
		interrupts = <0x00 0x85 0x04 0x00 0x17e 0x04 0x00 0x17f 0x04>;
		clocks = <0x26 0x1b 0x26 0x2b>;
		clock-names = "btifc\0apdmac";
		phandle = <0x20>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x1000>;
		interrupts = <0x00 0x8b 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x39>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xf7>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x1000>;
		interrupts = <0x00 0x91 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x3c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xf8>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x1000>;
		interrupts = <0x00 0x92 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x3d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xf9>;
	};

	spi4@11014000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11014000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x4c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xfa>;
	};

	spi5@11015000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x01>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x75 0x04>;
		clocks = <0x24 0x37 0x24 0x0c 0x26 0x4d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xfb>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	ap_uart2@11018000 {
		compatible = "mediatek,ap_uart2";
		reg = <0x00 0x11018000 0x00 0x1000>;
	};

	usb1p@11200000 {
		compatible = "mediatek,usb1p";
		reg = <0x00 0x11200000 0x00 0x10000>;
	};

	audio@11210000 {
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11210000 0x00 0x2000>;
		#clock-cells = <0x01>;
		phandle = <0x28>;
	};

	mt6781-afe-pcm@11210000 {
		compatible = "mediatek,mt6781-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xa9 0x04>;
		topckgen = <0x24>;
		apmixed = <0x23>;
		infracfg_ao = <0x26>;
		clocks = <0x28 0x01 0x28 0x08 0x28 0x09 0x28 0x07 0x28 0x15 0x28 0x02 0x28 0x03 0x28 0x05 0x28 0x04 0x28 0x06 0x28 0x0a 0x28 0x0b 0x28 0x14 0x28 0x16 0x28 0x17 0x28 0x18 0x28 0x19 0x28 0x1a 0x28 0x1b 0x28 0x1c 0x26 0x30 0x26 0x38 0x24 0x10 0x24 0x11 0x24 0x3a 0x24 0x12 0x24 0x52 0x24 0x13 0x24 0x56 0x24 0x14 0x24 0x55 0x24 0x15 0x24 0x59 0x24 0x76 0x24 0x77 0x24 0x78 0x24 0x79 0x24 0x7a 0x24 0x7b 0x24 0x7c 0x24 0x7d 0x24 0x7e 0x24 0x7f 0x24 0x80 0x24 0x81 0x24 0x82 0x24 0x2d 0x22>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0aud_infra_clk\0mtkaif_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d2_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_mux_aud_eng2\0top_apll2_d8\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso0_off\0aud_dat_miso0_on\0aud_dat_miso1_off\0aud_dat_miso1_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on";
		pinctrl-0 = <0x50>;
		pinctrl-1 = <0x51>;
		pinctrl-2 = <0x52>;
		pinctrl-3 = <0x53>;
		pinctrl-4 = <0x54>;
		pinctrl-5 = <0x55>;
		pinctrl-6 = <0x56>;
		pinctrl-7 = <0x57>;
		pinctrl-8 = <0x58>;
		pinctrl-9 = <0x59>;
		pinctrl-10 = <0x5a>;
		pinctrl-11 = <0x5b>;
		pinctrl-12 = <0x5c>;
		pinctrl-13 = <0x5d>;
		pinctrl-14 = <0x5e>;
		pinctrl-15 = <0x5f>;
		pinctrl-16 = <0x60>;
		pinctrl-17 = <0x61>;
		pinctrl-18 = <0x62>;
		pinctrl-19 = <0x63>;
		phandle = <0x65>;
	};

	mt6366_snd {
		compatible = "mediatek,mt6366-sound";
		mediatek,pwrap-regmap = <0x41>;
		phandle = <0x64>;
	};

	sound {
		compatible = "mediatek,mt6781-mt6366-sound";
		mediatek,audio-codec = <0x64>;
		mediatek,platform = <0x65>;
		mediatek,snd_audio_dsp = <0x66>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0xfc>;

		mediatek,speaker-codec {
			sound-dai = <0x67>;
		};
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0e>;
		phandle = <0xfd>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0xd000>;
		prefer_mode = <0x00>;
		mode_size = <0x9c00 0xd000>;
		block_size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		interrupts = <0x00 0x11b 0x04>;
		mediatek,infracfg = <0x26>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x01>;
		phandle = <0xfe>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x00 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x13 0x30000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x00 0xffffffff 0x0c 0x12 0x20000>;
		mtk_dsp_a2dp = <0x00 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x05 0x04 0x0f 0x13 0x18000>;
		mtk_dsp_fast = <0x05 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x11 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x00 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x01 0xffffffff 0x0f 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x01>;
		swdsp_smartpa_process_enable = <0x05>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0x66>;
	};

	mmc@11230000 {
		compatible = "mediatek,mt6781-mmc";
		reg = <0x00 0x11230000 0x00 0x10000 0x00 0x11cd0000 0x00 0x10000>;
		interrupts = <0x00 0x64 0x04>;
		clocks = <0x24 0x0d 0x26 0x1d 0x26 0x20 0x26 0x70>;
		clock-names = "source\0hclk\0source_cg\0crypto_clk";
		status = "okay";
		host-index = <0x00>;
		host-function = <0x00>;
		pinctrl-names = "default\0state_uhs";
		pinctrl-0 = <0x68>;
		pinctrl-1 = <0x69>;
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		hs400-ds-delay = <0x12814>;
		mediatek,cqhci;
		vmmc-supply = <0x6a>;
		phandle = <0xff>;
	};

	mmc@11240000 {
		compatible = "mediatek,mt6781-mmc";
		reg = <0x00 0x11240000 0x00 0x10000 0x00 0x11c90000 0x00 0x10000>;
		interrupts = <0x00 0x65 0x04>;
		clocks = <0x24 0x0f 0x26 0x1e 0x26 0x29>;
		clock-names = "source\0hclk\0source_cg";
		status = "okay";
		host-index = <0x01>;
		host-function = <0x01>;
		pinctrl-names = "default\0state_uhs";
		pinctrl-0 = <0x6b>;
		pinctrl-1 = <0x6c>;
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		cd-debounce-delay-ms = <0x7d0>;
		cd-gpios = <0x35 0x09 0x00>;
		vmmc-supply = <0x6d>;
		vqmmc-supply = <0x6e>;
		no-mmc;
		no-sdio;
		phandle = <0x100>;
	};

	ufshci@11270000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x121 0x04>;
		phys = <0x6f>;
		clocks = <0x26 0x4f 0x26 0x3e 0x26 0x40 0x26 0x75>;
		clock-names = "ufs0-clock\0ufs0-unipro-clk\0ufs0-mp-clk\0ufs0-aes-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x6a>;
		resets = <0x70 0x00 0x70 0x01 0x70 0x02>;
		reset-names = "hci_rst\0unipro_rst\0crypto_rst";
		mediatek,refclk_ctrl = <0x01>;
		phandle = <0x101>;
	};

	mipi_rx_ana_csi0@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0x00 0x11c10000 0x00 0x10000>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x00 0x11c80000 0x00 0x10000>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c90000 0x00 0x10000>;
	};

	usb_phy@11ca0000 {
		compatible = "mediatek,usb_phy";
		reg = <0x00 0x11ca0000 0x00 0x10000>;
	};

	efuse@11cb0000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11cb0000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x4c>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0x102>;
		};
	};

	phy@11cc0000 {
		compatible = "mediatek,mt8183-ufsphy";
		reg = <0x00 0x11cc0000 0x00 0xc000>;
		#phy-cells = <0x00>;
		phandle = <0x6f>;
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11cd0000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x00 0xd040000 0x00 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6781-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11ca0000 0x00 0x10000>;
		interrupts = <0x00 0x61 0x04>;
		clocks = <0x26 0x08 0x24 0x19 0x24 0x4f>;
		clock-names = "usb0\0usb0_clk_top_sel\0usb0_clk_univpll5_d2";
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		pericfg = <0x71>;
		interrupt-names = "mc";
		phys = <0x72 0x03>;
		dr_mode = "otg";
		usb-role-switch;
		phandle = <0x97>;
	};

	usb-phy@11210000 {
		compatible = "mediatek,generic-tphy-v1";
		reg = <0x00 0x11ca0000 0x00 0x300>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		status = "okay";
		phandle = <0x103>;

		usb-phy@11210000 {
			reg = <0x00 0x11ca0300 0x00 0x100>;
			clocks = <0x22>;
			clock-names = "ref";
			#phy-cells = <0x01>;
			status = "okay";
			phandle = <0x72>;
		};
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x00 0xe000000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x00 0xe100000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x00 0xe200000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x00 0xe300000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x00 0xe400000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x00 0xe500000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x00 0xe600000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x00 0xe700000 0x00 0x100000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x112 0x04 0x00 0x113 0x04 0x00 0x114 0x04 0x00 0x115 0x04 0x00 0x116 0x04>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		ged-supply = <0x73>;
		phandle = <0x104>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x24 0x03 0x24 0x88 0x24 0x37 0x27 0x01 0x25 0x07 0x25 0x04 0x25 0x0a 0x25 0x09>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_mfg_cg\0mtcmos_mfg_async\0mtcmos_mfg\0mtcmos_mfg_core0\0mtcmos_mfg_core1";
		_vgpu-supply = <0x74>;
		_vsram_gpu-supply = <0x75>;
		phandle = <0x76>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x76>;
		phandle = <0x73>;
	};

	dfd {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xa7f8>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <0x01>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_latch_offset = <0x48>;
		phandle = <0x105>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x106>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x00 0x13fbc000 0x00 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench\0syscon";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
	};

	mfgcfg@13fbf000 {
		compatible = "mediatek,mfgcfg\0mediatek,mt6781-mfgsys\0syscon\0mediatek,g3d_config";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		pwr-regmap = <0x34>;
		#clock-cells = <0x01>;
		phandle = <0x27>;
	};

	syson@14000000 {
		compatible = "mediatek,mmsys_config\0mediatek,mt6781-mmsys_config\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		pwr-regmap = <0x34>;
		#clock-cells = <0x01>;
		phandle = <0x2f>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6781-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0x8f 0x04>;
		#pwm-cells = <0x02>;
		pwm_src_base = <0x34>;
		pwm_src_addr = <0x420>;
		clocks = <0x26 0x36 0x24 0x16 0x24 0x62>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x7c>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x107>;
	};

	dispsys_config@14000000 {
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6781-mmsys";
		reg = <0x00 0x14000000 0x00 0x1000>;
		iommus = <0x77 0x21>;
		mediatek,larb = <0x78>;
		fake-engine = <0x79 0x03 0x78 0x24>;
		clocks = <0x25 0x03 0x2f 0x19 0x2f 0x01 0x2f 0x00>;
		clock-num = <0x04>;
		mediatek,mailbox-gce = <0x49>;
		mboxes = <0x49 0x00 0x00 0x04 0x49 0x05 0x00 0x04 0x49 0x02 0x00 0x04 0x49 0x03 0xffffffff 0x02 0x49 0x01 0xffffffff 0x06 0x49 0x04 0x00 0x04 0x49 0x06 0x00 0x03 0x4a 0x08 0x00 0x03 0x4a 0x09 0x00 0x03 0x4a 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SODI_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		gce-subsys = <0x49 0x14000000 0x01 0x49 0x14010000 0x02 0x49 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_token_stream_dirty0\0disp_token_sodi0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0";
		gce-events = <0x49 0x1b2 0x49 0x280 0x49 0x29f 0x49 0x1c2 0x49 0x281 0x49 0x19a 0x49 0x282 0x49 0x19e 0x49 0x19b 0x49 0x283 0x49 0x284 0x49 0x19b 0x49 0x18e>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_LFR\0MTK_DRM_OPT_DYN_MIPI_CHANGE\0MTK_DRM_OPT_SF_PF";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01>;
		phandle = <0x108>;
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6781-disp-mutex";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0x127 0x04>;
		clocks = <0x2f 0x00>;
		phandle = <0x109>;
	};

	smi_common@14002000 {
		compatible = "mediatek,disp_smi_common\0mediatek,smi_common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		clocks = <0x25 0x03 0x2f 0x11 0x2f 0x16 0x2f 0x0b 0x2f 0x17>;
		clock-names = "scp-dis\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x1d>;
		mmsys_config = <0x2f>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x00>;
		phandle = <0x79>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14004000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x01>;
		phandle = <0x78>;
	};

	smi_larb2@1b002000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1b002000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		clocks = <0x25 0x03 0x30 0x06>;
		clock-names = "scp-dis\0mdp-smi";
		mediatek,smi-id = <0x02>;
		phandle = <0x7d>;
	};

	smi_larb3@1f00f000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1f00f000 0x00 0x1000>;
		mediatek,larb-id = <0x03>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x03>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		clocks = <0x25 0x0c 0x31 0x01>;
		clock-names = "scp-vdec\0vdec-larb";
		mediatek,smi-id = <0x04>;
		phandle = <0x7e>;
	};

	smi_larb5@16030000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x16030000 0x00 0x1000>;
		mediatek,larb-id = <0x05>;
		clocks = <0x25 0x0c>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x05>;
	};

	smi_larb6@16031000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x16031000 0x00 0x1000>;
		mediatek,larb-id = <0x06>;
		clocks = <0x25 0x0c>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x06>;
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		clocks = <0x25 0x08 0x29 0x00>;
		clock-names = "scp-cam\0cam-larb13";
		mediatek,smi-id = <0x0d>;
		phandle = <0x82>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		clocks = <0x25 0x08 0x29 0x01>;
		clock-names = "scp-cam\0cam-larb14";
		mediatek,smi-id = <0x0e>;
		phandle = <0x83>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		mediatek,larb-id = <0x0f>;
		clocks = <0x25 0x08>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x0f>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		clocks = <0x25 0x0e 0x2a 0x00>;
		clock-names = "scp-cam-rawa\0cam-rawa-larbx";
		mediatek,smi-id = <0x10>;
		power-reset = <0x1a04f00c 0x00>;
		common-reset = <0x1a00c000 0x02>;
		phandle = <0x84>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		clocks = <0x25 0x0f 0x2b 0x00>;
		clock-names = "scp-cam-rawb\0cam-rawb-larbx";
		mediatek,smi-id = <0x11>;
		power-reset = <0x1a06f00c 0x00>;
		common-reset = <0x1a00d000 0x03>;
		phandle = <0x85>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		reg = <0x00 0x1a011000 0x00 0x1000>;
		mediatek,larb-id = <0x12>;
		clocks = <0x25 0x0f>;
		clock-names = "scp-cam-rawb";
		mediatek,smi-id = <0x12>;
		phandle = <0x86>;
	};

	smi_larb19@1c10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		reg = <0x00 0x1c10f000 0x00 0x1000>;
		mediatek,larb-id = <0x13>;
		clocks = <0x25 0x0d 0x2e 0x00>;
		clock-names = "scp-ipe\0ipe-larb19";
		mediatek,smi-id = <0x13>;
		phandle = <0x87>;
	};

	smi_larb20@1c00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		reg = <0x00 0x1c00f000 0x00 0x1000>;
		mediatek,larb-id = <0x14>;
		clocks = <0x25 0x0d 0x2e 0x01>;
		clock-names = "scp-ipe\0ipe-larb20";
		mediatek,smi-id = <0x14>;
		phandle = <0x88>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs";
		disp_step0 = <0x230 0x01 0x00 0x07>;
		disp_step0_ext = <0x230 0x02 0x09 0x1589d8>;
		disp_step1 = <0x1c2 0x01 0x00 0x07>;
		disp_step1_ext = <0x1c2 0x02 0x09 0x114ec4>;
		disp_step2 = <0x138 0x01 0x00 0x0a>;
		cam_step0 = <0x222 0x01 0x01 0x08>;
		cam_step1 = <0x1a0 0x01 0x01 0x09>;
		cam_step2 = <0x138 0x01 0x01 0x0a>;
		img_step0 = <0x222 0x01 0x02 0x08>;
		img_step1 = <0x16c 0x01 0x02 0x0b>;
		img_step2 = <0x138 0x01 0x02 0x0a>;
		ipe_step0 = <0x222 0x01 0x03 0x08>;
		ipe_step1 = <0x16c 0x01 0x03 0x0b>;
		ipe_step2 = <0x138 0x01 0x03 0x0a>;
		venc_step0 = <0x230 0x01 0x04 0x07>;
		venc_step1 = <0x1c2 0x01 0x04 0x07>;
		venc_step2 = <0x16c 0x01 0x04 0x0b>;
		vdec_step0 = <0x222 0x01 0x05 0x08>;
		vdec_step1 = <0x1a0 0x01 0x05 0x09>;
		vdec_step2 = <0x138 0x01 0x05 0x0a>;
		mdp_step0 = <0x230 0x01 0x06 0x07>;
		mdp_step1 = <0x1c2 0x01 0x06 0x07>;
		mdp_step2 = <0x138 0x01 0x06 0x0a>;
		vcore-supply = <0x7a>;
		vopp_steps = <0x00 0x01 0x02>;
		disp_freq = "disp_step0\0disp_step1\0disp_step2";
		cam_freq = "cam_step0\0cam_step1\0cam_step2";
		img_freq = "img_step0\0img_step1\0img_step2";
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2";
		venc_freq = "venc_step0\0venc_step1\0venc_step2";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2";
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2";
		clocks = <0x24 0x2b 0x24 0x26 0x24 0x27 0x24 0x28 0x24 0x25 0x24 0x2a 0x24 0x2c 0x24 0x6c 0x24 0x35 0x24 0x46 0x24 0x49 0x24 0x36>;
		clock-names = "TOP_MUX_DISP\0TOP_MUX_CAM\0TOP_MUX_IMG1\0TOP_MUX_IPE\0TOP_MUX_VENC\0TOP_MUX_VDEC\0TOP_MUX_MDP\0TOP_MMPLL_CK\0TOP_MAINPLL_D2\0TOP_UNIVPLL_D3\0TOP_UNIVPLL_D2_D2\0TOP_MAINPLL_D3";
		phandle = <0x10a>;
	};

	mmqos {
		compatible = "mediatek,mmqos";
		larb_groups = <0x00 0x01 0x02 0x04 0x07 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x13 0x14>;
		larb0 = <0x08 0x07 0x08 0x08>;
		larb1 = <0x07 0x08 0x08 0x09 0x08>;
		larb2 = <0x07 0x07 0x07 0x07 0x08>;
		larb4 = <0x06 0x07 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x06 0x07 0x08 0x09>;
		larb7 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x06 0x07>;
		cam_larb = <0x0d 0x0e 0x10 0x11>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x28>;
		comm_freq = <0x00>;
		phandle = <0x10b>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6781-disp-ovl";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0x129 0x04>;
		clocks = <0x2f 0x02>;
		mediatek,larb = <0x79>;
		mediatek,smi-id = <0x00>;
		iommus = <0x77 0x02 0x77 0x01>;
		phandle = <0x10c>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6781-disp-ovl";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0x12a 0x04>;
		clocks = <0x2f 0x04>;
		mediatek,larb = <0x78>;
		mediatek,smi-id = <0x01>;
		iommus = <0x77 0x21 0x77 0x20>;
		phandle = <0x10d>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6781-disp-rdma";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x12b 0x04>;
		clocks = <0x2f 0x03>;
		mediatek,larb = <0x78>;
		mediatek,smi-id = <0x01>;
		iommus = <0x77 0x22>;
		phandle = <0x10e>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6781-disp-rsz";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x12c 0x04>;
		clocks = <0x2f 0x07>;
		phandle = <0x10f>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6781-disp-color";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x12d 0x04>;
		clocks = <0x2f 0x0a>;
		phandle = <0x110>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1400a000 0x00 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6781-disp-ccorr";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x12e 0x04>;
		clocks = <0x2f 0x09>;
		phandle = <0x111>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6781-disp-aal";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x130 0x04>;
		clocks = <0x2f 0x08>;
		phandle = <0x112>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6781-disp-gamma";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x131 0x04>;
		clocks = <0x2f 0x0d>;
		phandle = <0x113>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6781-disp-postmask";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x132 0x04>;
		clocks = <0x2f 0x0e>;
		mediatek,larb = <0x79>;
		mediatek,smi-id = <0x00>;
		iommus = <0x77 0x00>;
		phandle = <0x114>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6781-disp-dither";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x133 0x04>;
		clocks = <0x2f 0x10>;
		phandle = <0x115>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14010000 0x00 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	disp_dsc_wrap@14012000 {
		compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6781-disp-dsc";
		reg = <0x00 0x14012000 0x00 0x1000>;
		interrupts = <0x00 0x136 0x04>;
		clocks = <0x2f 0x0c>;
		phandle = <0x116>;
	};

	mipi_tx_config@11c80000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6781-mipi-tx";
		reg = <0x00 0x11c80000 0x00 0x1000>;
		clocks = <0x22>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0x7b>;
	};

	dsi@14013000 {
		compatible = "mediatek,dsi0\0mediatek,mt6781-dsi";
		reg = <0x00 0x14013000 0x00 0x1000>;
		interrupts = <0x00 0x137 0x04>;
		clocks = <0x2f 0x13 0x2f 0x18 0x7b>;
		clock-names = "engine\0digital\0hs";
		phys = <0x7b>;
		phy-names = "dphy";
		phandle = <0x117>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x118>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6781-disp-wdma";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x138 0x04>;
		clocks = <0x2f 0x05>;
		mediatek,larb = <0x78>;
		mediatek,smi-id = <0x01>;
		iommus = <0x77 0x23>;
		phandle = <0x119>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14015000 0x00 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			led-bits = <0x08>;
			default-state = "on";
		};
	};

	pwmleds {
		compatible = "mediatek,disp-pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x7c 0x00 0x99d9>;
			max-brightness = <0xfff>;
			led-bits = <0x0c>;
			trans-bits = <0x0c>;
			default-state = "on";
			pwm-names = "lcd-backlight";
		};
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x77 0x03>;
		phandle = <0x11a>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x77 0x03>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x00>;
		iommus = <0x77 0x00 0x77 0x01 0x77 0x02 0x77 0x03>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x01>;
		iommus = <0x77 0x20 0x77 0x21 0x77 0x22 0x77 0x23 0x77 0x24>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x02>;
		iommus = <0x77 0x40 0x77 0x41 0x77 0x42 0x77 0x43 0x77 0x44>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x04>;
		iommus = <0x77 0x80 0x77 0x81 0x77 0x82 0x77 0x83 0x77 0x84 0x77 0x85 0x77 0x86 0x77 0x87 0x77 0x88 0x77 0x89 0x77 0x8a 0x77 0x8b 0x77 0x8c 0x77 0x8d>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x07>;
		iommus = <0x77 0xe0 0x77 0xe1 0x77 0xe2 0x77 0xe3 0x77 0xe4 0x77 0xe5 0x77 0xe6 0x77 0xe7 0x77 0xe8 0x77 0xe9 0x77 0xea 0x77 0xeb 0x77 0xec>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x09>;
		iommus = <0x77 0x120 0x77 0x121 0x77 0x122 0x77 0x123 0x77 0x124 0x77 0x125 0x77 0x126 0x77 0x127 0x77 0x128 0x77 0x129 0x77 0x12a 0x77 0x12b 0x77 0x12c 0x77 0x12d 0x77 0x12e 0x77 0x12f 0x77 0x130 0x77 0x131 0x77 0x132 0x77 0x133 0x77 0x134 0x77 0x135 0x77 0x136 0x77 0x137 0x77 0x138 0x77 0x139 0x77 0x13a 0x77 0x13b 0x77 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0b>;
		iommus = <0x77 0x160 0x77 0x161 0x77 0x162 0x77 0x163 0x77 0x164 0x77 0x165 0x77 0x166 0x77 0x167 0x77 0x168 0x77 0x169 0x77 0x16a 0x77 0x16b 0x77 0x16c 0x77 0x16d 0x77 0x16e 0x77 0x16f 0x77 0x170 0x77 0x171 0x77 0x172 0x77 0x173 0x77 0x174 0x77 0x175 0x77 0x176 0x77 0x177 0x77 0x178 0x77 0x179 0x77 0x17a 0x77 0x17b 0x77 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0d>;
		iommus = <0x77 0x1a0 0x77 0x1a1 0x77 0x1a2 0x77 0x1a3 0x77 0x1a4 0x77 0x1a5 0x77 0x1a6 0x77 0x1a7 0x77 0x1a8 0x77 0x1a9 0x77 0x1aa 0x77 0x1ab>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0e>;
		iommus = <0x77 0x1c0 0x77 0x1c1 0x77 0x1c2 0x77 0x1c3 0x77 0x1c4 0x77 0x1c5>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0x77 0x200 0x77 0x201 0x77 0x202 0x77 0x203 0x77 0x204 0x77 0x205 0x77 0x206 0x77 0x207 0x77 0x208 0x77 0x209 0x77 0x20a 0x77 0x20b 0x77 0x20c 0x77 0x20d 0x77 0x20e 0x77 0x20f 0x77 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0x77 0x220 0x77 0x221 0x77 0x222 0x77 0x223 0x77 0x224 0x77 0x225 0x77 0x226 0x77 0x227 0x77 0x228 0x77 0x229 0x77 0x22a 0x77 0x22b 0x77 0x22c 0x77 0x22d 0x77 0x22e 0x77 0x22f 0x77 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0x77 0x240 0x77 0x241 0x77 0x242 0x77 0x243 0x77 0x244 0x77 0x245 0x77 0x246 0x77 0x247 0x77 0x248 0x77 0x249 0x77 0x24a 0x77 0x24b 0x77 0x24c 0x77 0x24d 0x77 0x24e 0x77 0x24f 0x77 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0x77 0x260 0x77 0x261 0x77 0x262 0x77 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0x77 0x280 0x77 0x281 0x77 0x282 0x77 0x283 0x77 0x284 0x77 0x285>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x16>;
		iommus = <0x77 0x1a9 0x77 0x1aa 0x77 0x2c0>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0x77 0x1c4 0x77 0x1c5 0x77 0x2e0>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0x77 0x03>;
	};

	m4u@14016000 {
		cell-index = <0x00>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x14016000 0x00 0x1000>;
		mediatek,larbs = <0x79 0x78 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88>;
		interrupts = <0x00 0x139 0x04>;
		clocks = <0x2f 0x17 0x25 0x03>;
		clock-names = "disp-iommu-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0x77>;
	};

	m4u@14017000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x13a 0x04>;
		phandle = <0x11b>;
	};

	m4u@14018000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x14018000 0x00 0x1000>;
		interrupts = <0x00 0x13b 0x04>;
		phandle = <0x11c>;
	};

	m4u@14019000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x14019000 0x00 0x1000>;
		interrupts = <0x00 0x13c 0x04>;
		phandle = <0x11d>;
	};

	m4u@1401a000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x13d 0x04>;
		phandle = <0x11e>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0\0mediatek,smi_common";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x16>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1\0mediatek,smi_common";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x17>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1401e000 0x00 0x1000>;
		clocks = <0x25 0x03>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x18>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401f000 0x00 0xe1000>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		clocks = <0x2c 0x00 0x2c 0x02 0x2d 0x00 0x2d 0x04 0x2d 0x02>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0x11f>;
	};

	imgsys1@15020000 {
		compatible = "mediatek,imgsys1\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2c>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0xe0 0x04>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		clocks = <0x25 0x05 0x2c 0x00>;
		clock-names = "scp-isp\0img1-larb9";
		mediatek,smi-id = <0x09>;
		phandle = <0x80>;
	};

	smi_larb10@15030000 {
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		reg = <0x00 0x15030000 0x00 0x1000>;
		mediatek,larb-id = <0x0a>;
		clocks = <0x25 0x05>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x0a>;
	};

	2x1_sub_common@1502f000 {
		compatible = "mediatek,2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		clocks = <0x25 0x05>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x1c>;
		common-clamp = <0x01>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15010000 0x00 0x1000>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x15011000 0x00 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15012000 0x00 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2_config\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	imgsys2@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2d>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0x00 0x15821000 0x00 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x00 0x15822000 0x00 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x00 0x15823000 0x00 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x00 0x15824000 0x00 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x00 0x15825000 0x00 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x00 0x15826000 0x00 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x00 0x15827000 0x00 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x00 0x15828000 0x00 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x00 0x15829000 0x00 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x00 0x1582a000 0x00 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x00 0x1582b000 0x00 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x00 0x1582c000 0x00 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		clocks = <0x25 0x0b 0x2d 0x00>;
		clock-names = "scp-isp2\0img2-larb9";
		mediatek,smi-id = <0x0b>;
		power-reset = <0x1502000c 0x02 0x1582000c 0x00>;
		common-reset = <0x1502f000 0x01>;
		phandle = <0x81>;
	};

	smi_larb12@15830000 {
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		reg = <0x00 0x15830000 0x00 0x1000>;
		mediatek,larb-id = <0x0c>;
		clocks = <0x25 0x0b>;
		clock-names = "scp-isp2";
		mediatek,smi-id = <0x0c>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0xe2 0x04>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x15811000 0x00 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0xe5 0x04>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0xec 0x04>;
		mboxes = <0x49 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	msf_b@15810000 {
		compatible = "mediatek,msf_b";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0xe9 0x04>;
		mboxes = <0x49 0x12 0x00 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		clocks = <0x2d 0x00 0x2d 0x04 0x2d 0x02 0x25 0x05>;
		clock-names = "MFB_CG_IMG2_LARB11\0MFB_CG_IMG2_MSS\0MFB_CG_IMG2_MFB\0MFB_CG_IMG1_GALS";
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	vdec_fmt@16080000 {
		compatible = "mediatek-vdec-fmt";
		mediatek,fmtname = "vdec-fmt";
		reg = <0x00 0x16080000 0x00 0x1000 0x00 0x16081000 0x00 0x1000 0x00 0x1602f000 0x00 0x10000>;
		clocks = <0x31 0x01>;
		clock-names = "MT_CG_VDEC";
		mediatek,fmt_gce_th_num = <0x01>;
		mboxes = <0x49 0x17 0x00 0x01>;
		rdma0_sw_rst_done_eng = [00 10];
		rdma0_tile_done = [00 11];
		wdma0_sw_rst_done_eng = [00 12];
		wdma0_tile_done = [00 13];
		gce-gpr = <0x0a>;
		phandle = <0x120>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
		iommus = <0x77 0x80>;
		mediatek,mailbox-gce = <0x49>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x01>;
		mboxes = <0x49 0x07 0x00 0x01 0x49 0x0c 0x00 0x01 0x4a 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_sps_done\0venc_pps_done\0venc_128B_cnt_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold";
		gce-events = <0x49 0x81 0x49 0x82 0x49 0x84 0x49 0x89 0x49 0x88 0x49 0x85 0x49 0x00 0x49 0x01 0x49 0x02 0x49 0x03 0x49 0x04 0x49 0x05 0x49 0x06 0x49 0x07 0x49 0x08 0x49 0x09 0x49 0x0a 0x49 0x0b 0x49 0x0f>;
		gce-gpr = <0x0a 0x0b>;
		phandle = <0x89>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6781-vcodec-dec";
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16029800 0x00 0x400 0x00 0x16020000 0x00 0x400 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		iommus = <0x77 0x80>;
		mediatek,larb = <0x7e>;
		interrupts = <0x00 0x157 0x04>;
		mediatek,vcu = <0x89>;
		clocks = <0x31 0x01>;
		clock-names = "MT_CG_VDEC";
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x00 0x16010000 0x00 0x8000>;
		phandle = <0x121>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x00 0x16018000 0x00 0x8000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0mediatek,mt6833-venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x10000>;
		pwr-regmap = <0x34>;
		#clock-cells = <0x01>;
		phandle = <0x32>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6781-vcodec-enc";
		reg = <0x00 0x17020000 0x00 0x2000>;
		iommus = <0x77 0xe4>;
		mediatek,larb = <0x7f>;
		interrupts = <0x00 0xf3 0x04>;
		mediatek,vcu = <0x89>;
		clocks = <0x32 0x02>;
		clock-names = "MT_CG_VENC";
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,larb-id = <0x07>;
		clocks = <0x25 0x06 0x32 0x02 0x32 0x03>;
		clock-names = "scp-venc\0venc-set1\0venc-set2";
		mediatek,smi-id = <0x07>;
		phandle = <0x7f>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0xf3 0x04>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		mediatek,larb = <0x7f>;
		iommus = <0x77 0xe9>;
		interrupts = <0x00 0xf5 0x04>;
		clocks = <0x32 0x03>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe9 0xea 0xeb 0xec>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	consys@18002000 {
		compatible = "mediatek,mt6781-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x10211000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
		interrupts = <0x00 0x11c 0x04 0x00 0x4e 0x04 0x00 0x11f 0x04>;
		clocks = <0x25 0x02 0x26 0x66>;
		clock-names = "conn\0ccif";
		memory-region = <0x8a>;
		phandle = <0x122>;
	};

	cam_smi_subcom@1a00c000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		clocks = <0x25 0x08>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1a>;
		common-clamp = <0x02>;
	};

	cam_smi_subcom@1a00d000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		clocks = <0x25 0x08>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1b>;
		common-clamp = <0x03>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x123>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x01>;
		phandle = <0x124>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x125>;
	};

	camisp@1a000000 {
		compatible = "mediatek,camisp\0syscon";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		clocks = <0x25 0x08 0x25 0x0e 0x25 0x0f 0x29 0x03 0x29 0x04 0x29 0x06 0x29 0x07 0x29 0x08 0x29 0x00 0x29 0x01 0x29 0x05 0x29 0x0f 0x2a 0x00 0x2a 0x01 0x2a 0x02 0x2b 0x00 0x2b 0x01 0x2b 0x02 0x24 0x24>;
		clock-names = "ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x126>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		phandle = <0x127>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		phandle = <0x128>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		phandle = <0x129>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		interrupts = <0x00 0xf9 0x04>;
		phandle = <0x12a>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		interrupts = <0x00 0xfa 0x04>;
		phandle = <0x12b>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x04>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x04>;
	};

	mdp_mutex@1b001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		clocks = <0x30 0x0b>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x8b>;
	};

	mdp_smi_larb0@1b002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x00 0x1b002000 0x00 0x1000>;
	};

	mdp_rdma0@1b003000 {
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		reg = <0x00 0x1b003000 0x00 0x1000>;
		clocks = <0x30 0x00 0x26 0x09 0x26 0x19>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		mmsys_config = <0x30>;
		mm_mutex = <0x8b>;
		mboxes = <0x4a 0x0a 0x00 0x01 0x49 0x13 0x00 0x01 0x49 0x14 0x00 0x01 0x49 0x15 0x00 0x01 0x49 0x16 0x00 0x01>;
		mdp_rdma0 = <0x8c>;
		mdp_rsz0 = <0x8d>;
		mdp_rsz1 = <0x8e>;
		mdp_wrot0 = <0x8f>;
		mdp_wrot1 = <0x90>;
		mdp_tdshp0 = <0x91>;
		mdp_aal0 = <0x92>;
		mdp_hdr0 = <0x93>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x49>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0_sof = <0x104>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1_sof = <0x106>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot1_sof = <0x108>;
		mdp_tdshp_sof = <0x109>;
		img_dl_relay_sof = <0x10b>;
		img_dl_relay1_sof = <0x10c>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_aal_frame_done = <0x136>;
		dre30_hist_sram_start = <0x600>;
		phandle = <0x8c>;
	};

	reserved@1b004000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1b004000 0x00 0x1000>;
	};

	mdp_aal0@1b005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1b005000 0x00 0x1000>;
		clocks = <0x30 0x0f>;
		clock-names = "MDP_AAL0";
		phandle = <0x92>;
	};

	reserved@1b006000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1b006000 0x00 0x1000>;
	};

	mdp_hdr0@1b007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1b007000 0x00 0x1000>;
		clocks = <0x30 0x0a>;
		clock-names = "MDP_HDR0";
		phandle = <0x93>;
	};

	mdp_rsz@1b008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1b008000 0x00 0x1000>;
		clocks = <0x30 0x09>;
		clock-names = "MDP_RSZ0";
		phandle = <0x8d>;
	};

	mdp_rsz1@1bf009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1b009000 0x00 0x1000>;
		clocks = <0x30 0x0d>;
		clock-names = "MDP_RSZ1";
		phandle = <0x8e>;
	};

	mdp_wrot0@1b00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1b00a000 0x00 0x1000>;
		clocks = <0x30 0x08>;
		clock-names = "MDP_WROT0";
		phandle = <0x8f>;
	};

	mdp_wrot1@1b00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1b00b000 0x00 0x1000>;
		clocks = <0x30 0x0c>;
		clock-names = "MDP_WROT1";
		phandle = <0x90>;
	};

	mdp_tdshp0@1b00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1b00c000 0x00 0x1000>;
		clocks = <0x30 0x01>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x91>;
	};

	reserved@1b00d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1b00d000 0x00 0x1000>;
	};

	reserved@1b00e000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
	};

	ipesys_config@1c000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x00 0x1c000000 0x00 0x1000>;
	};

	fdvt@1c001000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1c001000 0x00 0x1000>;
		interrupts = <0x00 0x152 0x04>;
		clocks = <0x2e 0x03>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x49 0x0e 0x00 0x01>;
		fdvt_frame_done = <0xa1>;
	};

	fe@1c002000 {
		compatible = "mediatek,fe";
		reg = <0x00 0x1c002000 0x00 0x1000>;
	};

	rsc@1c003000 {
		compatible = "mediatek,rsc";
		reg = <0x00 0x1c003000 0x00 0x1000>;
		mediatek,larb = <0x88>;
		interrupts = <0x00 0x153 0x04>;
		mboxes = <0x49 0x0d 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x49 0xa3>;
		clocks = <0x2e 0x05>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	ipe_smi_subcom@1c00e000 {
		compatible = "mediatek,ipe_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1c00e000 0x00 0x1000>;
		clocks = <0x25 0x0d 0x2e 0x02>;
		clock-names = "scp-ipe\0ipe-smisubcom";
		mediatek,smi-id = <0x19>;
	};

	smi_larb8@17011000 {
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		reg = <0x00 0x17011000 0x00 0x1000>;
		mediatek,larb-id = <0x08>;
		clocks = <0x25 0x06>;
		clock-names = "scp-venc";
		mediatek,smi-id = <0x08>;
	};

	depth@1c100000 {
		compatible = "mediatek,depth";
		reg = <0x00 0x1c100000 0x00 0x1000>;
	};

	mt6370_pmu_eint {
		phandle = <0x12c>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		phandle = <0x12d>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x12e>;

		rt5133_eint {
			phandle = <0x12f>;
		};

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio1";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x4e>;
			enable-active-high;
			gpio = <0x94 0x00 0x00>;
			phandle = <0x130>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio2";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x4e>;
			enable-active-high;
			gpio = <0x94 0x01 0x00>;
			phandle = <0x131>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio3";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x4e>;
			enable-active-high;
			gpio = <0x94 0x02 0x00>;
			phandle = <0x132>;
		};
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x95>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x10000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x133>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x00>;
		mediatek,clkbuf-driving-current = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
		phandle = <0x134>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x4b 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x135>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x136>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_disable";
		mode = "IRQ";
		status = "okay";
		phandle = <0x137>;
	};

	gyro {
		phandle = <0x138>;
	};

	msdc1_ins {
		phandle = <0x139>;
	};

	touch {
		compatible = "goodix,touch\0mediatek,touch";
		phandle = <0x13a>;
	};

	smart_pa {
		phandle = <0x13b>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x13c>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x13d>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		bootmode = <0x40>;
		phandle = <0x13e>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x13f>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_type_c;
		power_path_support;
		enable_dynamic_mivr;
		bootmode = <0x40>;
		battery_cv = <0x426030>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0x140>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x141>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		charger = <0x96>;
		dev-conn = <0x97>;
		mediatek,bypss-typec-sink = <0x01>;
		phandle = <0x142>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	mt6370_pmu_dts {
		interrupt-controller;
		#interrupt-cells = <0x01>;
		mt6370,intr_gpio_num = <0x03>;
		mt6370,intr_gpio = <0x35 0x03 0x00>;
		phandle = <0x143>;

		core {
			compatible = "mediatek,mt6370_pmu_core";
			interrupt-names = "otp\0vdda_ovp\0vdda_uv";
			i2cstmr_rst_tmr = <0x00>;
			mrstb_en;
			mrstb_tmr = <0x03>;
			int_wdt = <0x00>;
			int_deg = <0x00>;
		};

		charger {
			compatible = "mediatek,mt6370_pmu_charger";
			interrupt-names = "chg_mivr\0chg_aiclmeasi\0attachi\0ovpctrl_uvp_d_evt\0chg_wdtmri\0chg_vbusov\0chg_tmri\0chg_treg\0dcdti";
			bootmode = <0x40>;
			charger_name = "primary_chg";
			load_switch_name = "primary_load_switch";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0x0c>;
			dc_wdt = "\0=\t";
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			enable_te;
			enable_wdt;
			enable_otg_wdt;
			lbp_hys_sel = <0x01>;
			lbp_dt = <0x01>;
			charger = <0x96>;
			bc12_sel = <0x00>;
			phandle = <0x96>;

			usb-otg-vbus {
				regulator-compatible = "usb-otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <0x426030>;
				regulator-max-microvolt = <0x588040>;
				regulator-min-microamp = <0x7a120>;
				regulator-max-microamp = <0x2dc6c0>;
				phandle = <0x144>;
			};
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			interrupt-names = "fled_lvf\0fled2_short\0fled1_short";
			fled_enable = <0x01>;
			torch_cur = <0x493e0>;
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x01>;
			torch_cur = <0x30d40>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x01>;
			ldo_vrc_lt = <0x01>;

			mt6370_ldo {
				regulator-name = "irtx_ldo";
				regulator-min-microvolt = <0x186a00>;
				regulator-max-microvolt = "\0=\t";
			};
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short\0isink3_short\0isink2_short\0isink1_short\0isink4_open\0isink3_open\0isink2_open\0isink1_open";
			mt,led_name = "mt6370_pmu_led1\0mt6370_pmu_led2\0mt6370_pmu_led3\0mt6370_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bled_name = "mt6370_pmu_bled";
			mt,chan_en = <0x0f>;
			mt,map_linear;
			mt,bl_ovp_level = <0x03>;
			mt,bl_ocp_level = <0x02>;
			mt,use_pwm;
			mt,pwm_fsample = <0x02>;
			mt,pwm_deglitch = <0x01>;
			mt,pwm_hys_en = <0x01>;
			mt,pwm_hys = <0x00>;
			mt,pwm_avg_cycle = <0x00>;
			mt,bled_ramptime = <0x03>;
			mt,bled_flash_ramp = <0x01>;
			mt,max_bled_brightness = <0x200>;
			mt,bled_curr_scale = <0x00>;
			mt,pwm_lpf_coef = <0x00>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			interrupt-names = "dsv_vneg_ocp\0dsv_vpos_ocp\0dsv_bst_ocp\0dsv_vneg_scp\0dsv_vpos_scp";
			db_ext_en = <0x00>;
			db_periodic_fix = <0x00>;
			db_single_pin = <0x00>;
			db_freq_pm = <0x00>;
			db_periodic_mode = <0x00>;
			db_startup = <0x00>;
			db_vneg_20ms = <0x01>;
			db_vneg_disc = <0x00>;
			db_vpos_20ms = <0x01>;
			db_vpos_disc = <0x01>;
			db_delay = <0x03>;
			db_vbst = <0x1644>;
			db_vpos_slew = <0x01>;
			db_vneg_slew = <0x01>;

			mt6370_dsvp {
				regulator-name = "dsv_pos";
				regulator-min-microvolt = "\0=\t";
				regulator-max-microvolt = <0x5b8d80>;
			};

			mt6370_dsvn {
				regulator-name = "dsv_neg";
				regulator-min-microvolt = "\0=\t";
				regulator-max-microvolt = <0x5b8d80>;
			};
		};
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x05>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6370pd,intr_gpio = <0x35 0x18 0x00>;
		mt6370pd,intr_gpio_num = <0x18>;
		charger = <0x96>;
		phandle = <0x145>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x5081>;
			pd,source-cap-ext = <0x508129cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x01>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x06>;
			pd,id-vdo-data = <0xd14029cf 0x00 0x50810000 0x41800000 0x00 0x21800000>;
			bat,nr = <0x01>;
			pd,country_nr = <0x00>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x5081>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		chosen = "/chosen";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		reserved_memory = "/reserved-memory";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		gic = "/interrupt-controller";
		clkitg = "/clkitg";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		clk32k = "/clocks/clk32k";
		topckgen = "/topckgen@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		infracfg_rst = "/infracfg_ao@10001000/reset-controller";
		dcm = "/dcm@10001000";
		scpsys = "/scpsys@10001000";
		mdpsys_config = "/mdpsys_config@1b000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		camsys = "/camsys@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		ipesys = "/ipesys@1c000000";
		scp_infra = "/scp_infra@10001000";
		iocfg_lt = "/iocfg_lt@10002000";
		iocfg_lm = "/iocfg_lm@10002200";
		iocfg_lb = "/iocfg_lb@10002400";
		iocfg_bl = "/iocfg_bl@10002600";
		iocfg_bm = "/iocfg_bm@10002800";
		iocfg_rm = "/iocfg_rm@10002A00";
		iocfg_rt = "/iocfg_rt@10002C00";
		iocfg_tl = "/iocfg_tl@10002E00";
		pericfg = "/pericfg@10003000";
		gpio = "/gpio@10005000";
		udi = "/udi@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		seninf_n3d_top = "/seninf_n3d_top@1a004000";
		sleep = "/sleep@10006000";
		spmtwam = "/spmtwam@10006000";
		toprgu = "/toprgu@10007000";
		eint = "/eint@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@1000d000";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		pmic_oc_debug = "/pwrap@1000d000/mt6358-pmic/pmic-oc-debug";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vsram_core_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_core";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		pwraph = "/pwraphal@";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		dpmaif = "/dpmaif@10014000";
		ccifdriver = "/ccifdriver@10209000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		timer = "/timer";
		hwrng = "/hwrng";
		emichn = "/emichn@10225000";
		emicen = "/emicen@10219000";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		mcucfg = "/mcucfg@0c530000";
		gce_mbox = "/gce_mbox@1022c000";
		gce_mbox_sec = "/gce_mbox_sec@1022c000";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		irtx_pwm = "/irtx_pwm";
		bat_gm30 = "/battery";
		adsp_common = "/adsp_common@10600000";
		adsp_core0 = "/adsp_core0@10610000";
		imp_iic_wrap = "/imp_iic_wrap@11017000";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@10200d80";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		rt5133 = "/i2c5@11016000/rt5133@18";
		rt5133_ldo1 = "/i2c5@11016000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c5@11016000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c5@11016000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c5@11016000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c5@11016000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c5@11016000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c5@11016000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c5@11016000/rt5133@18/regulators/LDO8";
		i2c6 = "/i2c6@1100d000";
		speaker_amp = "/i2c6@1100d000/speaker_amp@34";
		i2c7 = "/i2c7@11004000";
		i2c8 = "/i2c8@11005000";
		i2c9 = "/i2c9@11019000";
		spi0 = "/spi0@1100a000";
		wifi = "/wifi@18000000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		cpumssv = "/cpumssv";
		eem_fsm = "/eem_fsm@1100b000";
		bt = "/bt@00000000";
		btif = "/btif@1100c000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		audio = "/audio@11210000";
		afe = "/mt6781-afe-pcm@11210000";
		mt6366_snd = "/mt6366_snd";
		sound = "/sound";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		snd_audio_dsp = "/snd_audio_dsp";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		ufshci = "/ufshci@11270000";
		efuse = "/efuse@11cb0000";
		efuse_segment = "/efuse@11cb0000/segment@78";
		ufsphy = "/phy@11cc0000";
		usb = "/usb0@11200000";
		u2phy0 = "/usb-phy@11210000";
		u2port0 = "/usb-phy@11210000/usb-phy@11210000";
		mali = "/mali@13000000";
		gpufreq = "/gpufreq";
		ged = "/ged";
		dfd = "/dfd";
		dfd_cache = "/dfd_cache";
		mfgcfg = "/mfgcfg@13fbf000";
		mmsys_config = "/syson@14000000";
		disp_pwm = "/disp_pwm0@1100e000";
		mtkfb = "/mtkfb@0";
		dispsys_config = "/dispsys_config@14000000";
		disp_mutex0 = "/disp_mutex@14001000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb2 = "/smi_larb2@1b002000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1c10f000";
		smi_larb20 = "/smi_larb20@1c00f000";
		mmdvfs = "/mmdvfs_pmqos";
		mmqos = "/mmqos";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_dsc_wrap = "/disp_dsc_wrap@14012000";
		mipi_tx_config0 = "/mipi_tx_config@11c80000";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		disp_wdma0 = "/disp_wdma0@14014000";
		ion = "/iommu";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		imgsys_config = "/imgsys_config@15020000";
		imgsys1 = "/imgsys1@15020000";
		smi_larb9 = "/smi_larb9@1502e000";
		imgsys2 = "/imgsys2@15820000";
		smi_larb11 = "/smi_larb11@1582e000";
		vdec_fmt = "/vdec_fmt@16080000";
		vcu = "/vcu@16000000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb7 = "/smi_larb7@17010000";
		consys = "/consys@18002000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		camera_af_hw_node = "/camera_af_hw_node";
		camisp = "/camisp@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		mdp_mutex = "/mdp_mutex@1b001000";
		mdp_rdma0 = "/mdp_rdma0@1b003000";
		mdp_aal0 = "/mdp_aal0@1b005000";
		mdp_hdr0 = "/mdp_hdr0@1b007000";
		mdp_rsz0 = "/mdp_rsz@1b008000";
		mdp_rsz1 = "/mdp_rsz1@1bf009000";
		mdp_wrot0 = "/mdp_wrot0@1b00a000";
		mdp_wrot1 = "/mdp_wrot1@1b00b000";
		mdp_tdshp0 = "/mdp_tdshp0@1b00c000";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		gps = "/gps@18c00000";
		odm = "/odm";
		rt5133_eint = "/odm/rt5133_eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		memory_ssmr_features = "/memory-ssmr-features";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		md_auxadc = "/md_auxadc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		mrdump_ext_rst = "/mrdump_ext_rst";
		gyro = "/gyro";
		msdc1_ins = "/msdc1_ins";
		touch = "/touch";
		smart_pa = "/smart_pa";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		extcon_usb = "/extcon_usb";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_chg = "/mt6370_pmu_dts/charger";
		otg_vbus = "/mt6370_pmu_dts/charger/usb-otg-vbus";
		mt6370_typec = "/type_c_port0";
	};
};
