static T_1\r\nF_1 ( T_1 V_1 )\r\n{\r\nT_1 * V_2 = ( T_1 * ) ( V_1 & - 16 ) ;\r\nreturn ( ( V_2 [ 1 ] & 0x0800000000000000UL ) << 4 ) |\r\n( ( V_2 [ 1 ] & 0x00000000007fffffUL ) << 40 ) |\r\n( ( V_2 [ 0 ] & 0xffffc00000000000UL ) >> 24 ) |\r\n( ( V_2 [ 1 ] & 0x0000100000000000UL ) >> 23 ) |\r\n( ( V_2 [ 1 ] & 0x0003e00000000000UL ) >> 29 ) |\r\n( ( V_2 [ 1 ] & 0x07fc000000000000UL ) >> 43 ) |\r\n( ( V_2 [ 1 ] & 0x000007f000000000UL ) >> 36 ) ;\r\n}\r\nvoid\r\nF_2 ( T_1 V_1 , T_1 V_3 , T_1 V_4 )\r\n{\r\nT_1 V_5 , V_6 , V_7 , V_8 , V_9 , V_10 , * V_11 = ( T_1 * ) ( V_1 & - 16 ) ;\r\n# define F_3 ((1UL << 41) - 1)\r\nunsigned long V_12 ;\r\nV_9 = V_11 [ 0 ] ; V_10 = V_11 [ 1 ] ;\r\nV_12 = 5 + 41 * ( V_1 % 16 ) ;\r\nif ( V_12 >= 64 ) {\r\nV_6 = V_3 << ( V_12 - 64 ) ;\r\nV_8 = V_4 << ( V_12 - 64 ) ;\r\n} else {\r\nV_5 = V_3 << V_12 ; V_6 = V_3 >> ( 64 - V_12 ) ;\r\nV_7 = V_4 << V_12 ; V_8 = V_4 >> ( 64 - V_12 ) ;\r\nV_11 [ 0 ] = ( V_9 & ~ V_5 ) | ( V_7 & V_5 ) ;\r\n}\r\nV_11 [ 1 ] = ( V_10 & ~ V_6 ) | ( V_8 & V_6 ) ;\r\n}\r\nvoid\r\nF_4 ( T_1 V_1 , T_1 V_4 )\r\n{\r\nV_1 &= - 16UL ;\r\nF_2 ( V_1 + 2 ,\r\n0x01fffefe000UL , ( ( ( V_4 & 0x8000000000000000UL ) >> 27 )\r\n| ( ( V_4 & 0x0000000000200000UL ) << 0 )\r\n| ( ( V_4 & 0x00000000001f0000UL ) << 6 )\r\n| ( ( V_4 & 0x000000000000ff80UL ) << 20 )\r\n| ( ( V_4 & 0x000000000000007fUL ) << 13 ) ) ) ;\r\nF_2 ( V_1 + 1 , 0x1ffffffffffUL , V_4 >> 22 ) ;\r\n}\r\nvoid\r\nF_5 ( T_1 V_1 , T_1 V_4 )\r\n{\r\nV_1 &= - 16UL ;\r\nF_2 ( V_1 + 2 ,\r\n0x011ffffe000UL , ( ( ( V_4 & 0x0800000000000000UL ) >> 23 )\r\n| ( ( V_4 & 0x00000000000fffffUL ) << 13 ) ) ) ;\r\nF_2 ( V_1 + 1 , 0x1fffffffffcUL , V_4 >> 18 ) ;\r\n}\r\nvoid T_2\r\nF_6 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nT_3 * V_15 = ( T_3 * ) V_13 ;\r\nT_1 V_16 ;\r\nwhile ( V_15 < ( T_3 * ) V_14 ) {\r\nV_16 = ( T_1 ) V_15 + * V_15 ;\r\nF_4 ( V_16 , F_7 ( F_1 ( V_16 ) ) ) ;\r\nF_8 ( ( void * ) V_16 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nvoid T_2\r\nF_11 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nT_3 * V_15 = ( T_3 * ) V_13 ;\r\nT_1 V_16 , * V_11 ;\r\nwhile ( V_15 < ( T_3 * ) V_14 ) {\r\nV_16 = ( T_1 ) V_15 + * V_15 ;\r\nV_11 = ( T_1 * ) ( V_16 & - 16 ) ;\r\nV_11 [ 1 ] &= ~ 0xf800000L ;\r\nF_8 ( ( void * ) V_16 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nvoid T_2\r\nF_12 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nstatic int V_17 = 1 ;\r\nint V_18 ;\r\nT_3 * V_15 = ( T_3 * ) V_13 ;\r\nT_1 * V_19 ;\r\nV_18 = ( V_20 -> V_21 == 0x1f && V_20 -> V_22 == 0 ) ;\r\nif ( V_17 ) {\r\nV_17 = 0 ;\r\nif ( V_18 )\r\nF_13 ( V_23 L_1 ) ;\r\n}\r\nif ( V_18 )\r\nreturn;\r\nwhile ( V_15 < ( T_3 * ) V_14 ) {\r\nV_19 = ( T_1 * ) F_14 ( ( char * ) V_15 + * V_15 ) ;\r\nV_19 [ 0 ] = 0x0000000100000011UL ;\r\nV_19 [ 1 ] = 0x0084006880000200UL ;\r\nV_19 [ 2 ] = 0x0000000100000000UL ;\r\nV_19 [ 3 ] = 0x0004000000000200UL ;\r\nF_8 ( V_19 ) ; F_8 ( V_19 + 2 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nstatic void T_2\r\nF_15 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nextern unsigned long V_24 [ V_25 ] ;\r\nT_3 * V_15 = ( T_3 * ) V_13 ;\r\nT_1 V_16 ;\r\nwhile ( V_15 < ( T_3 * ) V_14 ) {\r\nV_16 = ( T_1 ) F_14 ( ( char * ) V_15 + * V_15 ) ;\r\nF_4 ( V_16 , ( T_1 ) V_24 ) ;\r\nF_8 ( ( void * ) V_16 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nstatic void T_2\r\nF_16 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nextern char V_26 [] ;\r\nT_3 * V_15 = ( T_3 * ) V_13 ;\r\nT_1 V_16 ;\r\nwhile ( V_15 < ( T_3 * ) V_14 ) {\r\nV_16 = ( T_1 ) V_15 + * V_15 ;\r\nF_5 ( ( T_1 ) F_14 ( ( void * ) V_16 ) ,\r\n( T_1 ) ( V_26 - ( V_16 & - 16 ) ) / 16 ) ;\r\nF_8 ( ( void * ) V_16 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nvoid T_2\r\nF_17 ( void )\r\n{\r\n# define F_18 ( T_4 ) ((unsigned long) __start_gate_##name##_patchlist)\r\n# define F_19 ( T_4 ) ((unsigned long)__end_gate_##name##_patchlist)\r\nF_15 ( F_18 ( V_27 ) , F_19 ( V_27 ) ) ;\r\nF_16 ( F_18 ( V_28 ) , F_19 ( V_28 ) ) ;\r\nF_6 ( F_18 ( V_29 ) , F_19 ( V_29 ) ) ;\r\nF_12 ( F_18 ( V_30 ) , F_19 ( V_30 ) ) ;\r\n}\r\nvoid F_20 ( unsigned long V_4 )\r\n{\r\nT_3 * V_15 = ( T_3 * ) V_31 ;\r\nT_3 * V_14 = ( T_3 * ) V_32 ;\r\nT_1 V_16 , V_3 , V_33 ;\r\nV_3 = ( 0x3fUL << 27 ) | ( 0x7f << 13 ) ;\r\nV_33 = ( ( ( V_4 >> 7 ) & 0x3f ) << 27 ) | ( V_4 & 0x7f ) << 13 ;\r\nwhile ( V_15 < V_14 ) {\r\nV_16 = ( T_1 ) V_15 + * V_15 ;\r\nF_2 ( V_16 , V_3 , V_33 ) ;\r\nF_8 ( ( void * ) V_16 ) ;\r\n++ V_15 ;\r\n}\r\nF_9 () ;\r\nF_10 () ;\r\n}
