{
  "design": {
    "design_info": {
      "boundary_crc": "0xA200BDFA3533BC2B",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "design_2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "adder_0": "",
      "vio_0": "",
      "ila_0": "",
      "clk_wiz_0": ""
    },
    "interface_ports": {
      "default_sysclk3_100mhz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "adder_0": {
        "vlnv": "xilinx.com:module_ref:adder:1.0",
        "xci_name": "design_2_adder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry": {
            "direction": "O"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_2_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "3"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk3_100mhz"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "interface_nets": {
      "default_sysclk3_100mhz_1": {
        "interface_ports": [
          "default_sysclk3_100mhz",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "vio_0/clk",
          "ila_0/clk"
        ]
      },
      "adder_0_sum": {
        "ports": [
          "adder_0/sum",
          "vio_0/probe_in0",
          "ila_0/probe0"
        ]
      },
      "adder_0_carry": {
        "ports": [
          "adder_0/carry",
          "vio_0/probe_in1",
          "ila_0/probe1"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "adder_0/c",
          "ila_0/probe4"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "adder_0/b",
          "ila_0/probe3"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "adder_0/a",
          "ila_0/probe2"
        ]
      }
    }
  }
}