static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nstruct V_4 V_5 [ 10 ] ;\r\nF_2 ( V_6 L_1 ) ;\r\nif ( F_3 ( & V_7 , V_8 , V_9 ) ) {\r\nF_2 ( V_10 L_2 ) ;\r\nreturn - V_11 ;\r\n}\r\nF_2 ( V_6 L_3 , F_4 ( & V_7 ) ) ;\r\nF_5 ( & V_7 , L_4 , 4 ) ;\r\nfor ( V_1 = 0 ; V_1 != 9 ; V_1 ++ )\r\nF_6 ( & V_7 , V_1 ) ;\r\nF_7 ( & V_7 ) ;\r\nF_2 ( V_6 L_5 , F_8 ( & V_7 ) ) ;\r\nF_9 ( V_5 , F_10 ( V_5 ) ) ;\r\nV_3 = F_11 ( & V_7 , V_5 , F_10 ( V_5 ) , V_8 ) ;\r\nF_2 ( V_6 L_6 , V_3 ) ;\r\nif ( ! V_3 ) {\r\nF_2 ( V_10 L_7 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_2 ( V_6 L_8 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_3 ; V_1 ++ ) {\r\nF_2 ( V_6\r\nL_9\r\nL_10 ,\r\nV_1 , V_5 [ V_1 ] . V_13 , V_5 [ V_1 ] . V_14 , V_5 [ V_1 ] . V_15 ) ;\r\nif ( F_12 ( & V_5 [ V_1 ] ) )\r\nbreak;\r\n}\r\nV_2 = 0 ;\r\nF_13 ( & V_7 , V_2 ) ;\r\nV_3 = F_14 ( & V_7 , V_5 , F_10 ( V_5 ) , 8 ) ;\r\nF_2 ( V_6 L_6 , V_3 ) ;\r\nif ( ! V_3 ) {\r\nF_2 ( V_10 L_11 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_2 ( V_6 L_12 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_3 ; V_1 ++ ) {\r\nF_2 ( V_6\r\nL_9\r\nL_10 ,\r\nV_1 , V_5 [ V_1 ] . V_13 , V_5 [ V_1 ] . V_14 , V_5 [ V_1 ] . V_15 ) ;\r\nif ( F_12 ( & V_5 [ V_1 ] ) )\r\nbreak;\r\n}\r\nV_2 = 5 ;\r\nF_15 ( & V_7 , V_2 ) ;\r\nV_2 = F_8 ( & V_7 ) ;\r\nF_2 ( V_6 L_5 , F_8 ( & V_7 ) ) ;\r\nif ( V_2 != 7 ) {\r\nF_2 ( V_10 L_13 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_2 ( V_6 L_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\nF_17 ( & V_7 ) ;\r\n}
