/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_TPM_H
#define TRACE_TRACE_HW_TPM_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_TPM_CRB_MMIO_READ 0
#define TRACE_TPM_CRB_MMIO_READ_ENABLED 0
#define TRACE_TPM_CRB_MMIO_READ_BACKEND_DSTATE() (0)
static inline void trace_tpm_crb_mmio_read(uint64_t addr, unsigned size, uint32_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_TPM_CRB_MMIO_WRITE 0
#define TRACE_TPM_CRB_MMIO_WRITE_ENABLED 0
#define TRACE_TPM_CRB_MMIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tpm_crb_mmio_write(uint64_t addr, unsigned size, uint32_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_TPM_PPI_MEMSET 0
#define TRACE_TPM_PPI_MEMSET_ENABLED 0
#define TRACE_TPM_PPI_MEMSET_BACKEND_DSTATE() (0)
static inline void trace_tpm_ppi_memset(uint8_t *ptr, size_t size) {
    (void)ptr;
    (void)size;
}
#define TRACE_TPM_SPAPR_CAUGHT_RESPONSE 0
#define TRACE_TPM_SPAPR_CAUGHT_RESPONSE_ENABLED 0
#define TRACE_TPM_SPAPR_CAUGHT_RESPONSE_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_caught_response(uint32_t v) {
    (void)v;
}
#define TRACE_TPM_SPAPR_DO_CRQ 0
#define TRACE_TPM_SPAPR_DO_CRQ_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq(uint8_t raw1, uint8_t raw2) {
    (void)raw1;
    (void)raw2;
}
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_COMPLETE_RESULT 0
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_COMPLETE_RESULT_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_COMPLETE_RESULT_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_crq_complete_result(void) {
}
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_RESULT 0
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_RESULT_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_CRQ_RESULT_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_crq_result(void) {
}
#define TRACE_TPM_SPAPR_DO_CRQ_GET_VERSION 0
#define TRACE_TPM_SPAPR_DO_CRQ_GET_VERSION_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_GET_VERSION_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_get_version(uint32_t version) {
    (void)version;
}
#define TRACE_TPM_SPAPR_DO_CRQ_PREPARE_TO_SUSPEND 0
#define TRACE_TPM_SPAPR_DO_CRQ_PREPARE_TO_SUSPEND_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_PREPARE_TO_SUSPEND_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_prepare_to_suspend(void) {
}
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_COMMAND 0
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_COMMAND_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_tpm_command(void) {
}
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_GET_RTCE_BUFFER_SIZE 0
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_GET_RTCE_BUFFER_SIZE_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_TPM_GET_RTCE_BUFFER_SIZE_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_tpm_get_rtce_buffer_size(size_t buffersize) {
    (void)buffersize;
}
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_CRQ 0
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_CRQ_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_CRQ_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_unknown_crq(uint8_t raw1, uint8_t raw2) {
    (void)raw1;
    (void)raw2;
}
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_MSG_TYPE 0
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_MSG_TYPE_ENABLED 0
#define TRACE_TPM_SPAPR_DO_CRQ_UNKNOWN_MSG_TYPE_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_do_crq_unknown_msg_type(uint8_t type) {
    (void)type;
}
#define TRACE_TPM_SPAPR_POST_LOAD 0
#define TRACE_TPM_SPAPR_POST_LOAD_ENABLED 0
#define TRACE_TPM_SPAPR_POST_LOAD_BACKEND_DSTATE() (0)
static inline void trace_tpm_spapr_post_load(void) {
}
#define TRACE_TPM_TIS_ABORT 0
#define TRACE_TPM_TIS_ABORT_ENABLED 0
#define TRACE_TPM_TIS_ABORT_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_abort(uint8_t locty) {
    (void)locty;
}
#define TRACE_TPM_TIS_DATA_READ 0
#define TRACE_TPM_TIS_DATA_READ_ENABLED 0
#define TRACE_TPM_TIS_DATA_READ_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_data_read(uint32_t value, uint32_t off) {
    (void)value;
    (void)off;
}
#define TRACE_TPM_TIS_I2C_EVENT 0
#define TRACE_TPM_TIS_I2C_EVENT_ENABLED 0
#define TRACE_TPM_TIS_I2C_EVENT_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_i2c_event(const char *event) {
    (void)event;
}
#define TRACE_TPM_TIS_I2C_RECV 0
#define TRACE_TPM_TIS_I2C_RECV_ENABLED 0
#define TRACE_TPM_TIS_I2C_RECV_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_i2c_recv(uint8_t data) {
    (void)data;
}
#define TRACE_TPM_TIS_I2C_SEND 0
#define TRACE_TPM_TIS_I2C_SEND_ENABLED 0
#define TRACE_TPM_TIS_I2C_SEND_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_i2c_send(uint8_t data) {
    (void)data;
}
#define TRACE_TPM_TIS_I2C_SEND_REG 0
#define TRACE_TPM_TIS_I2C_SEND_REG_ENABLED 0
#define TRACE_TPM_TIS_I2C_SEND_REG_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_i2c_send_reg(const char *name, int reg) {
    (void)name;
    (void)reg;
}
#define TRACE_TPM_TIS_MMIO_READ 0
#define TRACE_TPM_TIS_MMIO_READ_ENABLED 0
#define TRACE_TPM_TIS_MMIO_READ_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_read(unsigned size, uint32_t addr, uint32_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_TPM_TIS_MMIO_WRITE 0
#define TRACE_TPM_TIS_MMIO_WRITE_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write(unsigned size, uint32_t addr, uint32_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_TPM_TIS_MMIO_WRITE_DATA2SEND 0
#define TRACE_TPM_TIS_MMIO_WRITE_DATA2SEND_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_DATA2SEND_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_data2send(uint32_t value, unsigned size) {
    (void)value;
    (void)size;
}
#define TRACE_TPM_TIS_MMIO_WRITE_INIT_ABORT 0
#define TRACE_TPM_TIS_MMIO_WRITE_INIT_ABORT_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_INIT_ABORT_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_init_abort(void) {
}
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_REQ_USE 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_REQ_USE_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_REQ_USE_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_locty_req_use(uint8_t locty) {
    (void)locty;
}
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_SEIZED 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_SEIZED_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY_SEIZED_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_locty_seized(uint8_t locty, uint8_t active) {
    (void)locty;
    (void)active;
}
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY4 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY4_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOCTY4_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_locty4(void) {
}
#define TRACE_TPM_TIS_MMIO_WRITE_LOWERING_IRQ 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOWERING_IRQ_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_LOWERING_IRQ_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_lowering_irq(void) {
}
#define TRACE_TPM_TIS_MMIO_WRITE_NEXT_LOCTY 0
#define TRACE_TPM_TIS_MMIO_WRITE_NEXT_LOCTY_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_NEXT_LOCTY_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_next_locty(uint8_t locty) {
    (void)locty;
}
#define TRACE_TPM_TIS_MMIO_WRITE_RELEASE_LOCTY 0
#define TRACE_TPM_TIS_MMIO_WRITE_RELEASE_LOCTY_ENABLED 0
#define TRACE_TPM_TIS_MMIO_WRITE_RELEASE_LOCTY_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_mmio_write_release_locty(uint8_t locty) {
    (void)locty;
}
#define TRACE_TPM_TIS_NEW_ACTIVE_LOCALITY 0
#define TRACE_TPM_TIS_NEW_ACTIVE_LOCALITY_ENABLED 0
#define TRACE_TPM_TIS_NEW_ACTIVE_LOCALITY_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_new_active_locality(uint8_t locty) {
    (void)locty;
}
#define TRACE_TPM_TIS_PRE_SAVE 0
#define TRACE_TPM_TIS_PRE_SAVE_ENABLED 0
#define TRACE_TPM_TIS_PRE_SAVE_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_pre_save(uint8_t locty, uint32_t rw_offset) {
    (void)locty;
    (void)rw_offset;
}
#define TRACE_TPM_TIS_RAISE_IRQ 0
#define TRACE_TPM_TIS_RAISE_IRQ_ENABLED 0
#define TRACE_TPM_TIS_RAISE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_tpm_tis_raise_irq(uint32_t irqmask) {
    (void)irqmask;
}

#endif