// Seed: 2403380778
module module_0 (
    input uwire id_0,
    inout tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input supply0 id_14,
    output wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wor id_18,
    output tri0 id_19,
    output supply1 id_20
);
  assign id_9 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    inout wire id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4
);
  wire id_6 = id_6;
  assign id_2 = 1;
  wire id_7, id_8, id_9;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_4,
      id_4,
      id_0,
      id_1,
      id_3,
      id_0,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2
  );
endmodule
