

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Aug 29 12:31:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       66|     1922|  0.371 us|  10.811 us|   66|  1922|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop_width  |       64|     1920|         2|          1|          1|  64 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 16 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_data_V_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %axi_data_V_2"   --->   Operation 17 'read' 'axi_data_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 18 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sof_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_4"   --->   Operation 19 'read' 'sof_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %axi_data_V_2_read, i24 %axi_data_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_4, void %if.end, i1 0, void %newFuncRoot"   --->   Operation 24 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end, i1 %sof_4_read, void %newFuncRoot"   --->   Operation 25 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 26 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln474 = icmp_eq  i11 %j_3, i11 %cols_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 27 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1920, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%j_4 = add i11 %j_3, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 29 'add' 'j_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln474, void %for.body12.split, void %while.cond45.preheader.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 30 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln477 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:477]   --->   Operation 31 'specpipeline' 'specpipeline_ln477' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:445]   --->   Operation 32 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln478 = or i1 %sof, i1 %eol" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:478]   --->   Operation 33 'or' 'or_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %or_ln478, void %if.else, void %if.end" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:478]   --->   Operation 34 'br' 'br_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 35 'read' 'empty' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty"   --->   Operation 36 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty"   --->   Operation 37 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 38 'store' 'store_ln283' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln283 = store i24 %tmp_data_V, i24 %axi_data_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln474 & !or_ln478)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln474 = store i11 %j_4, i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 41 'store' 'store_ln474' <Predicate = (!icmp_ln474)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln474 = br void %for.body12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474]   --->   Operation 42 'br' 'br_ln474' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i24 %axi_data_V"   --->   Operation 46 'load' 'axi_data_V_load' <Predicate = (icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %axi_data_V_3_out, i24 %axi_data_V_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln474)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln474)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%axi_data_V_4 = load i24 %axi_data_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'axi_data_V_4' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_last_V_4 = load i1 %axi_last_V"   --->   Operation 44 'load' 'axi_last_V_4' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %srcYUV, i24 %axi_data_V_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!icmp_ln474)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 5.13ns
The critical path consists of the following:
	'alloca' operation ('j') [15]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) on local variable 'j' [37]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) [40]  (1.64 ns)
	'store' operation ('store_ln474', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474 on local variable 'j' [58]  (1.59 ns)
	blocking operation 1.9 ns on control path)

 <State 2>: 2.05ns
The critical path consists of the following:
	'load' operation ('axi.data.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on local variable 'axi.data.V' [55]  (0 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'srcYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [57]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
