library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.tank_const.all;
use work.game_library.all;

entity game_winner_tb is
end entity;

architecture test of game_winner_tb is

    -- Component declaration for the Unit Under Test (UUT)
    component game_winner
        port(
            clk            : in std_logic;
            rst_n          : in std_logic;
            we             : in std_logic;
            winner         : out std_logic;
            score          : out integer;
            collision_hit  : in std_logic
        );
    end component;

    -- Component declaration for tank_control
    component tank_control
        port(
            clk                 : in std_logic;
            rst_n               : in std_logic;
            we                  : in std_logic;
            tank_curr_pos_in    : in position;
            tank_next_pos_out   : out position;
            tank_display        : out std_logic;
            tank_speed_in       : in std_logic_vector(2 downto 0);
            winner              : out std_logic
        );
    end component;

    -- Signals for the UUT inputs and outputs
    signal clk           : std_logic := '0';
    signal rst_n         : std_logic := '1';
    signal we            : std_logic := '1';
    signal collision_hit : std_logic := '0';

    signal winner        : std_logic;
    signal score         : integer;

    -- Signals for tank_control
    signal tank_curr_pos_in  : position := (0, 0);
    signal tank_next_pos_out : position;
    signal tank_display      : std_logic;
    signal tank_speed_in     : std_logic_vector(2 downto 0) := "001";
    signal tank_winner       : std_logic;

    -- Clock period constant
    constant clk_period : time := 10 ns;

begin

    -- Instantiate the game_winner component
    game_winner_inst: game_winner
        port map(
            clk           => clk,
            rst_n         => rst_n,
            we            => we,
            winner        => winner,
            score         => score,
            collision_hit => collision_hit
        );

    -- Instantiate the tank_control component
    tank_control_inst: tank_control
        port map(
            clk                 => clk,
            rst_n               => rst_n,
            we                  => we,
            tank_curr_pos_in    => tank_curr_pos_in,
            tank_next_pos_out   => tank_next_pos_out,
            tank_display        => tank_display,
            tank_speed_in       => tank_speed_in,
            winner              => tank_winner
        );

    -- Clock generation
    clk_process: process
    begin
        while true loop
            clk <= '0';
            wait for clk_period / 2;
            clk <= '1';
            wait for clk_period / 2;
        end loop;
    end process;

    -- Test stimulus process
    stim_proc: process
    begin
        -- Apply reset
        rst_n <= '0';
        wait for clk_period;
        rst_n <= '1';
        wait for clk_period * 2;

        -- Test Case 1: No collision (Score should remain 0)
        collision_hit <= '0';
        wait for clk_period * 5;

        -- Test Case 2: Single collision detected
        collision_hit <= '1';
        wait for clk_period;
        collision_hit <= '0';
        wait for clk_period * 5;

        -- Test Case 3: Multiple collisions to reach win state
        collision_hit <= '1';
        wait for clk_period;
        collision_hit <= '0';
        wait for clk_period * 5;

        collision_hit <= '1';
        wait for clk_period;
        collision_hit <= '0';
        wait for clk_period * 5;

        -- Verify winner signal is asserted
        wait for clk_period * 10;

        -- Test Case 4: Interact with tank_control
        tank_curr_pos_in <= (10, 20); -- Simulate tank position
        wait for clk_period * 10;

        -- End simulation
        wait;
    end process;

end architecture test;
