Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb  3 16:07:25 2021
| Host         : Yonxiner-Works running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      7 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------+--------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal  |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------+-----------------+--------------------+------------------+----------------+
|  clock_60mhz_IBUF_BUFG |                 |                    |                1 |              1 |
|  clock_60mhz_IBUF_BUFG | data[6]_i_1_n_0 |                    |                2 |              7 |
|  clock_60mhz_IBUF_BUFG | data[6]_i_1_n_0 | counter[6]_i_1_n_0 |                2 |              7 |
+------------------------+-----------------+--------------------+------------------+----------------+


