// Seed: 806209293
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  logic id_3 = 1;
  assign id_3 = id_2;
endmodule
