{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698613488938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698613488938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 18:04:48 2023 " "Processing started: Sun Oct 29 18:04:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698613488938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613488938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613488938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698613489382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arquitetura " "Found design unit 1: relogio-arquitetura" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498140 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-arquitetura " "Found design unit 1: cpu-arquitetura" {  } { { "cpu.vhd" "" { Text "C:/descomp/Proj_relogio/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498142 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/descomp/Proj_relogio/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498143 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498146 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/descomp/Proj_relogio/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498148 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/descomp/Proj_relogio/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498149 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498150 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/Proj_relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498152 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/Proj_relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio1-comportamento " "Found design unit 1: LogicaDesvio1-comportamento" {  } { { "LogicaDesvio1.vhd" "" { Text "C:/descomp/Proj_relogio/LogicaDesvio1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498153 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio1 " "Found entity 1: LogicaDesvio1" {  } { { "LogicaDesvio1.vhd" "" { Text "C:/descomp/Proj_relogio/LogicaDesvio1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstrucao-comportamento " "Found design unit 1: decoderInstrucao-comportamento" {  } { { "decoderInstrucao.vhd" "" { Text "C:/descomp/Proj_relogio/decoderInstrucao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498155 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstrucao " "Found entity 1: decoderInstrucao" {  } { { "decoderInstrucao.vhd" "" { Text "C:/descomp/Proj_relogio/decoderInstrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498159 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498161 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498162 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/Proj_relogio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498164 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/Proj_relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/Proj_relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498165 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/Proj_relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayHEX-arquitetura " "Found design unit 1: displayHEX-arquitetura" {  } { { "displayHEX.vhd" "" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498167 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.vhd" "" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498168 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498170 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncekey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncekey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceKey-arquitetura " "Found design unit 1: debounceKey-arquitetura" {  } { { "debounceKey.vhd" "" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498171 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounceKey " "Found entity 1: debounceKey" {  } { { "debounceKey.vhd" "" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ulasomasubend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ulasomasubend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubEND-comportamento " "Found design unit 1: ULASomaSubEND-comportamento" {  } { { "output_files/ULASomaSubEND.vhd" "" { Text "C:/descomp/Proj_relogio/output_files/ULASomaSubEND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubEND " "Found entity 1: ULASomaSubEND" {  } { { "output_files/ULASomaSubEND.vhd" "" { Text "C:/descomp/Proj_relogio/output_files/ULASomaSubEND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698613498173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698613498235 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "program_counter relogio.vhd(44) " "VHDL Signal Declaration warning at relogio.vhd(44): used implicit default value for signal \"program_counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698613498236 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "relogio.vhd" "RAM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/descomp/Proj_relogio/relogio.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498261 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_PC_topLevel cpu.vhd(21) " "VHDL Signal Declaration warning at cpu.vhd(21): used implicit default value for signal \"Saida_PC_topLevel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/descomp/Proj_relogio/cpu.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698613498262 "|relogio|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\"" {  } { { "cpu.vhd" "bancoRegistradores" { Text "C:/descomp/Proj_relogio/cpu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA cpu:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"cpu:CPU\|ULA:ULA\"" {  } { { "cpu.vhd" "ULA" { Text "C:/descomp/Proj_relogio/cpu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498264 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[0\] ULA.vhd(29) " "Inferred latch for \"Saida\[0\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[1\] ULA.vhd(29) " "Inferred latch for \"Saida\[1\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[2\] ULA.vhd(29) " "Inferred latch for \"Saida\[2\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[3\] ULA.vhd(29) " "Inferred latch for \"Saida\[3\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[4\] ULA.vhd(29) " "Inferred latch for \"Saida\[4\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[5\] ULA.vhd(29) " "Inferred latch for \"Saida\[5\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[6\] ULA.vhd(29) " "Inferred latch for \"Saida\[6\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[7\] ULA.vhd(29) " "Inferred latch for \"Saida\[7\]\" at ULA.vhd(29)" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 "|relogio|cpu:CPU|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop cpu:CPU\|FlipFlop:FlipFlop " "Elaborating entity \"FlipFlop\" for hierarchy \"cpu:CPU\|FlipFlop:FlipFlop\"" {  } { { "cpu.vhd" "FlipFlop" { Text "C:/descomp/Proj_relogio/cpu.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU\|muxGenerico2x1:MUX_CPU " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU\|muxGenerico2x1:MUX_CPU\"" {  } { { "cpu.vhd" "MUX_CPU" { Text "C:/descomp/Proj_relogio/cpu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 cpu:CPU\|muxGenerico4x1:MUX_ENDERECO " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\"" {  } { { "cpu.vhd" "MUX_ENDERECO" { Text "C:/descomp/Proj_relogio/cpu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498267 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 "|relogio|cpu:CPU|muxGenerico4x1:MUX_ENDERECO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/descomp/Proj_relogio/cpu.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante cpu:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"cpu:CPU\|somaConstante:incrementaPC\"" {  } { { "cpu.vhd" "incrementaPC" { Text "C:/descomp/Proj_relogio/cpu.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM cpu:CPU\|memoriaRAM:RAM_END " "Elaborating entity \"memoriaRAM\" for hierarchy \"cpu:CPU\|memoriaRAM:RAM_END\"" {  } { { "cpu.vhd" "RAM_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU\|muxGenerico2x1:MUX_END " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU\|muxGenerico2x1:MUX_END\"" {  } { { "cpu.vhd" "MUX_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSubEND cpu:CPU\|ULASomaSubEND:ULA_END " "Elaborating entity \"ULASomaSubEND\" for hierarchy \"cpu:CPU\|ULASomaSubEND:ULA_END\"" {  } { { "cpu.vhd" "ULA_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:REG_retorno " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:REG_retorno\"" {  } { { "cpu.vhd" "REG_retorno" { Text "C:/descomp/Proj_relogio/cpu.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio1 cpu:CPU\|LogicaDesvio1:LogicaDesvio1 " "Elaborating entity \"LogicaDesvio1\" for hierarchy \"cpu:CPU\|LogicaDesvio1:LogicaDesvio1\"" {  } { { "cpu.vhd" "LogicaDesvio1" { Text "C:/descomp/Proj_relogio/cpu.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstrucao cpu:CPU\|decoderInstrucao:DECODER " "Elaborating entity \"decoderInstrucao\" for hierarchy \"cpu:CPU\|decoderInstrucao:DECODER\"" {  } { { "cpu.vhd" "DECODER" { Text "C:/descomp/Proj_relogio/cpu.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecoderBlocoRAM " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecoderBlocoRAM\"" {  } { { "relogio.vhd" "DecoderBlocoRAM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:Registrador_LEDs " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:Registrador_LEDs\"" {  } { { "relogio.vhd" "Registrador_LEDs" { Text "C:/descomp/Proj_relogio/relogio.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayHEX displayHEX:HEX_0 " "Elaborating entity \"displayHEX\" for hierarchy \"displayHEX:HEX_0\"" {  } { { "relogio.vhd" "HEX_0" { Text "C:/descomp/Proj_relogio/relogio.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico displayHEX:HEX_0\|registradorGenerico:REG_HEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"displayHEX:HEX_0\|registradorGenerico:REG_HEX0\"" {  } { { "displayHEX.vhd" "REG_HEX0" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg displayHEX:HEX_0\|conversorHex7Seg:DECODER_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"displayHEX:HEX_0\|conversorHex7Seg:DECODER_HEX0\"" {  } { { "displayHEX.vhd" "DECODER_HEX0" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:BufferSW0a7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:BufferSW0a7\"" {  } { { "relogio.vhd" "BufferSW0a7" { Text "C:/descomp/Proj_relogio/relogio.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta buffer_3_state_1porta:BufferSW8 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"buffer_3_state_1porta:BufferSW8\"" {  } { { "relogio.vhd" "BufferSW8" { Text "C:/descomp/Proj_relogio/relogio.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceKey debounceKey:KEY_0 " "Elaborating entity \"debounceKey\" for hierarchy \"debounceKey:KEY_0\"" {  } { { "relogio.vhd" "KEY_0" { Text "C:/descomp/Proj_relogio/relogio.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector debounceKey:KEY_0\|edgeDetector:detectorkey A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"debounceKey:KEY_0\|edgeDetector:detectorkey\"" {  } { { "debounceKey.vhd" "detectorkey" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613498288 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:CPU\|memoriaRAM:RAM_END\|ram " "RAM logic \"cpu:CPU\|memoriaRAM:RAM_END\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698613498540 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\|registrador " "RAM logic \"cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698613498540 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698613498540 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698613498540 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[7\]\" " "Converted tri-state node \"entrada_dados_cpu\[7\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[6\]\" " "Converted tri-state node \"entrada_dados_cpu\[6\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[5\]\" " "Converted tri-state node \"entrada_dados_cpu\[5\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[4\]\" " "Converted tri-state node \"entrada_dados_cpu\[4\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[3\]\" " "Converted tri-state node \"entrada_dados_cpu\[3\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[2\]\" " "Converted tri-state node \"entrada_dados_cpu\[2\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[1\]\" " "Converted tri-state node \"entrada_dados_cpu\[1\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[0\]\" " "Converted tri-state node \"entrada_dados_cpu\[0\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[0\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[1\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[2\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[3\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[4\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[5\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[6\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[7\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[8\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698613498545 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1698613498545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[0\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[1\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[2\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[3\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[4\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[5\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[6\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[7\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[8\] " "LATCH primitive \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[0\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[1\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[2\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[3\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[4\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[4\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[5\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[5\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[6\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[6\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU\|ULA:ULA\|Saida\[7\] " "LATCH primitive \"cpu:CPU\|ULA:ULA\|Saida\[7\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698613498604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[0\] GND " "Pin \"ProgramCounter\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[1\] GND " "Pin \"ProgramCounter\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[2\] GND " "Pin \"ProgramCounter\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[3\] GND " "Pin \"ProgramCounter\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[4\] GND " "Pin \"ProgramCounter\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[5\] GND " "Pin \"ProgramCounter\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[6\] GND " "Pin \"ProgramCounter\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[7\] GND " "Pin \"ProgramCounter\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ProgramCounter\[8\] GND " "Pin \"ProgramCounter\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698613499534 "|relogio|ProgramCounter[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698613499534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698613499629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698613500324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698613500324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1325 " "Implemented 1325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698613500409 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698613500409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1233 " "Implemented 1233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698613500409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698613500409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698613500424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 18:05:00 2023 " "Processing ended: Sun Oct 29 18:05:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698613500424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698613500424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698613500424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698613500424 ""}
