
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module rv_plic_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output rv_plic_reg_pkg::rv_plic_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input  rv_plic_reg_pkg::rv_plic_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  17: </pre>
<pre style="margin:0; padding:0 ">  18:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  20: );</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   import rv_plic_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   localparam AW = 10;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   localparam DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  56: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  64:   );</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  70:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  71:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   logic ip0_p0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   logic ip0_p1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic ip0_p2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic ip0_p3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic ip0_p4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic ip0_p5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic ip0_p6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic ip0_p7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic ip0_p8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic ip0_p9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic ip0_p10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic ip0_p11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic ip0_p12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic ip0_p13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic ip0_p14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic ip0_p15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic ip0_p16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic ip0_p17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic ip0_p18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic ip0_p19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic ip0_p20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic ip0_p21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic ip0_p22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic ip0_p23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic ip0_p24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic ip0_p25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic ip0_p26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic ip0_p27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic ip0_p28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic ip0_p29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic ip0_p30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic ip0_p31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic ip1_p32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic ip1_p33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic ip1_p34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic ip1_p35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic ip1_p36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic ip1_p37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic ip1_p38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic ip1_p39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic ip1_p40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic ip1_p41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic ip1_p42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic ip1_p43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic ip1_p44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic ip1_p45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic ip1_p46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic ip1_p47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic ip1_p48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic ip1_p49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic ip1_p50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic ip1_p51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic ip1_p52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic ip1_p53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic ip1_p54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic ip1_p55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic ip1_p56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic ip1_p57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic ip1_p58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic ip1_p59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic ip1_p60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic ip1_p61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic ip1_p62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic le0_le0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic le0_le0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic le0_le0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic le0_le1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic le0_le1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic le0_le1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic le0_le2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic le0_le2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic le0_le2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic le0_le3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic le0_le3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic le0_le3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic le0_le4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic le0_le4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic le0_le4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic le0_le5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic le0_le5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic le0_le5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic le0_le6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic le0_le6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic le0_le6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic le0_le7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic le0_le7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic le0_le7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic le0_le8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic le0_le8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic le0_le8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic le0_le9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic le0_le9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic le0_le9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic le0_le10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic le0_le10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic le0_le10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic le0_le11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic le0_le11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic le0_le11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic le0_le12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic le0_le12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic le0_le12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic le0_le13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic le0_le13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic le0_le13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic le0_le14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic le0_le14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic le0_le14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic le0_le15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic le0_le15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic le0_le15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic le0_le16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic le0_le16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic le0_le16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic le0_le17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic le0_le17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic le0_le17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic le0_le18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic le0_le18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic le0_le18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic le0_le19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic le0_le19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic le0_le19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic le0_le20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic le0_le20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic le0_le20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic le0_le21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic le0_le21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic le0_le21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic le0_le22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic le0_le22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic le0_le22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic le0_le23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic le0_le23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic le0_le23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic le0_le24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic le0_le24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic le0_le24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic le0_le25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic le0_le25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic le0_le25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic le0_le26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic le0_le26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic le0_le26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic le0_le27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic le0_le27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic le0_le27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic le0_le28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic le0_le28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic le0_le28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic le0_le29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic le0_le29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic le0_le29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic le0_le30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic le0_le30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic le0_le30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic le0_le31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic le0_le31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic le0_le31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic le1_le32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic le1_le32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic le1_le32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic le1_le33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic le1_le33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic le1_le33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic le1_le34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic le1_le34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic le1_le34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic le1_le35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic le1_le35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic le1_le35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic le1_le36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic le1_le36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic le1_le36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic le1_le37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic le1_le37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic le1_le37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic le1_le38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic le1_le38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic le1_le38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic le1_le39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic le1_le39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic le1_le39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic le1_le40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic le1_le40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic le1_le40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic le1_le41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic le1_le41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic le1_le41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic le1_le42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic le1_le42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic le1_le42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic le1_le43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic le1_le43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic le1_le43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic le1_le44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic le1_le44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic le1_le44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic le1_le45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic le1_le45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic le1_le45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic le1_le46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic le1_le46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic le1_le46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic le1_le47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic le1_le47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic le1_le47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic le1_le48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic le1_le48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic le1_le48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic le1_le49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic le1_le49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic le1_le49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic le1_le50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic le1_le50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic le1_le50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic le1_le51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic le1_le51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic le1_le51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic le1_le52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic le1_le52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic le1_le52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic le1_le53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic le1_le53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic le1_le53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic le1_le54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic le1_le54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic le1_le54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic le1_le55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic le1_le55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic le1_le55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic le1_le56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic le1_le56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic le1_le56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic le1_le57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic le1_le57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic le1_le57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic le1_le58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic le1_le58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic le1_le58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic le1_le59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic le1_le59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic le1_le59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic le1_le60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic le1_le60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic le1_le60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic le1_le61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic le1_le61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic le1_le61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic le1_le62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic le1_le62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic le1_le62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic [1:0] prio0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic [1:0] prio0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic prio0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic [1:0] prio1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic [1:0] prio1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic prio1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic [1:0] prio2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic [1:0] prio2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic prio2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic [1:0] prio3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic [1:0] prio3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic prio3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic [1:0] prio4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic [1:0] prio4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic prio4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic [1:0] prio5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic [1:0] prio5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic prio5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic [1:0] prio6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic [1:0] prio6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic prio6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic [1:0] prio7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic [1:0] prio7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic prio7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic [1:0] prio8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic [1:0] prio8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic prio8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic [1:0] prio9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic [1:0] prio9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic prio9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic [1:0] prio10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic [1:0] prio10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic prio10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic [1:0] prio11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic [1:0] prio11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic prio11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic [1:0] prio12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic [1:0] prio12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic prio12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic [1:0] prio13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic [1:0] prio13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic prio13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic [1:0] prio14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic [1:0] prio14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic prio14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic [1:0] prio15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic [1:0] prio15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic prio15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic [1:0] prio16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic [1:0] prio16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic prio16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic [1:0] prio17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic [1:0] prio17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic prio17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic [1:0] prio18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic [1:0] prio18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic prio18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic [1:0] prio19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic [1:0] prio19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic prio19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic [1:0] prio20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic [1:0] prio20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic prio20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic [1:0] prio21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic [1:0] prio21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic prio21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic [1:0] prio22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   logic [1:0] prio22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:   logic prio22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:   logic [1:0] prio23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:   logic [1:0] prio23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:   logic prio23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   logic [1:0] prio24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:   logic [1:0] prio24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   logic prio24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:   logic [1:0] prio25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   logic [1:0] prio25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:   logic prio25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   logic [1:0] prio26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:   logic [1:0] prio26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:   logic prio26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:   logic [1:0] prio27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:   logic [1:0] prio27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:   logic prio27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:   logic [1:0] prio28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:   logic [1:0] prio28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:   logic prio28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:   logic [1:0] prio29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:   logic [1:0] prio29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:   logic prio29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:   logic [1:0] prio30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:   logic [1:0] prio30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:   logic prio30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   logic [1:0] prio31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:   logic [1:0] prio31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   logic prio31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:   logic [1:0] prio32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:   logic [1:0] prio32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   logic prio32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:   logic [1:0] prio33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   logic [1:0] prio33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:   logic prio33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   logic [1:0] prio34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:   logic [1:0] prio34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   logic prio34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:   logic [1:0] prio35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:   logic [1:0] prio35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:   logic prio35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:   logic [1:0] prio36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:   logic [1:0] prio36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   logic prio36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:   logic [1:0] prio37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:   logic [1:0] prio37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:   logic prio37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:   logic [1:0] prio38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:   logic [1:0] prio38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:   logic prio38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:   logic [1:0] prio39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:   logic [1:0] prio39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:   logic prio39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:   logic [1:0] prio40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:   logic [1:0] prio40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 446:   logic prio40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:   logic [1:0] prio41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   logic [1:0] prio41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   logic prio41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   logic [1:0] prio42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:   logic [1:0] prio42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   logic prio42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:   logic [1:0] prio43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   logic [1:0] prio43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:   logic prio43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:   logic [1:0] prio44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:   logic [1:0] prio44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:   logic prio44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:   logic [1:0] prio45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:   logic [1:0] prio45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:   logic prio45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:   logic [1:0] prio46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:   logic [1:0] prio46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   logic prio46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:   logic [1:0] prio47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:   logic [1:0] prio47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:   logic prio47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:   logic [1:0] prio48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:   logic [1:0] prio48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:   logic prio48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:   logic [1:0] prio49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:   logic [1:0] prio49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:   logic prio49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   logic [1:0] prio50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:   logic [1:0] prio50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   logic prio50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:   logic [1:0] prio51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   logic [1:0] prio51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:   logic prio51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   logic [1:0] prio52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   logic [1:0] prio52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:   logic prio52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:   logic [1:0] prio53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:   logic [1:0] prio53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:   logic prio53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:   logic [1:0] prio54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:   logic [1:0] prio54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:   logic prio54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:   logic [1:0] prio55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:   logic [1:0] prio55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:   logic prio55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:   logic [1:0] prio56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:   logic [1:0] prio56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:   logic prio56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:   logic [1:0] prio57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   logic [1:0] prio57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:   logic prio57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:   logic [1:0] prio58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:   logic [1:0] prio58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:   logic prio58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:   logic [1:0] prio59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   logic [1:0] prio59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:   logic prio59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   logic [1:0] prio60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:   logic [1:0] prio60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   logic prio60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:   logic [1:0] prio61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:   logic [1:0] prio61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:   logic prio61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:   logic [1:0] prio62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:   logic [1:0] prio62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:   logic prio62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   logic ie00_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:   logic ie00_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:   logic ie00_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:   logic ie00_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:   logic ie00_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:   logic ie00_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:   logic ie00_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:   logic ie00_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:   logic ie00_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:   logic ie00_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:   logic ie00_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 524:   logic ie00_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:   logic ie00_e4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   logic ie00_e4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:   logic ie00_e4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   logic ie00_e5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:   logic ie00_e5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   logic ie00_e5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:   logic ie00_e6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   logic ie00_e6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:   logic ie00_e6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:   logic ie00_e7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:   logic ie00_e7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:   logic ie00_e7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:   logic ie00_e8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:   logic ie00_e8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:   logic ie00_e8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:   logic ie00_e9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:   logic ie00_e9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:   logic ie00_e9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   logic ie00_e10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:   logic ie00_e10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   logic ie00_e10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:   logic ie00_e11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:   logic ie00_e11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:   logic ie00_e11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:   logic ie00_e12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:   logic ie00_e12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:   logic ie00_e12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:   logic ie00_e13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:   logic ie00_e13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   logic ie00_e13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:   logic ie00_e14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   logic ie00_e14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:   logic ie00_e14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   logic ie00_e15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:   logic ie00_e15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:   logic ie00_e15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:   logic ie00_e16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:   logic ie00_e16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:   logic ie00_e16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:   logic ie00_e17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:   logic ie00_e17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:   logic ie00_e17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:   logic ie00_e18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:   logic ie00_e18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:   logic ie00_e18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:   logic ie00_e19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:   logic ie00_e19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:   logic ie00_e19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:   logic ie00_e20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:   logic ie00_e20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:   logic ie00_e20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:   logic ie00_e21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:   logic ie00_e21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:   logic ie00_e21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:   logic ie00_e22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   logic ie00_e22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:   logic ie00_e22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   logic ie00_e23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:   logic ie00_e23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   logic ie00_e23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   logic ie00_e24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:   logic ie00_e24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:   logic ie00_e24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:   logic ie00_e25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:   logic ie00_e25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:   logic ie00_e25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:   logic ie00_e26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:   logic ie00_e26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:   logic ie00_e26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:   logic ie00_e27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:   logic ie00_e27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:   logic ie00_e27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:   logic ie00_e28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:   logic ie00_e28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:   logic ie00_e28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:   logic ie00_e29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   logic ie00_e29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:   logic ie00_e29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   logic ie00_e30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:   logic ie00_e30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:   logic ie00_e30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:   logic ie00_e31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:   logic ie00_e31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   logic ie00_e31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:   logic ie01_e32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   logic ie01_e32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:   logic ie01_e32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:   logic ie01_e33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:   logic ie01_e33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:   logic ie01_e33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:   logic ie01_e34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:   logic ie01_e34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:   logic ie01_e34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:   logic ie01_e35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   logic ie01_e35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:   logic ie01_e35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:   logic ie01_e36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:   logic ie01_e36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   logic ie01_e36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:   logic ie01_e37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   logic ie01_e37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:   logic ie01_e37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   logic ie01_e38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:   logic ie01_e38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:   logic ie01_e38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:   logic ie01_e39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:   logic ie01_e39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:   logic ie01_e39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:   logic ie01_e40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   logic ie01_e40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   logic ie01_e40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:   logic ie01_e41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:   logic ie01_e41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:   logic ie01_e41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:   logic ie01_e42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   logic ie01_e42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:   logic ie01_e42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:   logic ie01_e43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:   logic ie01_e43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:   logic ie01_e43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:   logic ie01_e44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:   logic ie01_e44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:   logic ie01_e44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:   logic ie01_e45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   logic ie01_e45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:   logic ie01_e45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   logic ie01_e46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:   logic ie01_e46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:   logic ie01_e46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:   logic ie01_e47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:   logic ie01_e47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:   logic ie01_e47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:   logic ie01_e48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:   logic ie01_e48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:   logic ie01_e48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:   logic ie01_e49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:   logic ie01_e49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:   logic ie01_e49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:   logic ie01_e50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:   logic ie01_e50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:   logic ie01_e50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:   logic ie01_e51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:   logic ie01_e51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:   logic ie01_e51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:   logic ie01_e52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:   logic ie01_e52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:   logic ie01_e52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:   logic ie01_e53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:   logic ie01_e53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:   logic ie01_e53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:   logic ie01_e54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:   logic ie01_e54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:   logic ie01_e54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:   logic ie01_e55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:   logic ie01_e55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:   logic ie01_e55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:   logic ie01_e56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:   logic ie01_e56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:   logic ie01_e56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:   logic ie01_e57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:   logic ie01_e57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:   logic ie01_e57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:   logic ie01_e58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:   logic ie01_e58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:   logic ie01_e58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:   logic ie01_e59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 691:   logic ie01_e59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:   logic ie01_e59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:   logic ie01_e60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:   logic ie01_e60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 695:   logic ie01_e60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:   logic ie01_e61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:   logic ie01_e61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:   logic ie01_e61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:   logic ie01_e62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:   logic ie01_e62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:   logic ie01_e62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:   logic [1:0] threshold0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:   logic [1:0] threshold0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:   logic threshold0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:   logic [5:0] cc0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:   logic [5:0] cc0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:   logic cc0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:   logic cc0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:   logic msip0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:   logic msip0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:   logic msip0_we;</pre>
<pre style="margin:0; padding:0 "> 712: </pre>
<pre style="margin:0; padding:0 "> 713:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 714: </pre>
<pre style="margin:0; padding:0 "> 715:   // Subregister 0 of Multireg ip</pre>
<pre style="margin:0; padding:0 "> 716:   // R[ip0]: V(False)</pre>
<pre style="margin:0; padding:0 "> 717: </pre>
<pre style="margin:0; padding:0 "> 718:   // F[p0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:   ) u_ip0_p0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 726: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 729: </pre>
<pre style="margin:0; padding:0 "> 730:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:     .de     (hw2reg.ip[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:     .d      (hw2reg.ip[0].d ),</pre>
<pre style="margin:0; padding:0 "> 733: </pre>
<pre style="margin:0; padding:0 "> 734:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 737: </pre>
<pre style="margin:0; padding:0 "> 738:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .qs     (ip0_p0_qs)</pre>
<pre style="margin:0; padding:0 "> 740:   );</pre>
<pre style="margin:0; padding:0 "> 741: </pre>
<pre style="margin:0; padding:0 "> 742: </pre>
<pre style="margin:0; padding:0 "> 743:   // F[p1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 747:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:   ) u_ip0_p1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 754: </pre>
<pre style="margin:0; padding:0 "> 755:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .de     (hw2reg.ip[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .d      (hw2reg.ip[1].d ),</pre>
<pre style="margin:0; padding:0 "> 758: </pre>
<pre style="margin:0; padding:0 "> 759:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 761:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 762: </pre>
<pre style="margin:0; padding:0 "> 763:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .qs     (ip0_p1_qs)</pre>
<pre style="margin:0; padding:0 "> 765:   );</pre>
<pre style="margin:0; padding:0 "> 766: </pre>
<pre style="margin:0; padding:0 "> 767: </pre>
<pre style="margin:0; padding:0 "> 768:   // F[p2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:   ) u_ip0_p2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 776: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 777:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 778:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 779: </pre>
<pre style="margin:0; padding:0 "> 780:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:     .de     (hw2reg.ip[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .d      (hw2reg.ip[2].d ),</pre>
<pre style="margin:0; padding:0 "> 783: </pre>
<pre style="margin:0; padding:0 "> 784:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 787: </pre>
<pre style="margin:0; padding:0 "> 788:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .qs     (ip0_p2_qs)</pre>
<pre style="margin:0; padding:0 "> 790:   );</pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792: </pre>
<pre style="margin:0; padding:0 "> 793:   // F[p3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:   ) u_ip0_p3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 801: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 804: </pre>
<pre style="margin:0; padding:0 "> 805:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:     .de     (hw2reg.ip[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:     .d      (hw2reg.ip[3].d ),</pre>
<pre style="margin:0; padding:0 "> 808: </pre>
<pre style="margin:0; padding:0 "> 809:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 812: </pre>
<pre style="margin:0; padding:0 "> 813:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .qs     (ip0_p3_qs)</pre>
<pre style="margin:0; padding:0 "> 815:   );</pre>
<pre style="margin:0; padding:0 "> 816: </pre>
<pre style="margin:0; padding:0 "> 817: </pre>
<pre style="margin:0; padding:0 "> 818:   // F[p4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:   ) u_ip0_p4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 829: </pre>
<pre style="margin:0; padding:0 "> 830:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .de     (hw2reg.ip[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:     .d      (hw2reg.ip[4].d ),</pre>
<pre style="margin:0; padding:0 "> 833: </pre>
<pre style="margin:0; padding:0 "> 834:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 837: </pre>
<pre style="margin:0; padding:0 "> 838:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:     .qs     (ip0_p4_qs)</pre>
<pre style="margin:0; padding:0 "> 840:   );</pre>
<pre style="margin:0; padding:0 "> 841: </pre>
<pre style="margin:0; padding:0 "> 842: </pre>
<pre style="margin:0; padding:0 "> 843:   // F[p5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:   ) u_ip0_p5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 851: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 854: </pre>
<pre style="margin:0; padding:0 "> 855:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 856:     .de     (hw2reg.ip[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:     .d      (hw2reg.ip[5].d ),</pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="margin:0; padding:0 "> 859:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 862: </pre>
<pre style="margin:0; padding:0 "> 863:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .qs     (ip0_p5_qs)</pre>
<pre style="margin:0; padding:0 "> 865:   );</pre>
<pre style="margin:0; padding:0 "> 866: </pre>
<pre style="margin:0; padding:0 "> 867: </pre>
<pre style="margin:0; padding:0 "> 868:   // F[p6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:   ) u_ip0_p6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 876: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 879: </pre>
<pre style="margin:0; padding:0 "> 880:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .de     (hw2reg.ip[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 882:     .d      (hw2reg.ip[6].d ),</pre>
<pre style="margin:0; padding:0 "> 883: </pre>
<pre style="margin:0; padding:0 "> 884:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 887: </pre>
<pre style="margin:0; padding:0 "> 888:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .qs     (ip0_p6_qs)</pre>
<pre style="margin:0; padding:0 "> 890:   );</pre>
<pre style="margin:0; padding:0 "> 891: </pre>
<pre style="margin:0; padding:0 "> 892: </pre>
<pre style="margin:0; padding:0 "> 893:   // F[p7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 895:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:   ) u_ip0_p7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 899:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 900:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 904: </pre>
<pre style="margin:0; padding:0 "> 905:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:     .de     (hw2reg.ip[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .d      (hw2reg.ip[7].d ),</pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="margin:0; padding:0 "> 909:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 912: </pre>
<pre style="margin:0; padding:0 "> 913:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     .qs     (ip0_p7_qs)</pre>
<pre style="margin:0; padding:0 "> 915:   );</pre>
<pre style="margin:0; padding:0 "> 916: </pre>
<pre style="margin:0; padding:0 "> 917: </pre>
<pre style="margin:0; padding:0 "> 918:   // F[p8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 921:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:   ) u_ip0_p8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 926: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 929: </pre>
<pre style="margin:0; padding:0 "> 930:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .de     (hw2reg.ip[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     .d      (hw2reg.ip[8].d ),</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="margin:0; padding:0 "> 934:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 937: </pre>
<pre style="margin:0; padding:0 "> 938:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .qs     (ip0_p8_qs)</pre>
<pre style="margin:0; padding:0 "> 940:   );</pre>
<pre style="margin:0; padding:0 "> 941: </pre>
<pre style="margin:0; padding:0 "> 942: </pre>
<pre style="margin:0; padding:0 "> 943:   // F[p9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 944:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 947:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 948:   ) u_ip0_p9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 951: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 954: </pre>
<pre style="margin:0; padding:0 "> 955:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .de     (hw2reg.ip[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .d      (hw2reg.ip[9].d ),</pre>
<pre style="margin:0; padding:0 "> 958: </pre>
<pre style="margin:0; padding:0 "> 959:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 962: </pre>
<pre style="margin:0; padding:0 "> 963:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .qs     (ip0_p9_qs)</pre>
<pre style="margin:0; padding:0 "> 965:   );</pre>
<pre style="margin:0; padding:0 "> 966: </pre>
<pre style="margin:0; padding:0 "> 967: </pre>
<pre style="margin:0; padding:0 "> 968:   // F[p10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 973:   ) u_ip0_p10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 974:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 979: </pre>
<pre style="margin:0; padding:0 "> 980:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:     .de     (hw2reg.ip[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 982:     .d      (hw2reg.ip[10].d ),</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="margin:0; padding:0 "> 984:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 987: </pre>
<pre style="margin:0; padding:0 "> 988:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:     .qs     (ip0_p10_qs)</pre>
<pre style="margin:0; padding:0 "> 990:   );</pre>
<pre style="margin:0; padding:0 "> 991: </pre>
<pre style="margin:0; padding:0 "> 992: </pre>
<pre style="margin:0; padding:0 "> 993:   // F[p11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:   ) u_ip0_p11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1001: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1004: </pre>
<pre style="margin:0; padding:0 ">1005:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .de     (hw2reg.ip[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:     .d      (hw2reg.ip[11].d ),</pre>
<pre style="margin:0; padding:0 ">1008: </pre>
<pre style="margin:0; padding:0 ">1009:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1012: </pre>
<pre style="margin:0; padding:0 ">1013:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .qs     (ip0_p11_qs)</pre>
<pre style="margin:0; padding:0 ">1015:   );</pre>
<pre style="margin:0; padding:0 ">1016: </pre>
<pre style="margin:0; padding:0 ">1017: </pre>
<pre style="margin:0; padding:0 ">1018:   // F[p12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:   ) u_ip0_p12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1025:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1026: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="margin:0; padding:0 ">1030:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:     .de     (hw2reg.ip[12].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .d      (hw2reg.ip[12].d ),</pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="margin:0; padding:0 ">1034:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1037: </pre>
<pre style="margin:0; padding:0 ">1038:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .qs     (ip0_p12_qs)</pre>
<pre style="margin:0; padding:0 ">1040:   );</pre>
<pre style="margin:0; padding:0 ">1041: </pre>
<pre style="margin:0; padding:0 ">1042: </pre>
<pre style="margin:0; padding:0 ">1043:   // F[p13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1048:   ) u_ip0_p13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1051: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1054: </pre>
<pre style="margin:0; padding:0 ">1055:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:     .de     (hw2reg.ip[13].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .d      (hw2reg.ip[13].d ),</pre>
<pre style="margin:0; padding:0 ">1058: </pre>
<pre style="margin:0; padding:0 ">1059:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1062: </pre>
<pre style="margin:0; padding:0 ">1063:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:     .qs     (ip0_p13_qs)</pre>
<pre style="margin:0; padding:0 ">1065:   );</pre>
<pre style="margin:0; padding:0 ">1066: </pre>
<pre style="margin:0; padding:0 ">1067: </pre>
<pre style="margin:0; padding:0 ">1068:   // F[p14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:   ) u_ip0_p14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1076: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1079: </pre>
<pre style="margin:0; padding:0 ">1080:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     .de     (hw2reg.ip[14].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .d      (hw2reg.ip[14].d ),</pre>
<pre style="margin:0; padding:0 ">1083: </pre>
<pre style="margin:0; padding:0 ">1084:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1087: </pre>
<pre style="margin:0; padding:0 ">1088:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .qs     (ip0_p14_qs)</pre>
<pre style="margin:0; padding:0 ">1090:   );</pre>
<pre style="margin:0; padding:0 ">1091: </pre>
<pre style="margin:0; padding:0 ">1092: </pre>
<pre style="margin:0; padding:0 ">1093:   // F[p15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1097:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:   ) u_ip0_p15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1101: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1104: </pre>
<pre style="margin:0; padding:0 ">1105:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:     .de     (hw2reg.ip[15].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .d      (hw2reg.ip[15].d ),</pre>
<pre style="margin:0; padding:0 ">1108: </pre>
<pre style="margin:0; padding:0 ">1109:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1112: </pre>
<pre style="margin:0; padding:0 ">1113:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .qs     (ip0_p15_qs)</pre>
<pre style="margin:0; padding:0 ">1115:   );</pre>
<pre style="margin:0; padding:0 ">1116: </pre>
<pre style="margin:0; padding:0 ">1117: </pre>
<pre style="margin:0; padding:0 ">1118:   // F[p16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1120:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1122:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1123:   ) u_ip0_p16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1126: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1129: </pre>
<pre style="margin:0; padding:0 ">1130:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1131:     .de     (hw2reg.ip[16].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:     .d      (hw2reg.ip[16].d ),</pre>
<pre style="margin:0; padding:0 ">1133: </pre>
<pre style="margin:0; padding:0 ">1134:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1135:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1136:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1137: </pre>
<pre style="margin:0; padding:0 ">1138:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1139:     .qs     (ip0_p16_qs)</pre>
<pre style="margin:0; padding:0 ">1140:   );</pre>
<pre style="margin:0; padding:0 ">1141: </pre>
<pre style="margin:0; padding:0 ">1142: </pre>
<pre style="margin:0; padding:0 ">1143:   // F[p17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:   ) u_ip0_p17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1149:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1151: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1154: </pre>
<pre style="margin:0; padding:0 ">1155:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .de     (hw2reg.ip[17].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:     .d      (hw2reg.ip[17].d ),</pre>
<pre style="margin:0; padding:0 ">1158: </pre>
<pre style="margin:0; padding:0 ">1159:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1161:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1162: </pre>
<pre style="margin:0; padding:0 ">1163:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:     .qs     (ip0_p17_qs)</pre>
<pre style="margin:0; padding:0 ">1165:   );</pre>
<pre style="margin:0; padding:0 ">1166: </pre>
<pre style="margin:0; padding:0 ">1167: </pre>
<pre style="margin:0; padding:0 ">1168:   // F[p18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:   ) u_ip0_p18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1175:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1176: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1179: </pre>
<pre style="margin:0; padding:0 ">1180:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .de     (hw2reg.ip[18].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .d      (hw2reg.ip[18].d ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .qs     (ip0_p18_qs)</pre>
<pre style="margin:0; padding:0 ">1190:   );</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="margin:0; padding:0 ">1192: </pre>
<pre style="margin:0; padding:0 ">1193:   // F[p19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:   ) u_ip0_p19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1201: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1204: </pre>
<pre style="margin:0; padding:0 ">1205:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:     .de     (hw2reg.ip[19].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .d      (hw2reg.ip[19].d ),</pre>
<pre style="margin:0; padding:0 ">1208: </pre>
<pre style="margin:0; padding:0 ">1209:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1210:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1212: </pre>
<pre style="margin:0; padding:0 ">1213:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1214:     .qs     (ip0_p19_qs)</pre>
<pre style="margin:0; padding:0 ">1215:   );</pre>
<pre style="margin:0; padding:0 ">1216: </pre>
<pre style="margin:0; padding:0 ">1217: </pre>
<pre style="margin:0; padding:0 ">1218:   // F[p20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1219:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:   ) u_ip0_p20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1224:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1225:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1226: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1227:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1229: </pre>
<pre style="margin:0; padding:0 ">1230:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .de     (hw2reg.ip[20].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:     .d      (hw2reg.ip[20].d ),</pre>
<pre style="margin:0; padding:0 ">1233: </pre>
<pre style="margin:0; padding:0 ">1234:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1236:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1237: </pre>
<pre style="margin:0; padding:0 ">1238:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1239:     .qs     (ip0_p20_qs)</pre>
<pre style="margin:0; padding:0 ">1240:   );</pre>
<pre style="margin:0; padding:0 ">1241: </pre>
<pre style="margin:0; padding:0 ">1242: </pre>
<pre style="margin:0; padding:0 ">1243:   // F[p21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1244:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:   ) u_ip0_p21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1251: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1254: </pre>
<pre style="margin:0; padding:0 ">1255:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .de     (hw2reg.ip[21].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1257:     .d      (hw2reg.ip[21].d ),</pre>
<pre style="margin:0; padding:0 ">1258: </pre>
<pre style="margin:0; padding:0 ">1259:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1261:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1262: </pre>
<pre style="margin:0; padding:0 ">1263:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .qs     (ip0_p21_qs)</pre>
<pre style="margin:0; padding:0 ">1265:   );</pre>
<pre style="margin:0; padding:0 ">1266: </pre>
<pre style="margin:0; padding:0 ">1267: </pre>
<pre style="margin:0; padding:0 ">1268:   // F[p22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1269:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1270:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:   ) u_ip0_p22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1276: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1279: </pre>
<pre style="margin:0; padding:0 ">1280:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .de     (hw2reg.ip[22].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .d      (hw2reg.ip[22].d ),</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="margin:0; padding:0 ">1284:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1287: </pre>
<pre style="margin:0; padding:0 ">1288:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .qs     (ip0_p22_qs)</pre>
<pre style="margin:0; padding:0 ">1290:   );</pre>
<pre style="margin:0; padding:0 ">1291: </pre>
<pre style="margin:0; padding:0 ">1292: </pre>
<pre style="margin:0; padding:0 ">1293:   // F[p23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1294:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1295:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1296:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1297:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:   ) u_ip0_p23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1299:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1300:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1301: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1304: </pre>
<pre style="margin:0; padding:0 ">1305:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .de     (hw2reg.ip[23].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .d      (hw2reg.ip[23].d ),</pre>
<pre style="margin:0; padding:0 ">1308: </pre>
<pre style="margin:0; padding:0 ">1309:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1310:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1311:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1312: </pre>
<pre style="margin:0; padding:0 ">1313:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1314:     .qs     (ip0_p23_qs)</pre>
<pre style="margin:0; padding:0 ">1315:   );</pre>
<pre style="margin:0; padding:0 ">1316: </pre>
<pre style="margin:0; padding:0 ">1317: </pre>
<pre style="margin:0; padding:0 ">1318:   // F[p24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:   ) u_ip0_p24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1325:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1326: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1328:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1329: </pre>
<pre style="margin:0; padding:0 ">1330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:     .de     (hw2reg.ip[24].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .d      (hw2reg.ip[24].d ),</pre>
<pre style="margin:0; padding:0 ">1333: </pre>
<pre style="margin:0; padding:0 ">1334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1337: </pre>
<pre style="margin:0; padding:0 ">1338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1339:     .qs     (ip0_p24_qs)</pre>
<pre style="margin:0; padding:0 ">1340:   );</pre>
<pre style="margin:0; padding:0 ">1341: </pre>
<pre style="margin:0; padding:0 ">1342: </pre>
<pre style="margin:0; padding:0 ">1343:   // F[p25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1345:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1347:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1348:   ) u_ip0_p25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1351: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1352:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1354: </pre>
<pre style="margin:0; padding:0 ">1355:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .de     (hw2reg.ip[25].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:     .d      (hw2reg.ip[25].d ),</pre>
<pre style="margin:0; padding:0 ">1358: </pre>
<pre style="margin:0; padding:0 ">1359:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1362: </pre>
<pre style="margin:0; padding:0 ">1363:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .qs     (ip0_p25_qs)</pre>
<pre style="margin:0; padding:0 ">1365:   );</pre>
<pre style="margin:0; padding:0 ">1366: </pre>
<pre style="margin:0; padding:0 ">1367: </pre>
<pre style="margin:0; padding:0 ">1368:   // F[p26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1369:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1370:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1372:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1373:   ) u_ip0_p26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1374:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1375:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1376: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1378:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1379: </pre>
<pre style="margin:0; padding:0 ">1380:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:     .de     (hw2reg.ip[26].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .d      (hw2reg.ip[26].d ),</pre>
<pre style="margin:0; padding:0 ">1383: </pre>
<pre style="margin:0; padding:0 ">1384:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1387: </pre>
<pre style="margin:0; padding:0 ">1388:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .qs     (ip0_p26_qs)</pre>
<pre style="margin:0; padding:0 ">1390:   );</pre>
<pre style="margin:0; padding:0 ">1391: </pre>
<pre style="margin:0; padding:0 ">1392: </pre>
<pre style="margin:0; padding:0 ">1393:   // F[p27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1395:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1396:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1398:   ) u_ip0_p27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1399:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1400:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1401: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1404: </pre>
<pre style="margin:0; padding:0 ">1405:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     .de     (hw2reg.ip[27].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     .d      (hw2reg.ip[27].d ),</pre>
<pre style="margin:0; padding:0 ">1408: </pre>
<pre style="margin:0; padding:0 ">1409:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1412: </pre>
<pre style="margin:0; padding:0 ">1413:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     .qs     (ip0_p27_qs)</pre>
<pre style="margin:0; padding:0 ">1415:   );</pre>
<pre style="margin:0; padding:0 ">1416: </pre>
<pre style="margin:0; padding:0 ">1417: </pre>
<pre style="margin:0; padding:0 ">1418:   // F[p28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1421:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1422:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1423:   ) u_ip0_p28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1424:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1425:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1426: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1427:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1429: </pre>
<pre style="margin:0; padding:0 ">1430:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .de     (hw2reg.ip[28].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:     .d      (hw2reg.ip[28].d ),</pre>
<pre style="margin:0; padding:0 ">1433: </pre>
<pre style="margin:0; padding:0 ">1434:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1437: </pre>
<pre style="margin:0; padding:0 ">1438:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:     .qs     (ip0_p28_qs)</pre>
<pre style="margin:0; padding:0 ">1440:   );</pre>
<pre style="margin:0; padding:0 ">1441: </pre>
<pre style="margin:0; padding:0 ">1442: </pre>
<pre style="margin:0; padding:0 ">1443:   // F[p29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1444:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1447:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1448:   ) u_ip0_p29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1450:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1453:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1454: </pre>
<pre style="margin:0; padding:0 ">1455:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:     .de     (hw2reg.ip[29].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .d      (hw2reg.ip[29].d ),</pre>
<pre style="margin:0; padding:0 ">1458: </pre>
<pre style="margin:0; padding:0 ">1459:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1462: </pre>
<pre style="margin:0; padding:0 ">1463:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .qs     (ip0_p29_qs)</pre>
<pre style="margin:0; padding:0 ">1465:   );</pre>
<pre style="margin:0; padding:0 ">1466: </pre>
<pre style="margin:0; padding:0 ">1467: </pre>
<pre style="margin:0; padding:0 ">1468:   // F[p30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1469:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:   ) u_ip0_p30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1474:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1476: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1477:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1478:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1479: </pre>
<pre style="margin:0; padding:0 ">1480:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1481:     .de     (hw2reg.ip[30].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:     .d      (hw2reg.ip[30].d ),</pre>
<pre style="margin:0; padding:0 ">1483: </pre>
<pre style="margin:0; padding:0 ">1484:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1486:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1487: </pre>
<pre style="margin:0; padding:0 ">1488:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .qs     (ip0_p30_qs)</pre>
<pre style="margin:0; padding:0 ">1490:   );</pre>
<pre style="margin:0; padding:0 ">1491: </pre>
<pre style="margin:0; padding:0 ">1492: </pre>
<pre style="margin:0; padding:0 ">1493:   // F[p31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1494:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1495:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:   ) u_ip0_p31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1501: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1504: </pre>
<pre style="margin:0; padding:0 ">1505:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .de     (hw2reg.ip[31].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:     .d      (hw2reg.ip[31].d ),</pre>
<pre style="margin:0; padding:0 ">1508: </pre>
<pre style="margin:0; padding:0 ">1509:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1510:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1511:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1512: </pre>
<pre style="margin:0; padding:0 ">1513:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:     .qs     (ip0_p31_qs)</pre>
<pre style="margin:0; padding:0 ">1515:   );</pre>
<pre style="margin:0; padding:0 ">1516: </pre>
<pre style="margin:0; padding:0 ">1517: </pre>
<pre style="margin:0; padding:0 ">1518:   // Subregister 32 of Multireg ip</pre>
<pre style="margin:0; padding:0 ">1519:   // R[ip1]: V(False)</pre>
<pre style="margin:0; padding:0 ">1520: </pre>
<pre style="margin:0; padding:0 ">1521:   // F[p32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1523:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1525:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:   ) u_ip1_p32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1529: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1531:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1532: </pre>
<pre style="margin:0; padding:0 ">1533:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1534:     .de     (hw2reg.ip[32].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:     .d      (hw2reg.ip[32].d ),</pre>
<pre style="margin:0; padding:0 ">1536: </pre>
<pre style="margin:0; padding:0 ">1537:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1540: </pre>
<pre style="margin:0; padding:0 ">1541:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:     .qs     (ip1_p32_qs)</pre>
<pre style="margin:0; padding:0 ">1543:   );</pre>
<pre style="margin:0; padding:0 ">1544: </pre>
<pre style="margin:0; padding:0 ">1545: </pre>
<pre style="margin:0; padding:0 ">1546:   // F[p33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1547:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1548:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1550:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:   ) u_ip1_p33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1554: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1557: </pre>
<pre style="margin:0; padding:0 ">1558:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:     .de     (hw2reg.ip[33].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:     .d      (hw2reg.ip[33].d ),</pre>
<pre style="margin:0; padding:0 ">1561: </pre>
<pre style="margin:0; padding:0 ">1562:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1563:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1565: </pre>
<pre style="margin:0; padding:0 ">1566:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .qs     (ip1_p33_qs)</pre>
<pre style="margin:0; padding:0 ">1568:   );</pre>
<pre style="margin:0; padding:0 ">1569: </pre>
<pre style="margin:0; padding:0 ">1570: </pre>
<pre style="margin:0; padding:0 ">1571:   // F[p34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:   ) u_ip1_p34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1579: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1582: </pre>
<pre style="margin:0; padding:0 ">1583:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:     .de     (hw2reg.ip[34].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:     .d      (hw2reg.ip[34].d ),</pre>
<pre style="margin:0; padding:0 ">1586: </pre>
<pre style="margin:0; padding:0 ">1587:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1590: </pre>
<pre style="margin:0; padding:0 ">1591:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:     .qs     (ip1_p34_qs)</pre>
<pre style="margin:0; padding:0 ">1593:   );</pre>
<pre style="margin:0; padding:0 ">1594: </pre>
<pre style="margin:0; padding:0 ">1595: </pre>
<pre style="margin:0; padding:0 ">1596:   // F[p35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1598:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1600:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1601:   ) u_ip1_p35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1604: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1607: </pre>
<pre style="margin:0; padding:0 ">1608:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:     .de     (hw2reg.ip[35].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:     .d      (hw2reg.ip[35].d ),</pre>
<pre style="margin:0; padding:0 ">1611: </pre>
<pre style="margin:0; padding:0 ">1612:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1614:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1615: </pre>
<pre style="margin:0; padding:0 ">1616:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:     .qs     (ip1_p35_qs)</pre>
<pre style="margin:0; padding:0 ">1618:   );</pre>
<pre style="margin:0; padding:0 ">1619: </pre>
<pre style="margin:0; padding:0 ">1620: </pre>
<pre style="margin:0; padding:0 ">1621:   // F[p36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:   ) u_ip1_p36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1628:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1629: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1632: </pre>
<pre style="margin:0; padding:0 ">1633:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:     .de     (hw2reg.ip[36].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .d      (hw2reg.ip[36].d ),</pre>
<pre style="margin:0; padding:0 ">1636: </pre>
<pre style="margin:0; padding:0 ">1637:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1640: </pre>
<pre style="margin:0; padding:0 ">1641:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:     .qs     (ip1_p36_qs)</pre>
<pre style="margin:0; padding:0 ">1643:   );</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="margin:0; padding:0 ">1645: </pre>
<pre style="margin:0; padding:0 ">1646:   // F[p37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:   ) u_ip1_p37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1654: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1657: </pre>
<pre style="margin:0; padding:0 ">1658:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1659:     .de     (hw2reg.ip[37].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1660:     .d      (hw2reg.ip[37].d ),</pre>
<pre style="margin:0; padding:0 ">1661: </pre>
<pre style="margin:0; padding:0 ">1662:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1665: </pre>
<pre style="margin:0; padding:0 ">1666:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1667:     .qs     (ip1_p37_qs)</pre>
<pre style="margin:0; padding:0 ">1668:   );</pre>
<pre style="margin:0; padding:0 ">1669: </pre>
<pre style="margin:0; padding:0 ">1670: </pre>
<pre style="margin:0; padding:0 ">1671:   // F[p38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1672:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1673:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1674:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1675:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:   ) u_ip1_p38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1681:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1682: </pre>
<pre style="margin:0; padding:0 ">1683:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1684:     .de     (hw2reg.ip[38].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1685:     .d      (hw2reg.ip[38].d ),</pre>
<pre style="margin:0; padding:0 ">1686: </pre>
<pre style="margin:0; padding:0 ">1687:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1688:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1689:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1690: </pre>
<pre style="margin:0; padding:0 ">1691:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .qs     (ip1_p38_qs)</pre>
<pre style="margin:0; padding:0 ">1693:   );</pre>
<pre style="margin:0; padding:0 ">1694: </pre>
<pre style="margin:0; padding:0 ">1695: </pre>
<pre style="margin:0; padding:0 ">1696:   // F[p39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1697:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1698:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1699:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:   ) u_ip1_p39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1703:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1704: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1705:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1706:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1707: </pre>
<pre style="margin:0; padding:0 ">1708:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:     .de     (hw2reg.ip[39].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .d      (hw2reg.ip[39].d ),</pre>
<pre style="margin:0; padding:0 ">1711: </pre>
<pre style="margin:0; padding:0 ">1712:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1713:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1714:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1715: </pre>
<pre style="margin:0; padding:0 ">1716:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:     .qs     (ip1_p39_qs)</pre>
<pre style="margin:0; padding:0 ">1718:   );</pre>
<pre style="margin:0; padding:0 ">1719: </pre>
<pre style="margin:0; padding:0 ">1720: </pre>
<pre style="margin:0; padding:0 ">1721:   // F[p40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1722:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1723:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1726:   ) u_ip1_p40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1727:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1728:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1729: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1730:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1731:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1732: </pre>
<pre style="margin:0; padding:0 ">1733:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .de     (hw2reg.ip[40].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1735:     .d      (hw2reg.ip[40].d ),</pre>
<pre style="margin:0; padding:0 ">1736: </pre>
<pre style="margin:0; padding:0 ">1737:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1739:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1740: </pre>
<pre style="margin:0; padding:0 ">1741:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .qs     (ip1_p40_qs)</pre>
<pre style="margin:0; padding:0 ">1743:   );</pre>
<pre style="margin:0; padding:0 ">1744: </pre>
<pre style="margin:0; padding:0 ">1745: </pre>
<pre style="margin:0; padding:0 ">1746:   // F[p41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1747:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1748:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1749:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1750:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1751:   ) u_ip1_p41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1752:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1756:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1757: </pre>
<pre style="margin:0; padding:0 ">1758:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .de     (hw2reg.ip[41].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .d      (hw2reg.ip[41].d ),</pre>
<pre style="margin:0; padding:0 ">1761: </pre>
<pre style="margin:0; padding:0 ">1762:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1763:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1764:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1765: </pre>
<pre style="margin:0; padding:0 ">1766:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:     .qs     (ip1_p41_qs)</pre>
<pre style="margin:0; padding:0 ">1768:   );</pre>
<pre style="margin:0; padding:0 ">1769: </pre>
<pre style="margin:0; padding:0 ">1770: </pre>
<pre style="margin:0; padding:0 ">1771:   // F[p42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1772:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1773:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1774:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1775:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1776:   ) u_ip1_p42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1777:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1778:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1779: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1782: </pre>
<pre style="margin:0; padding:0 ">1783:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:     .de     (hw2reg.ip[42].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1785:     .d      (hw2reg.ip[42].d ),</pre>
<pre style="margin:0; padding:0 ">1786: </pre>
<pre style="margin:0; padding:0 ">1787:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1789:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1790: </pre>
<pre style="margin:0; padding:0 ">1791:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1792:     .qs     (ip1_p42_qs)</pre>
<pre style="margin:0; padding:0 ">1793:   );</pre>
<pre style="margin:0; padding:0 ">1794: </pre>
<pre style="margin:0; padding:0 ">1795: </pre>
<pre style="margin:0; padding:0 ">1796:   // F[p43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1797:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1798:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1800:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1801:   ) u_ip1_p43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1802:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1803:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1804: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1805:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1807: </pre>
<pre style="margin:0; padding:0 ">1808:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .de     (hw2reg.ip[43].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:     .d      (hw2reg.ip[43].d ),</pre>
<pre style="margin:0; padding:0 ">1811: </pre>
<pre style="margin:0; padding:0 ">1812:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1813:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1814:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1815: </pre>
<pre style="margin:0; padding:0 ">1816:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1817:     .qs     (ip1_p43_qs)</pre>
<pre style="margin:0; padding:0 ">1818:   );</pre>
<pre style="margin:0; padding:0 ">1819: </pre>
<pre style="margin:0; padding:0 ">1820: </pre>
<pre style="margin:0; padding:0 ">1821:   // F[p44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1822:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1826:   ) u_ip1_p44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1827:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1828:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1830:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1832: </pre>
<pre style="margin:0; padding:0 ">1833:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:     .de     (hw2reg.ip[44].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .d      (hw2reg.ip[44].d ),</pre>
<pre style="margin:0; padding:0 ">1836: </pre>
<pre style="margin:0; padding:0 ">1837:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1839:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1840: </pre>
<pre style="margin:0; padding:0 ">1841:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1842:     .qs     (ip1_p44_qs)</pre>
<pre style="margin:0; padding:0 ">1843:   );</pre>
<pre style="margin:0; padding:0 ">1844: </pre>
<pre style="margin:0; padding:0 ">1845: </pre>
<pre style="margin:0; padding:0 ">1846:   // F[p45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1850:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1851:   ) u_ip1_p45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1852:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1853:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1854: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1855:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1857: </pre>
<pre style="margin:0; padding:0 ">1858:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .de     (hw2reg.ip[45].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:     .d      (hw2reg.ip[45].d ),</pre>
<pre style="margin:0; padding:0 ">1861: </pre>
<pre style="margin:0; padding:0 ">1862:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1864:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1865: </pre>
<pre style="margin:0; padding:0 ">1866:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1867:     .qs     (ip1_p45_qs)</pre>
<pre style="margin:0; padding:0 ">1868:   );</pre>
<pre style="margin:0; padding:0 ">1869: </pre>
<pre style="margin:0; padding:0 ">1870: </pre>
<pre style="margin:0; padding:0 ">1871:   // F[p46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1872:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1873:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1875:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:   ) u_ip1_p46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1878:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1879: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1880:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1881:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1882: </pre>
<pre style="margin:0; padding:0 ">1883:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .de     (hw2reg.ip[46].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .d      (hw2reg.ip[46].d ),</pre>
<pre style="margin:0; padding:0 ">1886: </pre>
<pre style="margin:0; padding:0 ">1887:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1889:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1890: </pre>
<pre style="margin:0; padding:0 ">1891:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .qs     (ip1_p46_qs)</pre>
<pre style="margin:0; padding:0 ">1893:   );</pre>
<pre style="margin:0; padding:0 ">1894: </pre>
<pre style="margin:0; padding:0 ">1895: </pre>
<pre style="margin:0; padding:0 ">1896:   // F[p47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1897:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1898:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:   ) u_ip1_p47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1902:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1903:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1905:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1906:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1907: </pre>
<pre style="margin:0; padding:0 ">1908:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .de     (hw2reg.ip[47].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:     .d      (hw2reg.ip[47].d ),</pre>
<pre style="margin:0; padding:0 ">1911: </pre>
<pre style="margin:0; padding:0 ">1912:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1914:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1915: </pre>
<pre style="margin:0; padding:0 ">1916:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .qs     (ip1_p47_qs)</pre>
<pre style="margin:0; padding:0 ">1918:   );</pre>
<pre style="margin:0; padding:0 ">1919: </pre>
<pre style="margin:0; padding:0 ">1920: </pre>
<pre style="margin:0; padding:0 ">1921:   // F[p48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1922:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1923:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1924:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1925:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1926:   ) u_ip1_p48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1928:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1929: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1930:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1931:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1932: </pre>
<pre style="margin:0; padding:0 ">1933:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1934:     .de     (hw2reg.ip[48].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1935:     .d      (hw2reg.ip[48].d ),</pre>
<pre style="margin:0; padding:0 ">1936: </pre>
<pre style="margin:0; padding:0 ">1937:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1938:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1939:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1940: </pre>
<pre style="margin:0; padding:0 ">1941:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .qs     (ip1_p48_qs)</pre>
<pre style="margin:0; padding:0 ">1943:   );</pre>
<pre style="margin:0; padding:0 ">1944: </pre>
<pre style="margin:0; padding:0 ">1945: </pre>
<pre style="margin:0; padding:0 ">1946:   // F[p49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1947:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1948:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1949:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1950:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1951:   ) u_ip1_p49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1952:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1953:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1954: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1957: </pre>
<pre style="margin:0; padding:0 ">1958:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1959:     .de     (hw2reg.ip[49].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1960:     .d      (hw2reg.ip[49].d ),</pre>
<pre style="margin:0; padding:0 ">1961: </pre>
<pre style="margin:0; padding:0 ">1962:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1963:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1964:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1965: </pre>
<pre style="margin:0; padding:0 ">1966:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:     .qs     (ip1_p49_qs)</pre>
<pre style="margin:0; padding:0 ">1968:   );</pre>
<pre style="margin:0; padding:0 ">1969: </pre>
<pre style="margin:0; padding:0 ">1970: </pre>
<pre style="margin:0; padding:0 ">1971:   // F[p50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1972:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1973:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1974:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1975:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1976:   ) u_ip1_p50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1977:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1978:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1979: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1982: </pre>
<pre style="margin:0; padding:0 ">1983:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .de     (hw2reg.ip[50].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1985:     .d      (hw2reg.ip[50].d ),</pre>
<pre style="margin:0; padding:0 ">1986: </pre>
<pre style="margin:0; padding:0 ">1987:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1988:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1989:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1990: </pre>
<pre style="margin:0; padding:0 ">1991:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1992:     .qs     (ip1_p50_qs)</pre>
<pre style="margin:0; padding:0 ">1993:   );</pre>
<pre style="margin:0; padding:0 ">1994: </pre>
<pre style="margin:0; padding:0 ">1995: </pre>
<pre style="margin:0; padding:0 ">1996:   // F[p51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1997:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1998:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2000:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2001:   ) u_ip1_p51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2002:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2003:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2004: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2005:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2006:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2007: </pre>
<pre style="margin:0; padding:0 ">2008:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2009:     .de     (hw2reg.ip[51].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2010:     .d      (hw2reg.ip[51].d ),</pre>
<pre style="margin:0; padding:0 ">2011: </pre>
<pre style="margin:0; padding:0 ">2012:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2013:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2014:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2015: </pre>
<pre style="margin:0; padding:0 ">2016:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2017:     .qs     (ip1_p51_qs)</pre>
<pre style="margin:0; padding:0 ">2018:   );</pre>
<pre style="margin:0; padding:0 ">2019: </pre>
<pre style="margin:0; padding:0 ">2020: </pre>
<pre style="margin:0; padding:0 ">2021:   // F[p52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2022:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2023:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:   ) u_ip1_p52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2027:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2028:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2029: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2031:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2032: </pre>
<pre style="margin:0; padding:0 ">2033:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .de     (hw2reg.ip[52].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2035:     .d      (hw2reg.ip[52].d ),</pre>
<pre style="margin:0; padding:0 ">2036: </pre>
<pre style="margin:0; padding:0 ">2037:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2038:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2039:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2040: </pre>
<pre style="margin:0; padding:0 ">2041:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2042:     .qs     (ip1_p52_qs)</pre>
<pre style="margin:0; padding:0 ">2043:   );</pre>
<pre style="margin:0; padding:0 ">2044: </pre>
<pre style="margin:0; padding:0 ">2045: </pre>
<pre style="margin:0; padding:0 ">2046:   // F[p53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2047:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2048:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2049:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2050:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:   ) u_ip1_p53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2053:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2054: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2057: </pre>
<pre style="margin:0; padding:0 ">2058:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .de     (hw2reg.ip[53].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .d      (hw2reg.ip[53].d ),</pre>
<pre style="margin:0; padding:0 ">2061: </pre>
<pre style="margin:0; padding:0 ">2062:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2063:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2064:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2065: </pre>
<pre style="margin:0; padding:0 ">2066:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2067:     .qs     (ip1_p53_qs)</pre>
<pre style="margin:0; padding:0 ">2068:   );</pre>
<pre style="margin:0; padding:0 ">2069: </pre>
<pre style="margin:0; padding:0 ">2070: </pre>
<pre style="margin:0; padding:0 ">2071:   // F[p54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2072:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2073:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2074:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2075:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2076:   ) u_ip1_p54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2079: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2082: </pre>
<pre style="margin:0; padding:0 ">2083:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2084:     .de     (hw2reg.ip[54].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .d      (hw2reg.ip[54].d ),</pre>
<pre style="margin:0; padding:0 ">2086: </pre>
<pre style="margin:0; padding:0 ">2087:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2088:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2089:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2090: </pre>
<pre style="margin:0; padding:0 ">2091:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2092:     .qs     (ip1_p54_qs)</pre>
<pre style="margin:0; padding:0 ">2093:   );</pre>
<pre style="margin:0; padding:0 ">2094: </pre>
<pre style="margin:0; padding:0 ">2095: </pre>
<pre style="margin:0; padding:0 ">2096:   // F[p55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2097:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2098:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2099:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2100:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2101:   ) u_ip1_p55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2102:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2107: </pre>
<pre style="margin:0; padding:0 ">2108:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2109:     .de     (hw2reg.ip[55].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2110:     .d      (hw2reg.ip[55].d ),</pre>
<pre style="margin:0; padding:0 ">2111: </pre>
<pre style="margin:0; padding:0 ">2112:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2113:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2114:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2115: </pre>
<pre style="margin:0; padding:0 ">2116:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2117:     .qs     (ip1_p55_qs)</pre>
<pre style="margin:0; padding:0 ">2118:   );</pre>
<pre style="margin:0; padding:0 ">2119: </pre>
<pre style="margin:0; padding:0 ">2120: </pre>
<pre style="margin:0; padding:0 ">2121:   // F[p56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2122:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2123:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2125:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2126:   ) u_ip1_p56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2127:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2128:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2132: </pre>
<pre style="margin:0; padding:0 ">2133:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .de     (hw2reg.ip[56].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2135:     .d      (hw2reg.ip[56].d ),</pre>
<pre style="margin:0; padding:0 ">2136: </pre>
<pre style="margin:0; padding:0 ">2137:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2139:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2140: </pre>
<pre style="margin:0; padding:0 ">2141:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2142:     .qs     (ip1_p56_qs)</pre>
<pre style="margin:0; padding:0 ">2143:   );</pre>
<pre style="margin:0; padding:0 ">2144: </pre>
<pre style="margin:0; padding:0 ">2145: </pre>
<pre style="margin:0; padding:0 ">2146:   // F[p57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2147:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2148:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2150:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2151:   ) u_ip1_p57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2152:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2153:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2154: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2157: </pre>
<pre style="margin:0; padding:0 ">2158:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .de     (hw2reg.ip[57].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .d      (hw2reg.ip[57].d ),</pre>
<pre style="margin:0; padding:0 ">2161: </pre>
<pre style="margin:0; padding:0 ">2162:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2165: </pre>
<pre style="margin:0; padding:0 ">2166:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .qs     (ip1_p57_qs)</pre>
<pre style="margin:0; padding:0 ">2168:   );</pre>
<pre style="margin:0; padding:0 ">2169: </pre>
<pre style="margin:0; padding:0 ">2170: </pre>
<pre style="margin:0; padding:0 ">2171:   // F[p58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2172:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2173:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:   ) u_ip1_p58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2179: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2182: </pre>
<pre style="margin:0; padding:0 ">2183:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2184:     .de     (hw2reg.ip[58].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2185:     .d      (hw2reg.ip[58].d ),</pre>
<pre style="margin:0; padding:0 ">2186: </pre>
<pre style="margin:0; padding:0 ">2187:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2188:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2189:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2190: </pre>
<pre style="margin:0; padding:0 ">2191:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2192:     .qs     (ip1_p58_qs)</pre>
<pre style="margin:0; padding:0 ">2193:   );</pre>
<pre style="margin:0; padding:0 ">2194: </pre>
<pre style="margin:0; padding:0 ">2195: </pre>
<pre style="margin:0; padding:0 ">2196:   // F[p59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2197:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2198:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2199:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2200:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2201:   ) u_ip1_p59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2202:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2203:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2204: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2205:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2207: </pre>
<pre style="margin:0; padding:0 ">2208:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2209:     .de     (hw2reg.ip[59].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2210:     .d      (hw2reg.ip[59].d ),</pre>
<pre style="margin:0; padding:0 ">2211: </pre>
<pre style="margin:0; padding:0 ">2212:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2213:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2214:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2215: </pre>
<pre style="margin:0; padding:0 ">2216:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2217:     .qs     (ip1_p59_qs)</pre>
<pre style="margin:0; padding:0 ">2218:   );</pre>
<pre style="margin:0; padding:0 ">2219: </pre>
<pre style="margin:0; padding:0 ">2220: </pre>
<pre style="margin:0; padding:0 ">2221:   // F[p60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2222:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2223:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2224:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2225:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2226:   ) u_ip1_p60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2227:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2228:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2229: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2231:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2232: </pre>
<pre style="margin:0; padding:0 ">2233:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .de     (hw2reg.ip[60].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2235:     .d      (hw2reg.ip[60].d ),</pre>
<pre style="margin:0; padding:0 ">2236: </pre>
<pre style="margin:0; padding:0 ">2237:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2238:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2239:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2240: </pre>
<pre style="margin:0; padding:0 ">2241:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .qs     (ip1_p60_qs)</pre>
<pre style="margin:0; padding:0 ">2243:   );</pre>
<pre style="margin:0; padding:0 ">2244: </pre>
<pre style="margin:0; padding:0 ">2245: </pre>
<pre style="margin:0; padding:0 ">2246:   // F[p61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2247:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2248:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2249:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2250:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2251:   ) u_ip1_p61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2252:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2253:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2254: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2255:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2256:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2257: </pre>
<pre style="margin:0; padding:0 ">2258:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .de     (hw2reg.ip[61].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .d      (hw2reg.ip[61].d ),</pre>
<pre style="margin:0; padding:0 ">2261: </pre>
<pre style="margin:0; padding:0 ">2262:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2264:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2265: </pre>
<pre style="margin:0; padding:0 ">2266:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .qs     (ip1_p61_qs)</pre>
<pre style="margin:0; padding:0 ">2268:   );</pre>
<pre style="margin:0; padding:0 ">2269: </pre>
<pre style="margin:0; padding:0 ">2270: </pre>
<pre style="margin:0; padding:0 ">2271:   // F[p62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2272:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2273:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2274:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2275:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2276:   ) u_ip1_p62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2277:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2278:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2279: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2280:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2281:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2282: </pre>
<pre style="margin:0; padding:0 ">2283:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:     .de     (hw2reg.ip[62].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .d      (hw2reg.ip[62].d ),</pre>
<pre style="margin:0; padding:0 ">2286: </pre>
<pre style="margin:0; padding:0 ">2287:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2288:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2289:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2290: </pre>
<pre style="margin:0; padding:0 ">2291:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2292:     .qs     (ip1_p62_qs)</pre>
<pre style="margin:0; padding:0 ">2293:   );</pre>
<pre style="margin:0; padding:0 ">2294: </pre>
<pre style="margin:0; padding:0 ">2295: </pre>
<pre style="margin:0; padding:0 ">2296: </pre>
<pre style="margin:0; padding:0 ">2297: </pre>
<pre style="margin:0; padding:0 ">2298:   // Subregister 0 of Multireg le</pre>
<pre style="margin:0; padding:0 ">2299:   // R[le0]: V(False)</pre>
<pre style="margin:0; padding:0 ">2300: </pre>
<pre style="margin:0; padding:0 ">2301:   // F[le0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2302:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2303:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2304:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2305:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2306:   ) u_le0_le0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2307:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2308:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2309: </pre>
<pre style="margin:0; padding:0 ">2310:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2311:     .we     (le0_le0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .wd     (le0_le0_wd),</pre>
<pre style="margin:0; padding:0 ">2313: </pre>
<pre style="margin:0; padding:0 ">2314:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2315:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2316:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2317: </pre>
<pre style="margin:0; padding:0 ">2318:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2319:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .q      (reg2hw.le[0].q ),</pre>
<pre style="margin:0; padding:0 ">2321: </pre>
<pre style="margin:0; padding:0 ">2322:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2323:     .qs     (le0_le0_qs)</pre>
<pre style="margin:0; padding:0 ">2324:   );</pre>
<pre style="margin:0; padding:0 ">2325: </pre>
<pre style="margin:0; padding:0 ">2326: </pre>
<pre style="margin:0; padding:0 ">2327:   // F[le1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2328:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2329:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2330:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2331:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2332:   ) u_le0_le1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2333:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2334:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2335: </pre>
<pre style="margin:0; padding:0 ">2336:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:     .we     (le0_le1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:     .wd     (le0_le1_wd),</pre>
<pre style="margin:0; padding:0 ">2339: </pre>
<pre style="margin:0; padding:0 ">2340:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2341:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2342:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2343: </pre>
<pre style="margin:0; padding:0 ">2344:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2345:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .q      (reg2hw.le[1].q ),</pre>
<pre style="margin:0; padding:0 ">2347: </pre>
<pre style="margin:0; padding:0 ">2348:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2349:     .qs     (le0_le1_qs)</pre>
<pre style="margin:0; padding:0 ">2350:   );</pre>
<pre style="margin:0; padding:0 ">2351: </pre>
<pre style="margin:0; padding:0 ">2352: </pre>
<pre style="margin:0; padding:0 ">2353:   // F[le2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2355:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2356:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2357:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2358:   ) u_le0_le2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2359:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2360:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2361: </pre>
<pre style="margin:0; padding:0 ">2362:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2363:     .we     (le0_le2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2364:     .wd     (le0_le2_wd),</pre>
<pre style="margin:0; padding:0 ">2365: </pre>
<pre style="margin:0; padding:0 ">2366:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2368:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2369: </pre>
<pre style="margin:0; padding:0 ">2370:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2371:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:     .q      (reg2hw.le[2].q ),</pre>
<pre style="margin:0; padding:0 ">2373: </pre>
<pre style="margin:0; padding:0 ">2374:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2375:     .qs     (le0_le2_qs)</pre>
<pre style="margin:0; padding:0 ">2376:   );</pre>
<pre style="margin:0; padding:0 ">2377: </pre>
<pre style="margin:0; padding:0 ">2378: </pre>
<pre style="margin:0; padding:0 ">2379:   // F[le3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2381:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2382:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2383:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2384:   ) u_le0_le3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2386:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2387: </pre>
<pre style="margin:0; padding:0 ">2388:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2389:     .we     (le0_le3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2390:     .wd     (le0_le3_wd),</pre>
<pre style="margin:0; padding:0 ">2391: </pre>
<pre style="margin:0; padding:0 ">2392:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2393:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2394:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2395: </pre>
<pre style="margin:0; padding:0 ">2396:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2397:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:     .q      (reg2hw.le[3].q ),</pre>
<pre style="margin:0; padding:0 ">2399: </pre>
<pre style="margin:0; padding:0 ">2400:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2401:     .qs     (le0_le3_qs)</pre>
<pre style="margin:0; padding:0 ">2402:   );</pre>
<pre style="margin:0; padding:0 ">2403: </pre>
<pre style="margin:0; padding:0 ">2404: </pre>
<pre style="margin:0; padding:0 ">2405:   // F[le4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2407:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2408:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2409:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2410:   ) u_le0_le4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2411:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2412:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2413: </pre>
<pre style="margin:0; padding:0 ">2414:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2415:     .we     (le0_le4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2416:     .wd     (le0_le4_wd),</pre>
<pre style="margin:0; padding:0 ">2417: </pre>
<pre style="margin:0; padding:0 ">2418:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2419:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2420:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2421: </pre>
<pre style="margin:0; padding:0 ">2422:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2423:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .q      (reg2hw.le[4].q ),</pre>
<pre style="margin:0; padding:0 ">2425: </pre>
<pre style="margin:0; padding:0 ">2426:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2427:     .qs     (le0_le4_qs)</pre>
<pre style="margin:0; padding:0 ">2428:   );</pre>
<pre style="margin:0; padding:0 ">2429: </pre>
<pre style="margin:0; padding:0 ">2430: </pre>
<pre style="margin:0; padding:0 ">2431:   // F[le5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2433:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2434:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2435:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2436:   ) u_le0_le5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2438:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2439: </pre>
<pre style="margin:0; padding:0 ">2440:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2441:     .we     (le0_le5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2442:     .wd     (le0_le5_wd),</pre>
<pre style="margin:0; padding:0 ">2443: </pre>
<pre style="margin:0; padding:0 ">2444:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2445:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2446:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2447: </pre>
<pre style="margin:0; padding:0 ">2448:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .q      (reg2hw.le[5].q ),</pre>
<pre style="margin:0; padding:0 ">2451: </pre>
<pre style="margin:0; padding:0 ">2452:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2453:     .qs     (le0_le5_qs)</pre>
<pre style="margin:0; padding:0 ">2454:   );</pre>
<pre style="margin:0; padding:0 ">2455: </pre>
<pre style="margin:0; padding:0 ">2456: </pre>
<pre style="margin:0; padding:0 ">2457:   // F[le6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2459:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2460:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2461:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2462:   ) u_le0_le6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2464:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2465: </pre>
<pre style="margin:0; padding:0 ">2466:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2467:     .we     (le0_le6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2468:     .wd     (le0_le6_wd),</pre>
<pre style="margin:0; padding:0 ">2469: </pre>
<pre style="margin:0; padding:0 ">2470:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2471:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2472:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2473: </pre>
<pre style="margin:0; padding:0 ">2474:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2475:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:     .q      (reg2hw.le[6].q ),</pre>
<pre style="margin:0; padding:0 ">2477: </pre>
<pre style="margin:0; padding:0 ">2478:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:     .qs     (le0_le6_qs)</pre>
<pre style="margin:0; padding:0 ">2480:   );</pre>
<pre style="margin:0; padding:0 ">2481: </pre>
<pre style="margin:0; padding:0 ">2482: </pre>
<pre style="margin:0; padding:0 ">2483:   // F[le7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2485:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2486:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2487:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2488:   ) u_le0_le7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2489:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2490:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2491: </pre>
<pre style="margin:0; padding:0 ">2492:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2493:     .we     (le0_le7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2494:     .wd     (le0_le7_wd),</pre>
<pre style="margin:0; padding:0 ">2495: </pre>
<pre style="margin:0; padding:0 ">2496:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2497:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2499: </pre>
<pre style="margin:0; padding:0 ">2500:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2501:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2502:     .q      (reg2hw.le[7].q ),</pre>
<pre style="margin:0; padding:0 ">2503: </pre>
<pre style="margin:0; padding:0 ">2504:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2505:     .qs     (le0_le7_qs)</pre>
<pre style="margin:0; padding:0 ">2506:   );</pre>
<pre style="margin:0; padding:0 ">2507: </pre>
<pre style="margin:0; padding:0 ">2508: </pre>
<pre style="margin:0; padding:0 ">2509:   // F[le8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2513:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2514:   ) u_le0_le8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2515:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2516:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2517: </pre>
<pre style="margin:0; padding:0 ">2518:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2519:     .we     (le0_le8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:     .wd     (le0_le8_wd),</pre>
<pre style="margin:0; padding:0 ">2521: </pre>
<pre style="margin:0; padding:0 ">2522:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2525: </pre>
<pre style="margin:0; padding:0 ">2526:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .q      (reg2hw.le[8].q ),</pre>
<pre style="margin:0; padding:0 ">2529: </pre>
<pre style="margin:0; padding:0 ">2530:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2531:     .qs     (le0_le8_qs)</pre>
<pre style="margin:0; padding:0 ">2532:   );</pre>
<pre style="margin:0; padding:0 ">2533: </pre>
<pre style="margin:0; padding:0 ">2534: </pre>
<pre style="margin:0; padding:0 ">2535:   // F[le9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2538:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2539:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2540:   ) u_le0_le9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2542:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2543: </pre>
<pre style="margin:0; padding:0 ">2544:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2545:     .we     (le0_le9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2546:     .wd     (le0_le9_wd),</pre>
<pre style="margin:0; padding:0 ">2547: </pre>
<pre style="margin:0; padding:0 ">2548:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2551: </pre>
<pre style="margin:0; padding:0 ">2552:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2553:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .q      (reg2hw.le[9].q ),</pre>
<pre style="margin:0; padding:0 ">2555: </pre>
<pre style="margin:0; padding:0 ">2556:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2557:     .qs     (le0_le9_qs)</pre>
<pre style="margin:0; padding:0 ">2558:   );</pre>
<pre style="margin:0; padding:0 ">2559: </pre>
<pre style="margin:0; padding:0 ">2560: </pre>
<pre style="margin:0; padding:0 ">2561:   // F[le10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2562:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2563:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2564:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2565:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:   ) u_le0_le10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2567:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2568:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2569: </pre>
<pre style="margin:0; padding:0 ">2570:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2571:     .we     (le0_le10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2572:     .wd     (le0_le10_wd),</pre>
<pre style="margin:0; padding:0 ">2573: </pre>
<pre style="margin:0; padding:0 ">2574:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2575:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2576:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2577: </pre>
<pre style="margin:0; padding:0 ">2578:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2579:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2580:     .q      (reg2hw.le[10].q ),</pre>
<pre style="margin:0; padding:0 ">2581: </pre>
<pre style="margin:0; padding:0 ">2582:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2583:     .qs     (le0_le10_qs)</pre>
<pre style="margin:0; padding:0 ">2584:   );</pre>
<pre style="margin:0; padding:0 ">2585: </pre>
<pre style="margin:0; padding:0 ">2586: </pre>
<pre style="margin:0; padding:0 ">2587:   // F[le11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2589:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2590:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2591:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2592:   ) u_le0_le11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2593:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2594:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2595: </pre>
<pre style="margin:0; padding:0 ">2596:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2597:     .we     (le0_le11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2598:     .wd     (le0_le11_wd),</pre>
<pre style="margin:0; padding:0 ">2599: </pre>
<pre style="margin:0; padding:0 ">2600:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2601:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2603: </pre>
<pre style="margin:0; padding:0 ">2604:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2605:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2606:     .q      (reg2hw.le[11].q ),</pre>
<pre style="margin:0; padding:0 ">2607: </pre>
<pre style="margin:0; padding:0 ">2608:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2609:     .qs     (le0_le11_qs)</pre>
<pre style="margin:0; padding:0 ">2610:   );</pre>
<pre style="margin:0; padding:0 ">2611: </pre>
<pre style="margin:0; padding:0 ">2612: </pre>
<pre style="margin:0; padding:0 ">2613:   // F[le12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2614:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2615:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2616:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2617:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2618:   ) u_le0_le12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2619:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2620:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2621: </pre>
<pre style="margin:0; padding:0 ">2622:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2623:     .we     (le0_le12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2624:     .wd     (le0_le12_wd),</pre>
<pre style="margin:0; padding:0 ">2625: </pre>
<pre style="margin:0; padding:0 ">2626:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2627:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2628:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2629: </pre>
<pre style="margin:0; padding:0 ">2630:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2631:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2632:     .q      (reg2hw.le[12].q ),</pre>
<pre style="margin:0; padding:0 ">2633: </pre>
<pre style="margin:0; padding:0 ">2634:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:     .qs     (le0_le12_qs)</pre>
<pre style="margin:0; padding:0 ">2636:   );</pre>
<pre style="margin:0; padding:0 ">2637: </pre>
<pre style="margin:0; padding:0 ">2638: </pre>
<pre style="margin:0; padding:0 ">2639:   // F[le13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2640:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2642:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2643:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2644:   ) u_le0_le13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2646:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2647: </pre>
<pre style="margin:0; padding:0 ">2648:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2649:     .we     (le0_le13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2650:     .wd     (le0_le13_wd),</pre>
<pre style="margin:0; padding:0 ">2651: </pre>
<pre style="margin:0; padding:0 ">2652:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2653:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2654:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2655: </pre>
<pre style="margin:0; padding:0 ">2656:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2657:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2658:     .q      (reg2hw.le[13].q ),</pre>
<pre style="margin:0; padding:0 ">2659: </pre>
<pre style="margin:0; padding:0 ">2660:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2661:     .qs     (le0_le13_qs)</pre>
<pre style="margin:0; padding:0 ">2662:   );</pre>
<pre style="margin:0; padding:0 ">2663: </pre>
<pre style="margin:0; padding:0 ">2664: </pre>
<pre style="margin:0; padding:0 ">2665:   // F[le14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2666:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2669:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2670:   ) u_le0_le14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2672:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2673: </pre>
<pre style="margin:0; padding:0 ">2674:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2675:     .we     (le0_le14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:     .wd     (le0_le14_wd),</pre>
<pre style="margin:0; padding:0 ">2677: </pre>
<pre style="margin:0; padding:0 ">2678:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2679:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2680:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2681: </pre>
<pre style="margin:0; padding:0 ">2682:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:     .q      (reg2hw.le[14].q ),</pre>
<pre style="margin:0; padding:0 ">2685: </pre>
<pre style="margin:0; padding:0 ">2686:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2687:     .qs     (le0_le14_qs)</pre>
<pre style="margin:0; padding:0 ">2688:   );</pre>
<pre style="margin:0; padding:0 ">2689: </pre>
<pre style="margin:0; padding:0 ">2690: </pre>
<pre style="margin:0; padding:0 ">2691:   // F[le15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2692:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2693:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2695:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2696:   ) u_le0_le15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2699: </pre>
<pre style="margin:0; padding:0 ">2700:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     .we     (le0_le15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     .wd     (le0_le15_wd),</pre>
<pre style="margin:0; padding:0 ">2703: </pre>
<pre style="margin:0; padding:0 ">2704:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2707: </pre>
<pre style="margin:0; padding:0 ">2708:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2709:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2710:     .q      (reg2hw.le[15].q ),</pre>
<pre style="margin:0; padding:0 ">2711: </pre>
<pre style="margin:0; padding:0 ">2712:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2713:     .qs     (le0_le15_qs)</pre>
<pre style="margin:0; padding:0 ">2714:   );</pre>
<pre style="margin:0; padding:0 ">2715: </pre>
<pre style="margin:0; padding:0 ">2716: </pre>
<pre style="margin:0; padding:0 ">2717:   // F[le16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2718:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2721:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2722:   ) u_le0_le16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2724:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2725: </pre>
<pre style="margin:0; padding:0 ">2726:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2727:     .we     (le0_le16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2728:     .wd     (le0_le16_wd),</pre>
<pre style="margin:0; padding:0 ">2729: </pre>
<pre style="margin:0; padding:0 ">2730:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2731:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2733: </pre>
<pre style="margin:0; padding:0 ">2734:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2735:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2736:     .q      (reg2hw.le[16].q ),</pre>
<pre style="margin:0; padding:0 ">2737: </pre>
<pre style="margin:0; padding:0 ">2738:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2739:     .qs     (le0_le16_qs)</pre>
<pre style="margin:0; padding:0 ">2740:   );</pre>
<pre style="margin:0; padding:0 ">2741: </pre>
<pre style="margin:0; padding:0 ">2742: </pre>
<pre style="margin:0; padding:0 ">2743:   // F[le17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2746:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2747:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2748:   ) u_le0_le17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2750:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2751: </pre>
<pre style="margin:0; padding:0 ">2752:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2753:     .we     (le0_le17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2754:     .wd     (le0_le17_wd),</pre>
<pre style="margin:0; padding:0 ">2755: </pre>
<pre style="margin:0; padding:0 ">2756:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2758:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2759: </pre>
<pre style="margin:0; padding:0 ">2760:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2761:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:     .q      (reg2hw.le[17].q ),</pre>
<pre style="margin:0; padding:0 ">2763: </pre>
<pre style="margin:0; padding:0 ">2764:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:     .qs     (le0_le17_qs)</pre>
<pre style="margin:0; padding:0 ">2766:   );</pre>
<pre style="margin:0; padding:0 ">2767: </pre>
<pre style="margin:0; padding:0 ">2768: </pre>
<pre style="margin:0; padding:0 ">2769:   // F[le18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2770:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2772:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2773:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2774:   ) u_le0_le18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2775:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2776:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2777: </pre>
<pre style="margin:0; padding:0 ">2778:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2779:     .we     (le0_le18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:     .wd     (le0_le18_wd),</pre>
<pre style="margin:0; padding:0 ">2781: </pre>
<pre style="margin:0; padding:0 ">2782:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2784:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2785: </pre>
<pre style="margin:0; padding:0 ">2786:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2787:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2788:     .q      (reg2hw.le[18].q ),</pre>
<pre style="margin:0; padding:0 ">2789: </pre>
<pre style="margin:0; padding:0 ">2790:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2791:     .qs     (le0_le18_qs)</pre>
<pre style="margin:0; padding:0 ">2792:   );</pre>
<pre style="margin:0; padding:0 ">2793: </pre>
<pre style="margin:0; padding:0 ">2794: </pre>
<pre style="margin:0; padding:0 ">2795:   // F[le19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2796:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2799:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2800:   ) u_le0_le19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2802:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2803: </pre>
<pre style="margin:0; padding:0 ">2804:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2805:     .we     (le0_le19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2806:     .wd     (le0_le19_wd),</pre>
<pre style="margin:0; padding:0 ">2807: </pre>
<pre style="margin:0; padding:0 ">2808:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2811: </pre>
<pre style="margin:0; padding:0 ">2812:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2813:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2814:     .q      (reg2hw.le[19].q ),</pre>
<pre style="margin:0; padding:0 ">2815: </pre>
<pre style="margin:0; padding:0 ">2816:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2817:     .qs     (le0_le19_qs)</pre>
<pre style="margin:0; padding:0 ">2818:   );</pre>
<pre style="margin:0; padding:0 ">2819: </pre>
<pre style="margin:0; padding:0 ">2820: </pre>
<pre style="margin:0; padding:0 ">2821:   // F[le20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2822:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2825:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2826:   ) u_le0_le20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2828:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2829: </pre>
<pre style="margin:0; padding:0 ">2830:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2831:     .we     (le0_le20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:     .wd     (le0_le20_wd),</pre>
<pre style="margin:0; padding:0 ">2833: </pre>
<pre style="margin:0; padding:0 ">2834:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2836:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2837: </pre>
<pre style="margin:0; padding:0 ">2838:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2839:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:     .q      (reg2hw.le[20].q ),</pre>
<pre style="margin:0; padding:0 ">2841: </pre>
<pre style="margin:0; padding:0 ">2842:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2843:     .qs     (le0_le20_qs)</pre>
<pre style="margin:0; padding:0 ">2844:   );</pre>
<pre style="margin:0; padding:0 ">2845: </pre>
<pre style="margin:0; padding:0 ">2846: </pre>
<pre style="margin:0; padding:0 ">2847:   // F[le21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2848:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2850:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2851:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2852:   ) u_le0_le21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2853:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2854:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2855: </pre>
<pre style="margin:0; padding:0 ">2856:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2857:     .we     (le0_le21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:     .wd     (le0_le21_wd),</pre>
<pre style="margin:0; padding:0 ">2859: </pre>
<pre style="margin:0; padding:0 ">2860:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2862:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2863: </pre>
<pre style="margin:0; padding:0 ">2864:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2865:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2866:     .q      (reg2hw.le[21].q ),</pre>
<pre style="margin:0; padding:0 ">2867: </pre>
<pre style="margin:0; padding:0 ">2868:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2869:     .qs     (le0_le21_qs)</pre>
<pre style="margin:0; padding:0 ">2870:   );</pre>
<pre style="margin:0; padding:0 ">2871: </pre>
<pre style="margin:0; padding:0 ">2872: </pre>
<pre style="margin:0; padding:0 ">2873:   // F[le22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2874:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2877:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2878:   ) u_le0_le22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2880:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2881: </pre>
<pre style="margin:0; padding:0 ">2882:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2883:     .we     (le0_le22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:     .wd     (le0_le22_wd),</pre>
<pre style="margin:0; padding:0 ">2885: </pre>
<pre style="margin:0; padding:0 ">2886:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2889: </pre>
<pre style="margin:0; padding:0 ">2890:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2891:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2892:     .q      (reg2hw.le[22].q ),</pre>
<pre style="margin:0; padding:0 ">2893: </pre>
<pre style="margin:0; padding:0 ">2894:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2895:     .qs     (le0_le22_qs)</pre>
<pre style="margin:0; padding:0 ">2896:   );</pre>
<pre style="margin:0; padding:0 ">2897: </pre>
<pre style="margin:0; padding:0 ">2898: </pre>
<pre style="margin:0; padding:0 ">2899:   // F[le23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2900:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2903:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2904:   ) u_le0_le23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2905:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2906:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2907: </pre>
<pre style="margin:0; padding:0 ">2908:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:     .we     (le0_le23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:     .wd     (le0_le23_wd),</pre>
<pre style="margin:0; padding:0 ">2911: </pre>
<pre style="margin:0; padding:0 ">2912:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2914:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2915: </pre>
<pre style="margin:0; padding:0 ">2916:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2917:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2918:     .q      (reg2hw.le[23].q ),</pre>
<pre style="margin:0; padding:0 ">2919: </pre>
<pre style="margin:0; padding:0 ">2920:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2921:     .qs     (le0_le23_qs)</pre>
<pre style="margin:0; padding:0 ">2922:   );</pre>
<pre style="margin:0; padding:0 ">2923: </pre>
<pre style="margin:0; padding:0 ">2924: </pre>
<pre style="margin:0; padding:0 ">2925:   // F[le24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2928:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2929:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2930:   ) u_le0_le24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2933: </pre>
<pre style="margin:0; padding:0 ">2934:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2935:     .we     (le0_le24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2936:     .wd     (le0_le24_wd),</pre>
<pre style="margin:0; padding:0 ">2937: </pre>
<pre style="margin:0; padding:0 ">2938:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2940:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2941: </pre>
<pre style="margin:0; padding:0 ">2942:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2943:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2944:     .q      (reg2hw.le[24].q ),</pre>
<pre style="margin:0; padding:0 ">2945: </pre>
<pre style="margin:0; padding:0 ">2946:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2947:     .qs     (le0_le24_qs)</pre>
<pre style="margin:0; padding:0 ">2948:   );</pre>
<pre style="margin:0; padding:0 ">2949: </pre>
<pre style="margin:0; padding:0 ">2950: </pre>
<pre style="margin:0; padding:0 ">2951:   // F[le25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2952:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2953:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2956:   ) u_le0_le25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2957:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2958:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2959: </pre>
<pre style="margin:0; padding:0 ">2960:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2961:     .we     (le0_le25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2962:     .wd     (le0_le25_wd),</pre>
<pre style="margin:0; padding:0 ">2963: </pre>
<pre style="margin:0; padding:0 ">2964:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2965:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2966:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2967: </pre>
<pre style="margin:0; padding:0 ">2968:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2969:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2970:     .q      (reg2hw.le[25].q ),</pre>
<pre style="margin:0; padding:0 ">2971: </pre>
<pre style="margin:0; padding:0 ">2972:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2973:     .qs     (le0_le25_qs)</pre>
<pre style="margin:0; padding:0 ">2974:   );</pre>
<pre style="margin:0; padding:0 ">2975: </pre>
<pre style="margin:0; padding:0 ">2976: </pre>
<pre style="margin:0; padding:0 ">2977:   // F[le26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2978:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2979:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2982:   ) u_le0_le26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2983:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2985: </pre>
<pre style="margin:0; padding:0 ">2986:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2987:     .we     (le0_le26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:     .wd     (le0_le26_wd),</pre>
<pre style="margin:0; padding:0 ">2989: </pre>
<pre style="margin:0; padding:0 ">2990:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2991:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2992:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2993: </pre>
<pre style="margin:0; padding:0 ">2994:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2996:     .q      (reg2hw.le[26].q ),</pre>
<pre style="margin:0; padding:0 ">2997: </pre>
<pre style="margin:0; padding:0 ">2998:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2999:     .qs     (le0_le26_qs)</pre>
<pre style="margin:0; padding:0 ">3000:   );</pre>
<pre style="margin:0; padding:0 ">3001: </pre>
<pre style="margin:0; padding:0 ">3002: </pre>
<pre style="margin:0; padding:0 ">3003:   // F[le27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3008:   ) u_le0_le27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3009:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3011: </pre>
<pre style="margin:0; padding:0 ">3012:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3013:     .we     (le0_le27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:     .wd     (le0_le27_wd),</pre>
<pre style="margin:0; padding:0 ">3015: </pre>
<pre style="margin:0; padding:0 ">3016:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3017:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3018:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3019: </pre>
<pre style="margin:0; padding:0 ">3020:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3022:     .q      (reg2hw.le[27].q ),</pre>
<pre style="margin:0; padding:0 ">3023: </pre>
<pre style="margin:0; padding:0 ">3024:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3025:     .qs     (le0_le27_qs)</pre>
<pre style="margin:0; padding:0 ">3026:   );</pre>
<pre style="margin:0; padding:0 ">3027: </pre>
<pre style="margin:0; padding:0 ">3028: </pre>
<pre style="margin:0; padding:0 ">3029:   // F[le28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3034:   ) u_le0_le28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3035:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3037: </pre>
<pre style="margin:0; padding:0 ">3038:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3039:     .we     (le0_le28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3040:     .wd     (le0_le28_wd),</pre>
<pre style="margin:0; padding:0 ">3041: </pre>
<pre style="margin:0; padding:0 ">3042:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3043:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3044:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3045: </pre>
<pre style="margin:0; padding:0 ">3046:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:     .q      (reg2hw.le[28].q ),</pre>
<pre style="margin:0; padding:0 ">3049: </pre>
<pre style="margin:0; padding:0 ">3050:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:     .qs     (le0_le28_qs)</pre>
<pre style="margin:0; padding:0 ">3052:   );</pre>
<pre style="margin:0; padding:0 ">3053: </pre>
<pre style="margin:0; padding:0 ">3054: </pre>
<pre style="margin:0; padding:0 ">3055:   // F[le29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3056:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3057:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3060:   ) u_le0_le29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3061:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3063: </pre>
<pre style="margin:0; padding:0 ">3064:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3065:     .we     (le0_le29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:     .wd     (le0_le29_wd),</pre>
<pre style="margin:0; padding:0 ">3067: </pre>
<pre style="margin:0; padding:0 ">3068:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3069:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3070:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3071: </pre>
<pre style="margin:0; padding:0 ">3072:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:     .q      (reg2hw.le[29].q ),</pre>
<pre style="margin:0; padding:0 ">3075: </pre>
<pre style="margin:0; padding:0 ">3076:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:     .qs     (le0_le29_qs)</pre>
<pre style="margin:0; padding:0 ">3078:   );</pre>
<pre style="margin:0; padding:0 ">3079: </pre>
<pre style="margin:0; padding:0 ">3080: </pre>
<pre style="margin:0; padding:0 ">3081:   // F[le30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3082:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3083:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3086:   ) u_le0_le30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3087:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3089: </pre>
<pre style="margin:0; padding:0 ">3090:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3091:     .we     (le0_le30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3092:     .wd     (le0_le30_wd),</pre>
<pre style="margin:0; padding:0 ">3093: </pre>
<pre style="margin:0; padding:0 ">3094:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3095:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3096:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3097: </pre>
<pre style="margin:0; padding:0 ">3098:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:     .q      (reg2hw.le[30].q ),</pre>
<pre style="margin:0; padding:0 ">3101: </pre>
<pre style="margin:0; padding:0 ">3102:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:     .qs     (le0_le30_qs)</pre>
<pre style="margin:0; padding:0 ">3104:   );</pre>
<pre style="margin:0; padding:0 ">3105: </pre>
<pre style="margin:0; padding:0 ">3106: </pre>
<pre style="margin:0; padding:0 ">3107:   // F[le31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3108:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3109:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3112:   ) u_le0_le31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3113:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3115: </pre>
<pre style="margin:0; padding:0 ">3116:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3117:     .we     (le0_le31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3118:     .wd     (le0_le31_wd),</pre>
<pre style="margin:0; padding:0 ">3119: </pre>
<pre style="margin:0; padding:0 ">3120:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3121:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3122:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3123: </pre>
<pre style="margin:0; padding:0 ">3124:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:     .q      (reg2hw.le[31].q ),</pre>
<pre style="margin:0; padding:0 ">3127: </pre>
<pre style="margin:0; padding:0 ">3128:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:     .qs     (le0_le31_qs)</pre>
<pre style="margin:0; padding:0 ">3130:   );</pre>
<pre style="margin:0; padding:0 ">3131: </pre>
<pre style="margin:0; padding:0 ">3132: </pre>
<pre style="margin:0; padding:0 ">3133:   // Subregister 32 of Multireg le</pre>
<pre style="margin:0; padding:0 ">3134:   // R[le1]: V(False)</pre>
<pre style="margin:0; padding:0 ">3135: </pre>
<pre style="margin:0; padding:0 ">3136:   // F[le32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3138:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3139:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3141:   ) u_le1_le32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3142:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3143:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3144: </pre>
<pre style="margin:0; padding:0 ">3145:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3146:     .we     (le1_le32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3147:     .wd     (le1_le32_wd),</pre>
<pre style="margin:0; padding:0 ">3148: </pre>
<pre style="margin:0; padding:0 ">3149:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3150:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3151:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3152: </pre>
<pre style="margin:0; padding:0 ">3153:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3154:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3155:     .q      (reg2hw.le[32].q ),</pre>
<pre style="margin:0; padding:0 ">3156: </pre>
<pre style="margin:0; padding:0 ">3157:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3158:     .qs     (le1_le32_qs)</pre>
<pre style="margin:0; padding:0 ">3159:   );</pre>
<pre style="margin:0; padding:0 ">3160: </pre>
<pre style="margin:0; padding:0 ">3161: </pre>
<pre style="margin:0; padding:0 ">3162:   // F[le33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3163:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3164:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3165:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3166:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3167:   ) u_le1_le33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3168:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3169:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3170: </pre>
<pre style="margin:0; padding:0 ">3171:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3172:     .we     (le1_le33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3173:     .wd     (le1_le33_wd),</pre>
<pre style="margin:0; padding:0 ">3174: </pre>
<pre style="margin:0; padding:0 ">3175:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3176:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3177:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3178: </pre>
<pre style="margin:0; padding:0 ">3179:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3180:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3181:     .q      (reg2hw.le[33].q ),</pre>
<pre style="margin:0; padding:0 ">3182: </pre>
<pre style="margin:0; padding:0 ">3183:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:     .qs     (le1_le33_qs)</pre>
<pre style="margin:0; padding:0 ">3185:   );</pre>
<pre style="margin:0; padding:0 ">3186: </pre>
<pre style="margin:0; padding:0 ">3187: </pre>
<pre style="margin:0; padding:0 ">3188:   // F[le34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3189:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3190:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3191:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3192:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3193:   ) u_le1_le34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3194:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3195:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3196: </pre>
<pre style="margin:0; padding:0 ">3197:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3198:     .we     (le1_le34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3199:     .wd     (le1_le34_wd),</pre>
<pre style="margin:0; padding:0 ">3200: </pre>
<pre style="margin:0; padding:0 ">3201:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3202:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3203:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3204: </pre>
<pre style="margin:0; padding:0 ">3205:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3206:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3207:     .q      (reg2hw.le[34].q ),</pre>
<pre style="margin:0; padding:0 ">3208: </pre>
<pre style="margin:0; padding:0 ">3209:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .qs     (le1_le34_qs)</pre>
<pre style="margin:0; padding:0 ">3211:   );</pre>
<pre style="margin:0; padding:0 ">3212: </pre>
<pre style="margin:0; padding:0 ">3213: </pre>
<pre style="margin:0; padding:0 ">3214:   // F[le35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3216:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3217:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3218:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3219:   ) u_le1_le35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3220:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3221:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3222: </pre>
<pre style="margin:0; padding:0 ">3223:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3224:     .we     (le1_le35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3225:     .wd     (le1_le35_wd),</pre>
<pre style="margin:0; padding:0 ">3226: </pre>
<pre style="margin:0; padding:0 ">3227:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3228:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3229:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3230: </pre>
<pre style="margin:0; padding:0 ">3231:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3232:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3233:     .q      (reg2hw.le[35].q ),</pre>
<pre style="margin:0; padding:0 ">3234: </pre>
<pre style="margin:0; padding:0 ">3235:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3236:     .qs     (le1_le35_qs)</pre>
<pre style="margin:0; padding:0 ">3237:   );</pre>
<pre style="margin:0; padding:0 ">3238: </pre>
<pre style="margin:0; padding:0 ">3239: </pre>
<pre style="margin:0; padding:0 ">3240:   // F[le36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3242:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3243:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3245:   ) u_le1_le36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3246:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3247:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3248: </pre>
<pre style="margin:0; padding:0 ">3249:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3250:     .we     (le1_le36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3251:     .wd     (le1_le36_wd),</pre>
<pre style="margin:0; padding:0 ">3252: </pre>
<pre style="margin:0; padding:0 ">3253:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3254:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3255:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3256: </pre>
<pre style="margin:0; padding:0 ">3257:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3258:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3259:     .q      (reg2hw.le[36].q ),</pre>
<pre style="margin:0; padding:0 ">3260: </pre>
<pre style="margin:0; padding:0 ">3261:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3262:     .qs     (le1_le36_qs)</pre>
<pre style="margin:0; padding:0 ">3263:   );</pre>
<pre style="margin:0; padding:0 ">3264: </pre>
<pre style="margin:0; padding:0 ">3265: </pre>
<pre style="margin:0; padding:0 ">3266:   // F[le37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3268:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3269:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3270:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3271:   ) u_le1_le37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3272:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3273:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3274: </pre>
<pre style="margin:0; padding:0 ">3275:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     .we     (le1_le37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3277:     .wd     (le1_le37_wd),</pre>
<pre style="margin:0; padding:0 ">3278: </pre>
<pre style="margin:0; padding:0 ">3279:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3280:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3281:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3282: </pre>
<pre style="margin:0; padding:0 ">3283:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3285:     .q      (reg2hw.le[37].q ),</pre>
<pre style="margin:0; padding:0 ">3286: </pre>
<pre style="margin:0; padding:0 ">3287:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3288:     .qs     (le1_le37_qs)</pre>
<pre style="margin:0; padding:0 ">3289:   );</pre>
<pre style="margin:0; padding:0 ">3290: </pre>
<pre style="margin:0; padding:0 ">3291: </pre>
<pre style="margin:0; padding:0 ">3292:   // F[le38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3294:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3295:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3296:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3297:   ) u_le1_le38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3298:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3299:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3300: </pre>
<pre style="margin:0; padding:0 ">3301:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3302:     .we     (le1_le38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3303:     .wd     (le1_le38_wd),</pre>
<pre style="margin:0; padding:0 ">3304: </pre>
<pre style="margin:0; padding:0 ">3305:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3306:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3307:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3308: </pre>
<pre style="margin:0; padding:0 ">3309:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3311:     .q      (reg2hw.le[38].q ),</pre>
<pre style="margin:0; padding:0 ">3312: </pre>
<pre style="margin:0; padding:0 ">3313:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3314:     .qs     (le1_le38_qs)</pre>
<pre style="margin:0; padding:0 ">3315:   );</pre>
<pre style="margin:0; padding:0 ">3316: </pre>
<pre style="margin:0; padding:0 ">3317: </pre>
<pre style="margin:0; padding:0 ">3318:   // F[le39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3320:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3321:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3322:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3323:   ) u_le1_le39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3324:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3325:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3326: </pre>
<pre style="margin:0; padding:0 ">3327:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     .we     (le1_le39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3329:     .wd     (le1_le39_wd),</pre>
<pre style="margin:0; padding:0 ">3330: </pre>
<pre style="margin:0; padding:0 ">3331:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3332:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3333:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3334: </pre>
<pre style="margin:0; padding:0 ">3335:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3337:     .q      (reg2hw.le[39].q ),</pre>
<pre style="margin:0; padding:0 ">3338: </pre>
<pre style="margin:0; padding:0 ">3339:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3340:     .qs     (le1_le39_qs)</pre>
<pre style="margin:0; padding:0 ">3341:   );</pre>
<pre style="margin:0; padding:0 ">3342: </pre>
<pre style="margin:0; padding:0 ">3343: </pre>
<pre style="margin:0; padding:0 ">3344:   // F[le40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3346:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3347:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3348:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3349:   ) u_le1_le40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3350:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3351:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3352: </pre>
<pre style="margin:0; padding:0 ">3353:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     .we     (le1_le40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3355:     .wd     (le1_le40_wd),</pre>
<pre style="margin:0; padding:0 ">3356: </pre>
<pre style="margin:0; padding:0 ">3357:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3358:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3359:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3360: </pre>
<pre style="margin:0; padding:0 ">3361:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3362:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3363:     .q      (reg2hw.le[40].q ),</pre>
<pre style="margin:0; padding:0 ">3364: </pre>
<pre style="margin:0; padding:0 ">3365:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3366:     .qs     (le1_le40_qs)</pre>
<pre style="margin:0; padding:0 ">3367:   );</pre>
<pre style="margin:0; padding:0 ">3368: </pre>
<pre style="margin:0; padding:0 ">3369: </pre>
<pre style="margin:0; padding:0 ">3370:   // F[le41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3371:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3372:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3373:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3374:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3375:   ) u_le1_le41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3376:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3377:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3378: </pre>
<pre style="margin:0; padding:0 ">3379:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3380:     .we     (le1_le41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3381:     .wd     (le1_le41_wd),</pre>
<pre style="margin:0; padding:0 ">3382: </pre>
<pre style="margin:0; padding:0 ">3383:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3384:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3385:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3386: </pre>
<pre style="margin:0; padding:0 ">3387:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3388:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3389:     .q      (reg2hw.le[41].q ),</pre>
<pre style="margin:0; padding:0 ">3390: </pre>
<pre style="margin:0; padding:0 ">3391:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3392:     .qs     (le1_le41_qs)</pre>
<pre style="margin:0; padding:0 ">3393:   );</pre>
<pre style="margin:0; padding:0 ">3394: </pre>
<pre style="margin:0; padding:0 ">3395: </pre>
<pre style="margin:0; padding:0 ">3396:   // F[le42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3397:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3398:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3399:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3401:   ) u_le1_le42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3402:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3403:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3404: </pre>
<pre style="margin:0; padding:0 ">3405:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3406:     .we     (le1_le42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3407:     .wd     (le1_le42_wd),</pre>
<pre style="margin:0; padding:0 ">3408: </pre>
<pre style="margin:0; padding:0 ">3409:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3410:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3411:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3412: </pre>
<pre style="margin:0; padding:0 ">3413:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3414:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3415:     .q      (reg2hw.le[42].q ),</pre>
<pre style="margin:0; padding:0 ">3416: </pre>
<pre style="margin:0; padding:0 ">3417:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3418:     .qs     (le1_le42_qs)</pre>
<pre style="margin:0; padding:0 ">3419:   );</pre>
<pre style="margin:0; padding:0 ">3420: </pre>
<pre style="margin:0; padding:0 ">3421: </pre>
<pre style="margin:0; padding:0 ">3422:   // F[le43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3423:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3424:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3425:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3426:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3427:   ) u_le1_le43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3428:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3429:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3430: </pre>
<pre style="margin:0; padding:0 ">3431:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3432:     .we     (le1_le43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3433:     .wd     (le1_le43_wd),</pre>
<pre style="margin:0; padding:0 ">3434: </pre>
<pre style="margin:0; padding:0 ">3435:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3436:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3437:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3438: </pre>
<pre style="margin:0; padding:0 ">3439:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3440:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3441:     .q      (reg2hw.le[43].q ),</pre>
<pre style="margin:0; padding:0 ">3442: </pre>
<pre style="margin:0; padding:0 ">3443:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3444:     .qs     (le1_le43_qs)</pre>
<pre style="margin:0; padding:0 ">3445:   );</pre>
<pre style="margin:0; padding:0 ">3446: </pre>
<pre style="margin:0; padding:0 ">3447: </pre>
<pre style="margin:0; padding:0 ">3448:   // F[le44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3449:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3450:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3451:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3452:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3453:   ) u_le1_le44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3454:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3455:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3456: </pre>
<pre style="margin:0; padding:0 ">3457:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3458:     .we     (le1_le44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3459:     .wd     (le1_le44_wd),</pre>
<pre style="margin:0; padding:0 ">3460: </pre>
<pre style="margin:0; padding:0 ">3461:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3462:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3463:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3464: </pre>
<pre style="margin:0; padding:0 ">3465:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3466:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3467:     .q      (reg2hw.le[44].q ),</pre>
<pre style="margin:0; padding:0 ">3468: </pre>
<pre style="margin:0; padding:0 ">3469:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3470:     .qs     (le1_le44_qs)</pre>
<pre style="margin:0; padding:0 ">3471:   );</pre>
<pre style="margin:0; padding:0 ">3472: </pre>
<pre style="margin:0; padding:0 ">3473: </pre>
<pre style="margin:0; padding:0 ">3474:   // F[le45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3475:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3476:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3477:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3478:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3479:   ) u_le1_le45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3480:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3481:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3482: </pre>
<pre style="margin:0; padding:0 ">3483:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3484:     .we     (le1_le45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3485:     .wd     (le1_le45_wd),</pre>
<pre style="margin:0; padding:0 ">3486: </pre>
<pre style="margin:0; padding:0 ">3487:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3488:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3489:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3490: </pre>
<pre style="margin:0; padding:0 ">3491:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3492:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3493:     .q      (reg2hw.le[45].q ),</pre>
<pre style="margin:0; padding:0 ">3494: </pre>
<pre style="margin:0; padding:0 ">3495:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3496:     .qs     (le1_le45_qs)</pre>
<pre style="margin:0; padding:0 ">3497:   );</pre>
<pre style="margin:0; padding:0 ">3498: </pre>
<pre style="margin:0; padding:0 ">3499: </pre>
<pre style="margin:0; padding:0 ">3500:   // F[le46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3502:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3503:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3504:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3505:   ) u_le1_le46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3506:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3507:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3508: </pre>
<pre style="margin:0; padding:0 ">3509:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3510:     .we     (le1_le46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3511:     .wd     (le1_le46_wd),</pre>
<pre style="margin:0; padding:0 ">3512: </pre>
<pre style="margin:0; padding:0 ">3513:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3514:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3515:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3516: </pre>
<pre style="margin:0; padding:0 ">3517:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3518:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3519:     .q      (reg2hw.le[46].q ),</pre>
<pre style="margin:0; padding:0 ">3520: </pre>
<pre style="margin:0; padding:0 ">3521:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3522:     .qs     (le1_le46_qs)</pre>
<pre style="margin:0; padding:0 ">3523:   );</pre>
<pre style="margin:0; padding:0 ">3524: </pre>
<pre style="margin:0; padding:0 ">3525: </pre>
<pre style="margin:0; padding:0 ">3526:   // F[le47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3527:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3528:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3529:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3530:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3531:   ) u_le1_le47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3532:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3533:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3534: </pre>
<pre style="margin:0; padding:0 ">3535:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3536:     .we     (le1_le47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3537:     .wd     (le1_le47_wd),</pre>
<pre style="margin:0; padding:0 ">3538: </pre>
<pre style="margin:0; padding:0 ">3539:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3540:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3542: </pre>
<pre style="margin:0; padding:0 ">3543:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3544:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3545:     .q      (reg2hw.le[47].q ),</pre>
<pre style="margin:0; padding:0 ">3546: </pre>
<pre style="margin:0; padding:0 ">3547:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3548:     .qs     (le1_le47_qs)</pre>
<pre style="margin:0; padding:0 ">3549:   );</pre>
<pre style="margin:0; padding:0 ">3550: </pre>
<pre style="margin:0; padding:0 ">3551: </pre>
<pre style="margin:0; padding:0 ">3552:   // F[le48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3553:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3554:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3555:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3556:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3557:   ) u_le1_le48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3558:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3559:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3560: </pre>
<pre style="margin:0; padding:0 ">3561:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3562:     .we     (le1_le48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3563:     .wd     (le1_le48_wd),</pre>
<pre style="margin:0; padding:0 ">3564: </pre>
<pre style="margin:0; padding:0 ">3565:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3566:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3568: </pre>
<pre style="margin:0; padding:0 ">3569:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3570:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3571:     .q      (reg2hw.le[48].q ),</pre>
<pre style="margin:0; padding:0 ">3572: </pre>
<pre style="margin:0; padding:0 ">3573:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3574:     .qs     (le1_le48_qs)</pre>
<pre style="margin:0; padding:0 ">3575:   );</pre>
<pre style="margin:0; padding:0 ">3576: </pre>
<pre style="margin:0; padding:0 ">3577: </pre>
<pre style="margin:0; padding:0 ">3578:   // F[le49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3579:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3580:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3581:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3582:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3583:   ) u_le1_le49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3584:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3585:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3586: </pre>
<pre style="margin:0; padding:0 ">3587:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3588:     .we     (le1_le49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:     .wd     (le1_le49_wd),</pre>
<pre style="margin:0; padding:0 ">3590: </pre>
<pre style="margin:0; padding:0 ">3591:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3593:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3594: </pre>
<pre style="margin:0; padding:0 ">3595:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3596:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3597:     .q      (reg2hw.le[49].q ),</pre>
<pre style="margin:0; padding:0 ">3598: </pre>
<pre style="margin:0; padding:0 ">3599:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3600:     .qs     (le1_le49_qs)</pre>
<pre style="margin:0; padding:0 ">3601:   );</pre>
<pre style="margin:0; padding:0 ">3602: </pre>
<pre style="margin:0; padding:0 ">3603: </pre>
<pre style="margin:0; padding:0 ">3604:   // F[le50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3605:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3606:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3607:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3608:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3609:   ) u_le1_le50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3610:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3611:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3612: </pre>
<pre style="margin:0; padding:0 ">3613:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3614:     .we     (le1_le50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:     .wd     (le1_le50_wd),</pre>
<pre style="margin:0; padding:0 ">3616: </pre>
<pre style="margin:0; padding:0 ">3617:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3619:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3620: </pre>
<pre style="margin:0; padding:0 ">3621:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3622:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3623:     .q      (reg2hw.le[50].q ),</pre>
<pre style="margin:0; padding:0 ">3624: </pre>
<pre style="margin:0; padding:0 ">3625:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3626:     .qs     (le1_le50_qs)</pre>
<pre style="margin:0; padding:0 ">3627:   );</pre>
<pre style="margin:0; padding:0 ">3628: </pre>
<pre style="margin:0; padding:0 ">3629: </pre>
<pre style="margin:0; padding:0 ">3630:   // F[le51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3631:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3632:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3633:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3635:   ) u_le1_le51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3636:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3637:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3638: </pre>
<pre style="margin:0; padding:0 ">3639:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:     .we     (le1_le51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3641:     .wd     (le1_le51_wd),</pre>
<pre style="margin:0; padding:0 ">3642: </pre>
<pre style="margin:0; padding:0 ">3643:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3644:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3645:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3646: </pre>
<pre style="margin:0; padding:0 ">3647:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3648:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:     .q      (reg2hw.le[51].q ),</pre>
<pre style="margin:0; padding:0 ">3650: </pre>
<pre style="margin:0; padding:0 ">3651:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:     .qs     (le1_le51_qs)</pre>
<pre style="margin:0; padding:0 ">3653:   );</pre>
<pre style="margin:0; padding:0 ">3654: </pre>
<pre style="margin:0; padding:0 ">3655: </pre>
<pre style="margin:0; padding:0 ">3656:   // F[le52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3657:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3658:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3659:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3660:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3661:   ) u_le1_le52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3662:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3663:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3664: </pre>
<pre style="margin:0; padding:0 ">3665:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3666:     .we     (le1_le52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:     .wd     (le1_le52_wd),</pre>
<pre style="margin:0; padding:0 ">3668: </pre>
<pre style="margin:0; padding:0 ">3669:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3671:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3672: </pre>
<pre style="margin:0; padding:0 ">3673:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3674:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:     .q      (reg2hw.le[52].q ),</pre>
<pre style="margin:0; padding:0 ">3676: </pre>
<pre style="margin:0; padding:0 ">3677:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:     .qs     (le1_le52_qs)</pre>
<pre style="margin:0; padding:0 ">3679:   );</pre>
<pre style="margin:0; padding:0 ">3680: </pre>
<pre style="margin:0; padding:0 ">3681: </pre>
<pre style="margin:0; padding:0 ">3682:   // F[le53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3683:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3684:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3685:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3686:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3687:   ) u_le1_le53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3688:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3689:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3690: </pre>
<pre style="margin:0; padding:0 ">3691:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3692:     .we     (le1_le53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3693:     .wd     (le1_le53_wd),</pre>
<pre style="margin:0; padding:0 ">3694: </pre>
<pre style="margin:0; padding:0 ">3695:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3696:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3697:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3698: </pre>
<pre style="margin:0; padding:0 ">3699:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3701:     .q      (reg2hw.le[53].q ),</pre>
<pre style="margin:0; padding:0 ">3702: </pre>
<pre style="margin:0; padding:0 ">3703:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3704:     .qs     (le1_le53_qs)</pre>
<pre style="margin:0; padding:0 ">3705:   );</pre>
<pre style="margin:0; padding:0 ">3706: </pre>
<pre style="margin:0; padding:0 ">3707: </pre>
<pre style="margin:0; padding:0 ">3708:   // F[le54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3709:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3710:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3711:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3712:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3713:   ) u_le1_le54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3714:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3715:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3716: </pre>
<pre style="margin:0; padding:0 ">3717:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3718:     .we     (le1_le54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3719:     .wd     (le1_le54_wd),</pre>
<pre style="margin:0; padding:0 ">3720: </pre>
<pre style="margin:0; padding:0 ">3721:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3722:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3723:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3724: </pre>
<pre style="margin:0; padding:0 ">3725:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3726:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3727:     .q      (reg2hw.le[54].q ),</pre>
<pre style="margin:0; padding:0 ">3728: </pre>
<pre style="margin:0; padding:0 ">3729:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3730:     .qs     (le1_le54_qs)</pre>
<pre style="margin:0; padding:0 ">3731:   );</pre>
<pre style="margin:0; padding:0 ">3732: </pre>
<pre style="margin:0; padding:0 ">3733: </pre>
<pre style="margin:0; padding:0 ">3734:   // F[le55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3735:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3736:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3737:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3738:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3739:   ) u_le1_le55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3740:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3741:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3742: </pre>
<pre style="margin:0; padding:0 ">3743:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3744:     .we     (le1_le55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3745:     .wd     (le1_le55_wd),</pre>
<pre style="margin:0; padding:0 ">3746: </pre>
<pre style="margin:0; padding:0 ">3747:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3749:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3750: </pre>
<pre style="margin:0; padding:0 ">3751:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3752:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3753:     .q      (reg2hw.le[55].q ),</pre>
<pre style="margin:0; padding:0 ">3754: </pre>
<pre style="margin:0; padding:0 ">3755:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:     .qs     (le1_le55_qs)</pre>
<pre style="margin:0; padding:0 ">3757:   );</pre>
<pre style="margin:0; padding:0 ">3758: </pre>
<pre style="margin:0; padding:0 ">3759: </pre>
<pre style="margin:0; padding:0 ">3760:   // F[le56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3761:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3762:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3763:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3765:   ) u_le1_le56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3766:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3767:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3768: </pre>
<pre style="margin:0; padding:0 ">3769:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3770:     .we     (le1_le56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3771:     .wd     (le1_le56_wd),</pre>
<pre style="margin:0; padding:0 ">3772: </pre>
<pre style="margin:0; padding:0 ">3773:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3774:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3775:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3776: </pre>
<pre style="margin:0; padding:0 ">3777:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3778:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3779:     .q      (reg2hw.le[56].q ),</pre>
<pre style="margin:0; padding:0 ">3780: </pre>
<pre style="margin:0; padding:0 ">3781:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3782:     .qs     (le1_le56_qs)</pre>
<pre style="margin:0; padding:0 ">3783:   );</pre>
<pre style="margin:0; padding:0 ">3784: </pre>
<pre style="margin:0; padding:0 ">3785: </pre>
<pre style="margin:0; padding:0 ">3786:   // F[le57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3787:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3788:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3789:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3790:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3791:   ) u_le1_le57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3792:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3793:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3794: </pre>
<pre style="margin:0; padding:0 ">3795:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3796:     .we     (le1_le57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3797:     .wd     (le1_le57_wd),</pre>
<pre style="margin:0; padding:0 ">3798: </pre>
<pre style="margin:0; padding:0 ">3799:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3800:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3801:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3802: </pre>
<pre style="margin:0; padding:0 ">3803:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3804:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3805:     .q      (reg2hw.le[57].q ),</pre>
<pre style="margin:0; padding:0 ">3806: </pre>
<pre style="margin:0; padding:0 ">3807:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3808:     .qs     (le1_le57_qs)</pre>
<pre style="margin:0; padding:0 ">3809:   );</pre>
<pre style="margin:0; padding:0 ">3810: </pre>
<pre style="margin:0; padding:0 ">3811: </pre>
<pre style="margin:0; padding:0 ">3812:   // F[le58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3813:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3814:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3815:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3816:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3817:   ) u_le1_le58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3818:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3820: </pre>
<pre style="margin:0; padding:0 ">3821:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3822:     .we     (le1_le58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3823:     .wd     (le1_le58_wd),</pre>
<pre style="margin:0; padding:0 ">3824: </pre>
<pre style="margin:0; padding:0 ">3825:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3826:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3827:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3828: </pre>
<pre style="margin:0; padding:0 ">3829:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3830:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3831:     .q      (reg2hw.le[58].q ),</pre>
<pre style="margin:0; padding:0 ">3832: </pre>
<pre style="margin:0; padding:0 ">3833:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3834:     .qs     (le1_le58_qs)</pre>
<pre style="margin:0; padding:0 ">3835:   );</pre>
<pre style="margin:0; padding:0 ">3836: </pre>
<pre style="margin:0; padding:0 ">3837: </pre>
<pre style="margin:0; padding:0 ">3838:   // F[le59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3839:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3840:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3841:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3842:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3843:   ) u_le1_le59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3844:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3845:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3846: </pre>
<pre style="margin:0; padding:0 ">3847:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3848:     .we     (le1_le59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3849:     .wd     (le1_le59_wd),</pre>
<pre style="margin:0; padding:0 ">3850: </pre>
<pre style="margin:0; padding:0 ">3851:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3852:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3853:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3854: </pre>
<pre style="margin:0; padding:0 ">3855:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3856:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3857:     .q      (reg2hw.le[59].q ),</pre>
<pre style="margin:0; padding:0 ">3858: </pre>
<pre style="margin:0; padding:0 ">3859:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3860:     .qs     (le1_le59_qs)</pre>
<pre style="margin:0; padding:0 ">3861:   );</pre>
<pre style="margin:0; padding:0 ">3862: </pre>
<pre style="margin:0; padding:0 ">3863: </pre>
<pre style="margin:0; padding:0 ">3864:   // F[le60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3865:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3866:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3867:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3868:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3869:   ) u_le1_le60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3870:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3871:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3872: </pre>
<pre style="margin:0; padding:0 ">3873:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3874:     .we     (le1_le60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3875:     .wd     (le1_le60_wd),</pre>
<pre style="margin:0; padding:0 ">3876: </pre>
<pre style="margin:0; padding:0 ">3877:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3878:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3879:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3880: </pre>
<pre style="margin:0; padding:0 ">3881:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3882:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3883:     .q      (reg2hw.le[60].q ),</pre>
<pre style="margin:0; padding:0 ">3884: </pre>
<pre style="margin:0; padding:0 ">3885:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3886:     .qs     (le1_le60_qs)</pre>
<pre style="margin:0; padding:0 ">3887:   );</pre>
<pre style="margin:0; padding:0 ">3888: </pre>
<pre style="margin:0; padding:0 ">3889: </pre>
<pre style="margin:0; padding:0 ">3890:   // F[le61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3891:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3892:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3893:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3894:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3895:   ) u_le1_le61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3896:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3897:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3898: </pre>
<pre style="margin:0; padding:0 ">3899:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3900:     .we     (le1_le61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3901:     .wd     (le1_le61_wd),</pre>
<pre style="margin:0; padding:0 ">3902: </pre>
<pre style="margin:0; padding:0 ">3903:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3904:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3905:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3906: </pre>
<pre style="margin:0; padding:0 ">3907:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3908:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3909:     .q      (reg2hw.le[61].q ),</pre>
<pre style="margin:0; padding:0 ">3910: </pre>
<pre style="margin:0; padding:0 ">3911:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3912:     .qs     (le1_le61_qs)</pre>
<pre style="margin:0; padding:0 ">3913:   );</pre>
<pre style="margin:0; padding:0 ">3914: </pre>
<pre style="margin:0; padding:0 ">3915: </pre>
<pre style="margin:0; padding:0 ">3916:   // F[le62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3917:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3918:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3919:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3920:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3921:   ) u_le1_le62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3922:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3923:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3924: </pre>
<pre style="margin:0; padding:0 ">3925:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3926:     .we     (le1_le62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3927:     .wd     (le1_le62_wd),</pre>
<pre style="margin:0; padding:0 ">3928: </pre>
<pre style="margin:0; padding:0 ">3929:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3930:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3931:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3932: </pre>
<pre style="margin:0; padding:0 ">3933:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3934:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3935:     .q      (reg2hw.le[62].q ),</pre>
<pre style="margin:0; padding:0 ">3936: </pre>
<pre style="margin:0; padding:0 ">3937:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3938:     .qs     (le1_le62_qs)</pre>
<pre style="margin:0; padding:0 ">3939:   );</pre>
<pre style="margin:0; padding:0 ">3940: </pre>
<pre style="margin:0; padding:0 ">3941: </pre>
<pre style="margin:0; padding:0 ">3942: </pre>
<pre style="margin:0; padding:0 ">3943:   // R[prio0]: V(False)</pre>
<pre style="margin:0; padding:0 ">3944: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3945:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3946:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3947:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3948:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3949:   ) u_prio0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3950:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3951:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3952: </pre>
<pre style="margin:0; padding:0 ">3953:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3954:     .we     (prio0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3955:     .wd     (prio0_wd),</pre>
<pre style="margin:0; padding:0 ">3956: </pre>
<pre style="margin:0; padding:0 ">3957:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3958:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3959:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3960: </pre>
<pre style="margin:0; padding:0 ">3961:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3962:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3963:     .q      (reg2hw.prio0.q ),</pre>
<pre style="margin:0; padding:0 ">3964: </pre>
<pre style="margin:0; padding:0 ">3965:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3966:     .qs     (prio0_qs)</pre>
<pre style="margin:0; padding:0 ">3967:   );</pre>
<pre style="margin:0; padding:0 ">3968: </pre>
<pre style="margin:0; padding:0 ">3969: </pre>
<pre style="margin:0; padding:0 ">3970:   // R[prio1]: V(False)</pre>
<pre style="margin:0; padding:0 ">3971: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3972:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3973:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3974:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3975:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3976:   ) u_prio1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3977:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3978:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3979: </pre>
<pre style="margin:0; padding:0 ">3980:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3981:     .we     (prio1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3982:     .wd     (prio1_wd),</pre>
<pre style="margin:0; padding:0 ">3983: </pre>
<pre style="margin:0; padding:0 ">3984:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3985:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3986:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3987: </pre>
<pre style="margin:0; padding:0 ">3988:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3989:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3990:     .q      (reg2hw.prio1.q ),</pre>
<pre style="margin:0; padding:0 ">3991: </pre>
<pre style="margin:0; padding:0 ">3992:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3993:     .qs     (prio1_qs)</pre>
<pre style="margin:0; padding:0 ">3994:   );</pre>
<pre style="margin:0; padding:0 ">3995: </pre>
<pre style="margin:0; padding:0 ">3996: </pre>
<pre style="margin:0; padding:0 ">3997:   // R[prio2]: V(False)</pre>
<pre style="margin:0; padding:0 ">3998: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3999:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4000:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4001:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4002:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4003:   ) u_prio2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4004:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4005:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4006: </pre>
<pre style="margin:0; padding:0 ">4007:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4008:     .we     (prio2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4009:     .wd     (prio2_wd),</pre>
<pre style="margin:0; padding:0 ">4010: </pre>
<pre style="margin:0; padding:0 ">4011:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4012:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4013:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4014: </pre>
<pre style="margin:0; padding:0 ">4015:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4016:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4017:     .q      (reg2hw.prio2.q ),</pre>
<pre style="margin:0; padding:0 ">4018: </pre>
<pre style="margin:0; padding:0 ">4019:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4020:     .qs     (prio2_qs)</pre>
<pre style="margin:0; padding:0 ">4021:   );</pre>
<pre style="margin:0; padding:0 ">4022: </pre>
<pre style="margin:0; padding:0 ">4023: </pre>
<pre style="margin:0; padding:0 ">4024:   // R[prio3]: V(False)</pre>
<pre style="margin:0; padding:0 ">4025: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4026:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4027:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4028:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4029:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4030:   ) u_prio3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4031:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4032:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4033: </pre>
<pre style="margin:0; padding:0 ">4034:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4035:     .we     (prio3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4036:     .wd     (prio3_wd),</pre>
<pre style="margin:0; padding:0 ">4037: </pre>
<pre style="margin:0; padding:0 ">4038:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4039:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4040:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4041: </pre>
<pre style="margin:0; padding:0 ">4042:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4043:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4044:     .q      (reg2hw.prio3.q ),</pre>
<pre style="margin:0; padding:0 ">4045: </pre>
<pre style="margin:0; padding:0 ">4046:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4047:     .qs     (prio3_qs)</pre>
<pre style="margin:0; padding:0 ">4048:   );</pre>
<pre style="margin:0; padding:0 ">4049: </pre>
<pre style="margin:0; padding:0 ">4050: </pre>
<pre style="margin:0; padding:0 ">4051:   // R[prio4]: V(False)</pre>
<pre style="margin:0; padding:0 ">4052: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4053:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4054:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4055:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4056:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4057:   ) u_prio4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4058:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4059:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4060: </pre>
<pre style="margin:0; padding:0 ">4061:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4062:     .we     (prio4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4063:     .wd     (prio4_wd),</pre>
<pre style="margin:0; padding:0 ">4064: </pre>
<pre style="margin:0; padding:0 ">4065:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4066:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4067:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4068: </pre>
<pre style="margin:0; padding:0 ">4069:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4070:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4071:     .q      (reg2hw.prio4.q ),</pre>
<pre style="margin:0; padding:0 ">4072: </pre>
<pre style="margin:0; padding:0 ">4073:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4074:     .qs     (prio4_qs)</pre>
<pre style="margin:0; padding:0 ">4075:   );</pre>
<pre style="margin:0; padding:0 ">4076: </pre>
<pre style="margin:0; padding:0 ">4077: </pre>
<pre style="margin:0; padding:0 ">4078:   // R[prio5]: V(False)</pre>
<pre style="margin:0; padding:0 ">4079: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4080:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4081:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4082:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4083:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4084:   ) u_prio5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4085:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4086:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4087: </pre>
<pre style="margin:0; padding:0 ">4088:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4089:     .we     (prio5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4090:     .wd     (prio5_wd),</pre>
<pre style="margin:0; padding:0 ">4091: </pre>
<pre style="margin:0; padding:0 ">4092:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4093:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4094:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4095: </pre>
<pre style="margin:0; padding:0 ">4096:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4097:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4098:     .q      (reg2hw.prio5.q ),</pre>
<pre style="margin:0; padding:0 ">4099: </pre>
<pre style="margin:0; padding:0 ">4100:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4101:     .qs     (prio5_qs)</pre>
<pre style="margin:0; padding:0 ">4102:   );</pre>
<pre style="margin:0; padding:0 ">4103: </pre>
<pre style="margin:0; padding:0 ">4104: </pre>
<pre style="margin:0; padding:0 ">4105:   // R[prio6]: V(False)</pre>
<pre style="margin:0; padding:0 ">4106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4107:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4108:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4109:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4110:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4111:   ) u_prio6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4112:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4113:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4114: </pre>
<pre style="margin:0; padding:0 ">4115:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4116:     .we     (prio6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4117:     .wd     (prio6_wd),</pre>
<pre style="margin:0; padding:0 ">4118: </pre>
<pre style="margin:0; padding:0 ">4119:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4120:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4121:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4122: </pre>
<pre style="margin:0; padding:0 ">4123:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4124:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4125:     .q      (reg2hw.prio6.q ),</pre>
<pre style="margin:0; padding:0 ">4126: </pre>
<pre style="margin:0; padding:0 ">4127:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4128:     .qs     (prio6_qs)</pre>
<pre style="margin:0; padding:0 ">4129:   );</pre>
<pre style="margin:0; padding:0 ">4130: </pre>
<pre style="margin:0; padding:0 ">4131: </pre>
<pre style="margin:0; padding:0 ">4132:   // R[prio7]: V(False)</pre>
<pre style="margin:0; padding:0 ">4133: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4134:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4135:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4136:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4137:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4138:   ) u_prio7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4139:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4140:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4141: </pre>
<pre style="margin:0; padding:0 ">4142:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4143:     .we     (prio7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4144:     .wd     (prio7_wd),</pre>
<pre style="margin:0; padding:0 ">4145: </pre>
<pre style="margin:0; padding:0 ">4146:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4147:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4148:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4149: </pre>
<pre style="margin:0; padding:0 ">4150:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4151:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4152:     .q      (reg2hw.prio7.q ),</pre>
<pre style="margin:0; padding:0 ">4153: </pre>
<pre style="margin:0; padding:0 ">4154:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4155:     .qs     (prio7_qs)</pre>
<pre style="margin:0; padding:0 ">4156:   );</pre>
<pre style="margin:0; padding:0 ">4157: </pre>
<pre style="margin:0; padding:0 ">4158: </pre>
<pre style="margin:0; padding:0 ">4159:   // R[prio8]: V(False)</pre>
<pre style="margin:0; padding:0 ">4160: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4161:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4162:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4163:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4164:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4165:   ) u_prio8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4166:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4167:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4168: </pre>
<pre style="margin:0; padding:0 ">4169:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4170:     .we     (prio8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4171:     .wd     (prio8_wd),</pre>
<pre style="margin:0; padding:0 ">4172: </pre>
<pre style="margin:0; padding:0 ">4173:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4174:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4175:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4176: </pre>
<pre style="margin:0; padding:0 ">4177:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4178:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4179:     .q      (reg2hw.prio8.q ),</pre>
<pre style="margin:0; padding:0 ">4180: </pre>
<pre style="margin:0; padding:0 ">4181:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4182:     .qs     (prio8_qs)</pre>
<pre style="margin:0; padding:0 ">4183:   );</pre>
<pre style="margin:0; padding:0 ">4184: </pre>
<pre style="margin:0; padding:0 ">4185: </pre>
<pre style="margin:0; padding:0 ">4186:   // R[prio9]: V(False)</pre>
<pre style="margin:0; padding:0 ">4187: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4188:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4189:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4190:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4191:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4192:   ) u_prio9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4193:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4194:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4195: </pre>
<pre style="margin:0; padding:0 ">4196:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4197:     .we     (prio9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4198:     .wd     (prio9_wd),</pre>
<pre style="margin:0; padding:0 ">4199: </pre>
<pre style="margin:0; padding:0 ">4200:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4201:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4202:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4203: </pre>
<pre style="margin:0; padding:0 ">4204:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4205:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4206:     .q      (reg2hw.prio9.q ),</pre>
<pre style="margin:0; padding:0 ">4207: </pre>
<pre style="margin:0; padding:0 ">4208:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4209:     .qs     (prio9_qs)</pre>
<pre style="margin:0; padding:0 ">4210:   );</pre>
<pre style="margin:0; padding:0 ">4211: </pre>
<pre style="margin:0; padding:0 ">4212: </pre>
<pre style="margin:0; padding:0 ">4213:   // R[prio10]: V(False)</pre>
<pre style="margin:0; padding:0 ">4214: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4215:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4216:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4217:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4218:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4219:   ) u_prio10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4220:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4221:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4222: </pre>
<pre style="margin:0; padding:0 ">4223:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4224:     .we     (prio10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4225:     .wd     (prio10_wd),</pre>
<pre style="margin:0; padding:0 ">4226: </pre>
<pre style="margin:0; padding:0 ">4227:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4228:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4229:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4230: </pre>
<pre style="margin:0; padding:0 ">4231:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4232:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4233:     .q      (reg2hw.prio10.q ),</pre>
<pre style="margin:0; padding:0 ">4234: </pre>
<pre style="margin:0; padding:0 ">4235:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4236:     .qs     (prio10_qs)</pre>
<pre style="margin:0; padding:0 ">4237:   );</pre>
<pre style="margin:0; padding:0 ">4238: </pre>
<pre style="margin:0; padding:0 ">4239: </pre>
<pre style="margin:0; padding:0 ">4240:   // R[prio11]: V(False)</pre>
<pre style="margin:0; padding:0 ">4241: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4242:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4243:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4244:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4245:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4246:   ) u_prio11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4247:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4248:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4249: </pre>
<pre style="margin:0; padding:0 ">4250:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4251:     .we     (prio11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4252:     .wd     (prio11_wd),</pre>
<pre style="margin:0; padding:0 ">4253: </pre>
<pre style="margin:0; padding:0 ">4254:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4255:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4256:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4257: </pre>
<pre style="margin:0; padding:0 ">4258:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4259:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4260:     .q      (reg2hw.prio11.q ),</pre>
<pre style="margin:0; padding:0 ">4261: </pre>
<pre style="margin:0; padding:0 ">4262:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4263:     .qs     (prio11_qs)</pre>
<pre style="margin:0; padding:0 ">4264:   );</pre>
<pre style="margin:0; padding:0 ">4265: </pre>
<pre style="margin:0; padding:0 ">4266: </pre>
<pre style="margin:0; padding:0 ">4267:   // R[prio12]: V(False)</pre>
<pre style="margin:0; padding:0 ">4268: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4269:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4270:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4271:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4272:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4273:   ) u_prio12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4274:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4275:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4276: </pre>
<pre style="margin:0; padding:0 ">4277:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4278:     .we     (prio12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4279:     .wd     (prio12_wd),</pre>
<pre style="margin:0; padding:0 ">4280: </pre>
<pre style="margin:0; padding:0 ">4281:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4282:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4283:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4284: </pre>
<pre style="margin:0; padding:0 ">4285:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4286:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4287:     .q      (reg2hw.prio12.q ),</pre>
<pre style="margin:0; padding:0 ">4288: </pre>
<pre style="margin:0; padding:0 ">4289:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4290:     .qs     (prio12_qs)</pre>
<pre style="margin:0; padding:0 ">4291:   );</pre>
<pre style="margin:0; padding:0 ">4292: </pre>
<pre style="margin:0; padding:0 ">4293: </pre>
<pre style="margin:0; padding:0 ">4294:   // R[prio13]: V(False)</pre>
<pre style="margin:0; padding:0 ">4295: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4296:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4297:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4298:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4299:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4300:   ) u_prio13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4301:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4302:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4303: </pre>
<pre style="margin:0; padding:0 ">4304:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4305:     .we     (prio13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4306:     .wd     (prio13_wd),</pre>
<pre style="margin:0; padding:0 ">4307: </pre>
<pre style="margin:0; padding:0 ">4308:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4309:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4310:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4311: </pre>
<pre style="margin:0; padding:0 ">4312:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4313:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4314:     .q      (reg2hw.prio13.q ),</pre>
<pre style="margin:0; padding:0 ">4315: </pre>
<pre style="margin:0; padding:0 ">4316:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4317:     .qs     (prio13_qs)</pre>
<pre style="margin:0; padding:0 ">4318:   );</pre>
<pre style="margin:0; padding:0 ">4319: </pre>
<pre style="margin:0; padding:0 ">4320: </pre>
<pre style="margin:0; padding:0 ">4321:   // R[prio14]: V(False)</pre>
<pre style="margin:0; padding:0 ">4322: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4323:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4324:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4325:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4326:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4327:   ) u_prio14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4328:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4329:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4330: </pre>
<pre style="margin:0; padding:0 ">4331:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4332:     .we     (prio14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4333:     .wd     (prio14_wd),</pre>
<pre style="margin:0; padding:0 ">4334: </pre>
<pre style="margin:0; padding:0 ">4335:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4336:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4337:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4338: </pre>
<pre style="margin:0; padding:0 ">4339:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4340:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4341:     .q      (reg2hw.prio14.q ),</pre>
<pre style="margin:0; padding:0 ">4342: </pre>
<pre style="margin:0; padding:0 ">4343:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4344:     .qs     (prio14_qs)</pre>
<pre style="margin:0; padding:0 ">4345:   );</pre>
<pre style="margin:0; padding:0 ">4346: </pre>
<pre style="margin:0; padding:0 ">4347: </pre>
<pre style="margin:0; padding:0 ">4348:   // R[prio15]: V(False)</pre>
<pre style="margin:0; padding:0 ">4349: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4350:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4351:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4352:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4353:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4354:   ) u_prio15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4355:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4356:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4357: </pre>
<pre style="margin:0; padding:0 ">4358:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4359:     .we     (prio15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4360:     .wd     (prio15_wd),</pre>
<pre style="margin:0; padding:0 ">4361: </pre>
<pre style="margin:0; padding:0 ">4362:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4363:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4364:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4365: </pre>
<pre style="margin:0; padding:0 ">4366:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4367:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4368:     .q      (reg2hw.prio15.q ),</pre>
<pre style="margin:0; padding:0 ">4369: </pre>
<pre style="margin:0; padding:0 ">4370:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4371:     .qs     (prio15_qs)</pre>
<pre style="margin:0; padding:0 ">4372:   );</pre>
<pre style="margin:0; padding:0 ">4373: </pre>
<pre style="margin:0; padding:0 ">4374: </pre>
<pre style="margin:0; padding:0 ">4375:   // R[prio16]: V(False)</pre>
<pre style="margin:0; padding:0 ">4376: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4377:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4378:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4379:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4380:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4381:   ) u_prio16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4382:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4383:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4384: </pre>
<pre style="margin:0; padding:0 ">4385:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4386:     .we     (prio16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4387:     .wd     (prio16_wd),</pre>
<pre style="margin:0; padding:0 ">4388: </pre>
<pre style="margin:0; padding:0 ">4389:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4390:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4391:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4392: </pre>
<pre style="margin:0; padding:0 ">4393:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4394:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4395:     .q      (reg2hw.prio16.q ),</pre>
<pre style="margin:0; padding:0 ">4396: </pre>
<pre style="margin:0; padding:0 ">4397:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4398:     .qs     (prio16_qs)</pre>
<pre style="margin:0; padding:0 ">4399:   );</pre>
<pre style="margin:0; padding:0 ">4400: </pre>
<pre style="margin:0; padding:0 ">4401: </pre>
<pre style="margin:0; padding:0 ">4402:   // R[prio17]: V(False)</pre>
<pre style="margin:0; padding:0 ">4403: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4404:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4405:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4406:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4407:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4408:   ) u_prio17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4409:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4410:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4411: </pre>
<pre style="margin:0; padding:0 ">4412:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4413:     .we     (prio17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4414:     .wd     (prio17_wd),</pre>
<pre style="margin:0; padding:0 ">4415: </pre>
<pre style="margin:0; padding:0 ">4416:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4417:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4418:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4419: </pre>
<pre style="margin:0; padding:0 ">4420:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4421:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4422:     .q      (reg2hw.prio17.q ),</pre>
<pre style="margin:0; padding:0 ">4423: </pre>
<pre style="margin:0; padding:0 ">4424:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4425:     .qs     (prio17_qs)</pre>
<pre style="margin:0; padding:0 ">4426:   );</pre>
<pre style="margin:0; padding:0 ">4427: </pre>
<pre style="margin:0; padding:0 ">4428: </pre>
<pre style="margin:0; padding:0 ">4429:   // R[prio18]: V(False)</pre>
<pre style="margin:0; padding:0 ">4430: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4431:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4432:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4433:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4434:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4435:   ) u_prio18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4436:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4437:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4438: </pre>
<pre style="margin:0; padding:0 ">4439:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4440:     .we     (prio18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4441:     .wd     (prio18_wd),</pre>
<pre style="margin:0; padding:0 ">4442: </pre>
<pre style="margin:0; padding:0 ">4443:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4444:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4445:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4446: </pre>
<pre style="margin:0; padding:0 ">4447:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4448:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4449:     .q      (reg2hw.prio18.q ),</pre>
<pre style="margin:0; padding:0 ">4450: </pre>
<pre style="margin:0; padding:0 ">4451:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4452:     .qs     (prio18_qs)</pre>
<pre style="margin:0; padding:0 ">4453:   );</pre>
<pre style="margin:0; padding:0 ">4454: </pre>
<pre style="margin:0; padding:0 ">4455: </pre>
<pre style="margin:0; padding:0 ">4456:   // R[prio19]: V(False)</pre>
<pre style="margin:0; padding:0 ">4457: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4458:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4459:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4460:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4461:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4462:   ) u_prio19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4463:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4464:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4465: </pre>
<pre style="margin:0; padding:0 ">4466:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4467:     .we     (prio19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4468:     .wd     (prio19_wd),</pre>
<pre style="margin:0; padding:0 ">4469: </pre>
<pre style="margin:0; padding:0 ">4470:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4471:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4472:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4473: </pre>
<pre style="margin:0; padding:0 ">4474:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4475:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4476:     .q      (reg2hw.prio19.q ),</pre>
<pre style="margin:0; padding:0 ">4477: </pre>
<pre style="margin:0; padding:0 ">4478:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4479:     .qs     (prio19_qs)</pre>
<pre style="margin:0; padding:0 ">4480:   );</pre>
<pre style="margin:0; padding:0 ">4481: </pre>
<pre style="margin:0; padding:0 ">4482: </pre>
<pre style="margin:0; padding:0 ">4483:   // R[prio20]: V(False)</pre>
<pre style="margin:0; padding:0 ">4484: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4485:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4486:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4487:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4488:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4489:   ) u_prio20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4490:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4491:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4492: </pre>
<pre style="margin:0; padding:0 ">4493:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4494:     .we     (prio20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4495:     .wd     (prio20_wd),</pre>
<pre style="margin:0; padding:0 ">4496: </pre>
<pre style="margin:0; padding:0 ">4497:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4498:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4499:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4500: </pre>
<pre style="margin:0; padding:0 ">4501:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4502:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4503:     .q      (reg2hw.prio20.q ),</pre>
<pre style="margin:0; padding:0 ">4504: </pre>
<pre style="margin:0; padding:0 ">4505:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4506:     .qs     (prio20_qs)</pre>
<pre style="margin:0; padding:0 ">4507:   );</pre>
<pre style="margin:0; padding:0 ">4508: </pre>
<pre style="margin:0; padding:0 ">4509: </pre>
<pre style="margin:0; padding:0 ">4510:   // R[prio21]: V(False)</pre>
<pre style="margin:0; padding:0 ">4511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4512:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4513:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4514:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4515:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4516:   ) u_prio21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4517:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4518:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4519: </pre>
<pre style="margin:0; padding:0 ">4520:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4521:     .we     (prio21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4522:     .wd     (prio21_wd),</pre>
<pre style="margin:0; padding:0 ">4523: </pre>
<pre style="margin:0; padding:0 ">4524:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4525:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4526:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4527: </pre>
<pre style="margin:0; padding:0 ">4528:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4529:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4530:     .q      (reg2hw.prio21.q ),</pre>
<pre style="margin:0; padding:0 ">4531: </pre>
<pre style="margin:0; padding:0 ">4532:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4533:     .qs     (prio21_qs)</pre>
<pre style="margin:0; padding:0 ">4534:   );</pre>
<pre style="margin:0; padding:0 ">4535: </pre>
<pre style="margin:0; padding:0 ">4536: </pre>
<pre style="margin:0; padding:0 ">4537:   // R[prio22]: V(False)</pre>
<pre style="margin:0; padding:0 ">4538: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4539:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4540:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4541:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4542:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4543:   ) u_prio22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4544:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4545:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4546: </pre>
<pre style="margin:0; padding:0 ">4547:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4548:     .we     (prio22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4549:     .wd     (prio22_wd),</pre>
<pre style="margin:0; padding:0 ">4550: </pre>
<pre style="margin:0; padding:0 ">4551:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4552:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4553:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4554: </pre>
<pre style="margin:0; padding:0 ">4555:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4556:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4557:     .q      (reg2hw.prio22.q ),</pre>
<pre style="margin:0; padding:0 ">4558: </pre>
<pre style="margin:0; padding:0 ">4559:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4560:     .qs     (prio22_qs)</pre>
<pre style="margin:0; padding:0 ">4561:   );</pre>
<pre style="margin:0; padding:0 ">4562: </pre>
<pre style="margin:0; padding:0 ">4563: </pre>
<pre style="margin:0; padding:0 ">4564:   // R[prio23]: V(False)</pre>
<pre style="margin:0; padding:0 ">4565: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4566:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4567:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4568:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4569:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4570:   ) u_prio23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4571:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4572:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4573: </pre>
<pre style="margin:0; padding:0 ">4574:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4575:     .we     (prio23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4576:     .wd     (prio23_wd),</pre>
<pre style="margin:0; padding:0 ">4577: </pre>
<pre style="margin:0; padding:0 ">4578:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4579:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4580:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4581: </pre>
<pre style="margin:0; padding:0 ">4582:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4583:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4584:     .q      (reg2hw.prio23.q ),</pre>
<pre style="margin:0; padding:0 ">4585: </pre>
<pre style="margin:0; padding:0 ">4586:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4587:     .qs     (prio23_qs)</pre>
<pre style="margin:0; padding:0 ">4588:   );</pre>
<pre style="margin:0; padding:0 ">4589: </pre>
<pre style="margin:0; padding:0 ">4590: </pre>
<pre style="margin:0; padding:0 ">4591:   // R[prio24]: V(False)</pre>
<pre style="margin:0; padding:0 ">4592: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4593:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4594:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4595:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4596:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4597:   ) u_prio24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4598:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4599:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4600: </pre>
<pre style="margin:0; padding:0 ">4601:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4602:     .we     (prio24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4603:     .wd     (prio24_wd),</pre>
<pre style="margin:0; padding:0 ">4604: </pre>
<pre style="margin:0; padding:0 ">4605:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4606:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4607:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4608: </pre>
<pre style="margin:0; padding:0 ">4609:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4610:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4611:     .q      (reg2hw.prio24.q ),</pre>
<pre style="margin:0; padding:0 ">4612: </pre>
<pre style="margin:0; padding:0 ">4613:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4614:     .qs     (prio24_qs)</pre>
<pre style="margin:0; padding:0 ">4615:   );</pre>
<pre style="margin:0; padding:0 ">4616: </pre>
<pre style="margin:0; padding:0 ">4617: </pre>
<pre style="margin:0; padding:0 ">4618:   // R[prio25]: V(False)</pre>
<pre style="margin:0; padding:0 ">4619: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4620:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4621:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4622:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4623:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4624:   ) u_prio25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4625:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4626:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4627: </pre>
<pre style="margin:0; padding:0 ">4628:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4629:     .we     (prio25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4630:     .wd     (prio25_wd),</pre>
<pre style="margin:0; padding:0 ">4631: </pre>
<pre style="margin:0; padding:0 ">4632:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4633:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4634:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4635: </pre>
<pre style="margin:0; padding:0 ">4636:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4637:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4638:     .q      (reg2hw.prio25.q ),</pre>
<pre style="margin:0; padding:0 ">4639: </pre>
<pre style="margin:0; padding:0 ">4640:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4641:     .qs     (prio25_qs)</pre>
<pre style="margin:0; padding:0 ">4642:   );</pre>
<pre style="margin:0; padding:0 ">4643: </pre>
<pre style="margin:0; padding:0 ">4644: </pre>
<pre style="margin:0; padding:0 ">4645:   // R[prio26]: V(False)</pre>
<pre style="margin:0; padding:0 ">4646: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4647:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4648:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4649:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4650:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4651:   ) u_prio26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4652:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4653:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4654: </pre>
<pre style="margin:0; padding:0 ">4655:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4656:     .we     (prio26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4657:     .wd     (prio26_wd),</pre>
<pre style="margin:0; padding:0 ">4658: </pre>
<pre style="margin:0; padding:0 ">4659:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4660:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4661:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4662: </pre>
<pre style="margin:0; padding:0 ">4663:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4664:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4665:     .q      (reg2hw.prio26.q ),</pre>
<pre style="margin:0; padding:0 ">4666: </pre>
<pre style="margin:0; padding:0 ">4667:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4668:     .qs     (prio26_qs)</pre>
<pre style="margin:0; padding:0 ">4669:   );</pre>
<pre style="margin:0; padding:0 ">4670: </pre>
<pre style="margin:0; padding:0 ">4671: </pre>
<pre style="margin:0; padding:0 ">4672:   // R[prio27]: V(False)</pre>
<pre style="margin:0; padding:0 ">4673: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4674:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4675:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4676:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4677:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4678:   ) u_prio27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4679:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4680:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4681: </pre>
<pre style="margin:0; padding:0 ">4682:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4683:     .we     (prio27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4684:     .wd     (prio27_wd),</pre>
<pre style="margin:0; padding:0 ">4685: </pre>
<pre style="margin:0; padding:0 ">4686:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4687:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4688:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4689: </pre>
<pre style="margin:0; padding:0 ">4690:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4691:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4692:     .q      (reg2hw.prio27.q ),</pre>
<pre style="margin:0; padding:0 ">4693: </pre>
<pre style="margin:0; padding:0 ">4694:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4695:     .qs     (prio27_qs)</pre>
<pre style="margin:0; padding:0 ">4696:   );</pre>
<pre style="margin:0; padding:0 ">4697: </pre>
<pre style="margin:0; padding:0 ">4698: </pre>
<pre style="margin:0; padding:0 ">4699:   // R[prio28]: V(False)</pre>
<pre style="margin:0; padding:0 ">4700: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4701:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4702:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4703:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4704:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4705:   ) u_prio28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4706:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4707:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4708: </pre>
<pre style="margin:0; padding:0 ">4709:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4710:     .we     (prio28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4711:     .wd     (prio28_wd),</pre>
<pre style="margin:0; padding:0 ">4712: </pre>
<pre style="margin:0; padding:0 ">4713:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4714:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4715:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4716: </pre>
<pre style="margin:0; padding:0 ">4717:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4718:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4719:     .q      (reg2hw.prio28.q ),</pre>
<pre style="margin:0; padding:0 ">4720: </pre>
<pre style="margin:0; padding:0 ">4721:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4722:     .qs     (prio28_qs)</pre>
<pre style="margin:0; padding:0 ">4723:   );</pre>
<pre style="margin:0; padding:0 ">4724: </pre>
<pre style="margin:0; padding:0 ">4725: </pre>
<pre style="margin:0; padding:0 ">4726:   // R[prio29]: V(False)</pre>
<pre style="margin:0; padding:0 ">4727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4728:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4729:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4730:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4731:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4732:   ) u_prio29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4733:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4734:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4735: </pre>
<pre style="margin:0; padding:0 ">4736:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4737:     .we     (prio29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4738:     .wd     (prio29_wd),</pre>
<pre style="margin:0; padding:0 ">4739: </pre>
<pre style="margin:0; padding:0 ">4740:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4741:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4742:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4743: </pre>
<pre style="margin:0; padding:0 ">4744:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4745:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4746:     .q      (reg2hw.prio29.q ),</pre>
<pre style="margin:0; padding:0 ">4747: </pre>
<pre style="margin:0; padding:0 ">4748:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4749:     .qs     (prio29_qs)</pre>
<pre style="margin:0; padding:0 ">4750:   );</pre>
<pre style="margin:0; padding:0 ">4751: </pre>
<pre style="margin:0; padding:0 ">4752: </pre>
<pre style="margin:0; padding:0 ">4753:   // R[prio30]: V(False)</pre>
<pre style="margin:0; padding:0 ">4754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4755:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4756:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4757:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4758:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4759:   ) u_prio30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4760:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4761:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4762: </pre>
<pre style="margin:0; padding:0 ">4763:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4764:     .we     (prio30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4765:     .wd     (prio30_wd),</pre>
<pre style="margin:0; padding:0 ">4766: </pre>
<pre style="margin:0; padding:0 ">4767:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4768:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4769:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4770: </pre>
<pre style="margin:0; padding:0 ">4771:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4772:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4773:     .q      (reg2hw.prio30.q ),</pre>
<pre style="margin:0; padding:0 ">4774: </pre>
<pre style="margin:0; padding:0 ">4775:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4776:     .qs     (prio30_qs)</pre>
<pre style="margin:0; padding:0 ">4777:   );</pre>
<pre style="margin:0; padding:0 ">4778: </pre>
<pre style="margin:0; padding:0 ">4779: </pre>
<pre style="margin:0; padding:0 ">4780:   // R[prio31]: V(False)</pre>
<pre style="margin:0; padding:0 ">4781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4782:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4783:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4784:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4785:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4786:   ) u_prio31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4787:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4788:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4789: </pre>
<pre style="margin:0; padding:0 ">4790:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4791:     .we     (prio31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4792:     .wd     (prio31_wd),</pre>
<pre style="margin:0; padding:0 ">4793: </pre>
<pre style="margin:0; padding:0 ">4794:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4795:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4796:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4797: </pre>
<pre style="margin:0; padding:0 ">4798:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4799:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4800:     .q      (reg2hw.prio31.q ),</pre>
<pre style="margin:0; padding:0 ">4801: </pre>
<pre style="margin:0; padding:0 ">4802:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4803:     .qs     (prio31_qs)</pre>
<pre style="margin:0; padding:0 ">4804:   );</pre>
<pre style="margin:0; padding:0 ">4805: </pre>
<pre style="margin:0; padding:0 ">4806: </pre>
<pre style="margin:0; padding:0 ">4807:   // R[prio32]: V(False)</pre>
<pre style="margin:0; padding:0 ">4808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4809:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4810:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4811:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4812:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4813:   ) u_prio32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4814:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4815:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4816: </pre>
<pre style="margin:0; padding:0 ">4817:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4818:     .we     (prio32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4819:     .wd     (prio32_wd),</pre>
<pre style="margin:0; padding:0 ">4820: </pre>
<pre style="margin:0; padding:0 ">4821:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4822:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4823:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4824: </pre>
<pre style="margin:0; padding:0 ">4825:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4826:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4827:     .q      (reg2hw.prio32.q ),</pre>
<pre style="margin:0; padding:0 ">4828: </pre>
<pre style="margin:0; padding:0 ">4829:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4830:     .qs     (prio32_qs)</pre>
<pre style="margin:0; padding:0 ">4831:   );</pre>
<pre style="margin:0; padding:0 ">4832: </pre>
<pre style="margin:0; padding:0 ">4833: </pre>
<pre style="margin:0; padding:0 ">4834:   // R[prio33]: V(False)</pre>
<pre style="margin:0; padding:0 ">4835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4836:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4837:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4838:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4839:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4840:   ) u_prio33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4841:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4842:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4843: </pre>
<pre style="margin:0; padding:0 ">4844:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4845:     .we     (prio33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4846:     .wd     (prio33_wd),</pre>
<pre style="margin:0; padding:0 ">4847: </pre>
<pre style="margin:0; padding:0 ">4848:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4849:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4850:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4851: </pre>
<pre style="margin:0; padding:0 ">4852:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4853:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4854:     .q      (reg2hw.prio33.q ),</pre>
<pre style="margin:0; padding:0 ">4855: </pre>
<pre style="margin:0; padding:0 ">4856:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4857:     .qs     (prio33_qs)</pre>
<pre style="margin:0; padding:0 ">4858:   );</pre>
<pre style="margin:0; padding:0 ">4859: </pre>
<pre style="margin:0; padding:0 ">4860: </pre>
<pre style="margin:0; padding:0 ">4861:   // R[prio34]: V(False)</pre>
<pre style="margin:0; padding:0 ">4862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4863:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4864:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4865:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4866:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4867:   ) u_prio34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4868:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4869:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4870: </pre>
<pre style="margin:0; padding:0 ">4871:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4872:     .we     (prio34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4873:     .wd     (prio34_wd),</pre>
<pre style="margin:0; padding:0 ">4874: </pre>
<pre style="margin:0; padding:0 ">4875:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4876:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4877:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4878: </pre>
<pre style="margin:0; padding:0 ">4879:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4880:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4881:     .q      (reg2hw.prio34.q ),</pre>
<pre style="margin:0; padding:0 ">4882: </pre>
<pre style="margin:0; padding:0 ">4883:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4884:     .qs     (prio34_qs)</pre>
<pre style="margin:0; padding:0 ">4885:   );</pre>
<pre style="margin:0; padding:0 ">4886: </pre>
<pre style="margin:0; padding:0 ">4887: </pre>
<pre style="margin:0; padding:0 ">4888:   // R[prio35]: V(False)</pre>
<pre style="margin:0; padding:0 ">4889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4890:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4891:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4892:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4893:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4894:   ) u_prio35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4895:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4896:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4897: </pre>
<pre style="margin:0; padding:0 ">4898:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4899:     .we     (prio35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4900:     .wd     (prio35_wd),</pre>
<pre style="margin:0; padding:0 ">4901: </pre>
<pre style="margin:0; padding:0 ">4902:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4903:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4904:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4905: </pre>
<pre style="margin:0; padding:0 ">4906:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4907:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4908:     .q      (reg2hw.prio35.q ),</pre>
<pre style="margin:0; padding:0 ">4909: </pre>
<pre style="margin:0; padding:0 ">4910:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4911:     .qs     (prio35_qs)</pre>
<pre style="margin:0; padding:0 ">4912:   );</pre>
<pre style="margin:0; padding:0 ">4913: </pre>
<pre style="margin:0; padding:0 ">4914: </pre>
<pre style="margin:0; padding:0 ">4915:   // R[prio36]: V(False)</pre>
<pre style="margin:0; padding:0 ">4916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4917:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4918:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4919:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4920:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4921:   ) u_prio36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4922:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4923:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4924: </pre>
<pre style="margin:0; padding:0 ">4925:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4926:     .we     (prio36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4927:     .wd     (prio36_wd),</pre>
<pre style="margin:0; padding:0 ">4928: </pre>
<pre style="margin:0; padding:0 ">4929:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4930:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4931:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4932: </pre>
<pre style="margin:0; padding:0 ">4933:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4934:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4935:     .q      (reg2hw.prio36.q ),</pre>
<pre style="margin:0; padding:0 ">4936: </pre>
<pre style="margin:0; padding:0 ">4937:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4938:     .qs     (prio36_qs)</pre>
<pre style="margin:0; padding:0 ">4939:   );</pre>
<pre style="margin:0; padding:0 ">4940: </pre>
<pre style="margin:0; padding:0 ">4941: </pre>
<pre style="margin:0; padding:0 ">4942:   // R[prio37]: V(False)</pre>
<pre style="margin:0; padding:0 ">4943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4944:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4945:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4946:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4947:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4948:   ) u_prio37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4949:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4950:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4951: </pre>
<pre style="margin:0; padding:0 ">4952:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4953:     .we     (prio37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4954:     .wd     (prio37_wd),</pre>
<pre style="margin:0; padding:0 ">4955: </pre>
<pre style="margin:0; padding:0 ">4956:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4957:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4958:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4959: </pre>
<pre style="margin:0; padding:0 ">4960:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4961:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4962:     .q      (reg2hw.prio37.q ),</pre>
<pre style="margin:0; padding:0 ">4963: </pre>
<pre style="margin:0; padding:0 ">4964:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4965:     .qs     (prio37_qs)</pre>
<pre style="margin:0; padding:0 ">4966:   );</pre>
<pre style="margin:0; padding:0 ">4967: </pre>
<pre style="margin:0; padding:0 ">4968: </pre>
<pre style="margin:0; padding:0 ">4969:   // R[prio38]: V(False)</pre>
<pre style="margin:0; padding:0 ">4970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4971:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4972:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4973:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4974:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4975:   ) u_prio38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4976:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4977:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4978: </pre>
<pre style="margin:0; padding:0 ">4979:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4980:     .we     (prio38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4981:     .wd     (prio38_wd),</pre>
<pre style="margin:0; padding:0 ">4982: </pre>
<pre style="margin:0; padding:0 ">4983:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4984:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4985:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4986: </pre>
<pre style="margin:0; padding:0 ">4987:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4988:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4989:     .q      (reg2hw.prio38.q ),</pre>
<pre style="margin:0; padding:0 ">4990: </pre>
<pre style="margin:0; padding:0 ">4991:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4992:     .qs     (prio38_qs)</pre>
<pre style="margin:0; padding:0 ">4993:   );</pre>
<pre style="margin:0; padding:0 ">4994: </pre>
<pre style="margin:0; padding:0 ">4995: </pre>
<pre style="margin:0; padding:0 ">4996:   // R[prio39]: V(False)</pre>
<pre style="margin:0; padding:0 ">4997: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4998:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4999:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5000:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5001:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5002:   ) u_prio39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5003:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5004:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5005: </pre>
<pre style="margin:0; padding:0 ">5006:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5007:     .we     (prio39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5008:     .wd     (prio39_wd),</pre>
<pre style="margin:0; padding:0 ">5009: </pre>
<pre style="margin:0; padding:0 ">5010:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5011:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5012:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5013: </pre>
<pre style="margin:0; padding:0 ">5014:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5015:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5016:     .q      (reg2hw.prio39.q ),</pre>
<pre style="margin:0; padding:0 ">5017: </pre>
<pre style="margin:0; padding:0 ">5018:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5019:     .qs     (prio39_qs)</pre>
<pre style="margin:0; padding:0 ">5020:   );</pre>
<pre style="margin:0; padding:0 ">5021: </pre>
<pre style="margin:0; padding:0 ">5022: </pre>
<pre style="margin:0; padding:0 ">5023:   // R[prio40]: V(False)</pre>
<pre style="margin:0; padding:0 ">5024: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5025:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5026:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5027:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5028:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5029:   ) u_prio40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5030:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5031:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5032: </pre>
<pre style="margin:0; padding:0 ">5033:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5034:     .we     (prio40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5035:     .wd     (prio40_wd),</pre>
<pre style="margin:0; padding:0 ">5036: </pre>
<pre style="margin:0; padding:0 ">5037:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5038:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5039:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5040: </pre>
<pre style="margin:0; padding:0 ">5041:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5042:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5043:     .q      (reg2hw.prio40.q ),</pre>
<pre style="margin:0; padding:0 ">5044: </pre>
<pre style="margin:0; padding:0 ">5045:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5046:     .qs     (prio40_qs)</pre>
<pre style="margin:0; padding:0 ">5047:   );</pre>
<pre style="margin:0; padding:0 ">5048: </pre>
<pre style="margin:0; padding:0 ">5049: </pre>
<pre style="margin:0; padding:0 ">5050:   // R[prio41]: V(False)</pre>
<pre style="margin:0; padding:0 ">5051: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5052:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5053:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5054:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5055:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5056:   ) u_prio41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5057:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5058:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5059: </pre>
<pre style="margin:0; padding:0 ">5060:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5061:     .we     (prio41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5062:     .wd     (prio41_wd),</pre>
<pre style="margin:0; padding:0 ">5063: </pre>
<pre style="margin:0; padding:0 ">5064:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5065:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5066:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5067: </pre>
<pre style="margin:0; padding:0 ">5068:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5069:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5070:     .q      (reg2hw.prio41.q ),</pre>
<pre style="margin:0; padding:0 ">5071: </pre>
<pre style="margin:0; padding:0 ">5072:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5073:     .qs     (prio41_qs)</pre>
<pre style="margin:0; padding:0 ">5074:   );</pre>
<pre style="margin:0; padding:0 ">5075: </pre>
<pre style="margin:0; padding:0 ">5076: </pre>
<pre style="margin:0; padding:0 ">5077:   // R[prio42]: V(False)</pre>
<pre style="margin:0; padding:0 ">5078: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5079:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5080:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5081:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5082:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5083:   ) u_prio42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5084:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5085:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5086: </pre>
<pre style="margin:0; padding:0 ">5087:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5088:     .we     (prio42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5089:     .wd     (prio42_wd),</pre>
<pre style="margin:0; padding:0 ">5090: </pre>
<pre style="margin:0; padding:0 ">5091:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5092:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5093:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5094: </pre>
<pre style="margin:0; padding:0 ">5095:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5096:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5097:     .q      (reg2hw.prio42.q ),</pre>
<pre style="margin:0; padding:0 ">5098: </pre>
<pre style="margin:0; padding:0 ">5099:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5100:     .qs     (prio42_qs)</pre>
<pre style="margin:0; padding:0 ">5101:   );</pre>
<pre style="margin:0; padding:0 ">5102: </pre>
<pre style="margin:0; padding:0 ">5103: </pre>
<pre style="margin:0; padding:0 ">5104:   // R[prio43]: V(False)</pre>
<pre style="margin:0; padding:0 ">5105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5106:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5107:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5108:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5109:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5110:   ) u_prio43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5111:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5112:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5113: </pre>
<pre style="margin:0; padding:0 ">5114:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5115:     .we     (prio43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5116:     .wd     (prio43_wd),</pre>
<pre style="margin:0; padding:0 ">5117: </pre>
<pre style="margin:0; padding:0 ">5118:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5119:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5120:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5121: </pre>
<pre style="margin:0; padding:0 ">5122:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5123:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5124:     .q      (reg2hw.prio43.q ),</pre>
<pre style="margin:0; padding:0 ">5125: </pre>
<pre style="margin:0; padding:0 ">5126:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5127:     .qs     (prio43_qs)</pre>
<pre style="margin:0; padding:0 ">5128:   );</pre>
<pre style="margin:0; padding:0 ">5129: </pre>
<pre style="margin:0; padding:0 ">5130: </pre>
<pre style="margin:0; padding:0 ">5131:   // R[prio44]: V(False)</pre>
<pre style="margin:0; padding:0 ">5132: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5133:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5134:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5135:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5136:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5137:   ) u_prio44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5138:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5139:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5140: </pre>
<pre style="margin:0; padding:0 ">5141:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5142:     .we     (prio44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5143:     .wd     (prio44_wd),</pre>
<pre style="margin:0; padding:0 ">5144: </pre>
<pre style="margin:0; padding:0 ">5145:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5146:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5147:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5148: </pre>
<pre style="margin:0; padding:0 ">5149:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5150:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5151:     .q      (reg2hw.prio44.q ),</pre>
<pre style="margin:0; padding:0 ">5152: </pre>
<pre style="margin:0; padding:0 ">5153:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5154:     .qs     (prio44_qs)</pre>
<pre style="margin:0; padding:0 ">5155:   );</pre>
<pre style="margin:0; padding:0 ">5156: </pre>
<pre style="margin:0; padding:0 ">5157: </pre>
<pre style="margin:0; padding:0 ">5158:   // R[prio45]: V(False)</pre>
<pre style="margin:0; padding:0 ">5159: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5160:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5161:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5162:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5163:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5164:   ) u_prio45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5165:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5166:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5167: </pre>
<pre style="margin:0; padding:0 ">5168:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5169:     .we     (prio45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5170:     .wd     (prio45_wd),</pre>
<pre style="margin:0; padding:0 ">5171: </pre>
<pre style="margin:0; padding:0 ">5172:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5173:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5174:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5175: </pre>
<pre style="margin:0; padding:0 ">5176:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5177:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5178:     .q      (reg2hw.prio45.q ),</pre>
<pre style="margin:0; padding:0 ">5179: </pre>
<pre style="margin:0; padding:0 ">5180:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5181:     .qs     (prio45_qs)</pre>
<pre style="margin:0; padding:0 ">5182:   );</pre>
<pre style="margin:0; padding:0 ">5183: </pre>
<pre style="margin:0; padding:0 ">5184: </pre>
<pre style="margin:0; padding:0 ">5185:   // R[prio46]: V(False)</pre>
<pre style="margin:0; padding:0 ">5186: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5187:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5188:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5189:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5190:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5191:   ) u_prio46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5192:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5193:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5194: </pre>
<pre style="margin:0; padding:0 ">5195:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5196:     .we     (prio46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5197:     .wd     (prio46_wd),</pre>
<pre style="margin:0; padding:0 ">5198: </pre>
<pre style="margin:0; padding:0 ">5199:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5200:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5201:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5202: </pre>
<pre style="margin:0; padding:0 ">5203:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5204:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5205:     .q      (reg2hw.prio46.q ),</pre>
<pre style="margin:0; padding:0 ">5206: </pre>
<pre style="margin:0; padding:0 ">5207:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5208:     .qs     (prio46_qs)</pre>
<pre style="margin:0; padding:0 ">5209:   );</pre>
<pre style="margin:0; padding:0 ">5210: </pre>
<pre style="margin:0; padding:0 ">5211: </pre>
<pre style="margin:0; padding:0 ">5212:   // R[prio47]: V(False)</pre>
<pre style="margin:0; padding:0 ">5213: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5214:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5215:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5216:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5217:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5218:   ) u_prio47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5219:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5220:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5221: </pre>
<pre style="margin:0; padding:0 ">5222:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5223:     .we     (prio47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5224:     .wd     (prio47_wd),</pre>
<pre style="margin:0; padding:0 ">5225: </pre>
<pre style="margin:0; padding:0 ">5226:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5227:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5228:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5229: </pre>
<pre style="margin:0; padding:0 ">5230:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5231:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5232:     .q      (reg2hw.prio47.q ),</pre>
<pre style="margin:0; padding:0 ">5233: </pre>
<pre style="margin:0; padding:0 ">5234:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5235:     .qs     (prio47_qs)</pre>
<pre style="margin:0; padding:0 ">5236:   );</pre>
<pre style="margin:0; padding:0 ">5237: </pre>
<pre style="margin:0; padding:0 ">5238: </pre>
<pre style="margin:0; padding:0 ">5239:   // R[prio48]: V(False)</pre>
<pre style="margin:0; padding:0 ">5240: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5241:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5242:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5243:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5244:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5245:   ) u_prio48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5246:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5247:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5248: </pre>
<pre style="margin:0; padding:0 ">5249:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5250:     .we     (prio48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5251:     .wd     (prio48_wd),</pre>
<pre style="margin:0; padding:0 ">5252: </pre>
<pre style="margin:0; padding:0 ">5253:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5254:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5255:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5256: </pre>
<pre style="margin:0; padding:0 ">5257:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5258:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5259:     .q      (reg2hw.prio48.q ),</pre>
<pre style="margin:0; padding:0 ">5260: </pre>
<pre style="margin:0; padding:0 ">5261:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5262:     .qs     (prio48_qs)</pre>
<pre style="margin:0; padding:0 ">5263:   );</pre>
<pre style="margin:0; padding:0 ">5264: </pre>
<pre style="margin:0; padding:0 ">5265: </pre>
<pre style="margin:0; padding:0 ">5266:   // R[prio49]: V(False)</pre>
<pre style="margin:0; padding:0 ">5267: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5268:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5269:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5270:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5271:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5272:   ) u_prio49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5273:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5274:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5275: </pre>
<pre style="margin:0; padding:0 ">5276:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5277:     .we     (prio49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5278:     .wd     (prio49_wd),</pre>
<pre style="margin:0; padding:0 ">5279: </pre>
<pre style="margin:0; padding:0 ">5280:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5281:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5282:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5283: </pre>
<pre style="margin:0; padding:0 ">5284:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5285:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5286:     .q      (reg2hw.prio49.q ),</pre>
<pre style="margin:0; padding:0 ">5287: </pre>
<pre style="margin:0; padding:0 ">5288:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5289:     .qs     (prio49_qs)</pre>
<pre style="margin:0; padding:0 ">5290:   );</pre>
<pre style="margin:0; padding:0 ">5291: </pre>
<pre style="margin:0; padding:0 ">5292: </pre>
<pre style="margin:0; padding:0 ">5293:   // R[prio50]: V(False)</pre>
<pre style="margin:0; padding:0 ">5294: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5295:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5296:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5297:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5298:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5299:   ) u_prio50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5300:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5301:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5302: </pre>
<pre style="margin:0; padding:0 ">5303:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5304:     .we     (prio50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5305:     .wd     (prio50_wd),</pre>
<pre style="margin:0; padding:0 ">5306: </pre>
<pre style="margin:0; padding:0 ">5307:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5308:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5309:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5310: </pre>
<pre style="margin:0; padding:0 ">5311:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5312:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5313:     .q      (reg2hw.prio50.q ),</pre>
<pre style="margin:0; padding:0 ">5314: </pre>
<pre style="margin:0; padding:0 ">5315:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5316:     .qs     (prio50_qs)</pre>
<pre style="margin:0; padding:0 ">5317:   );</pre>
<pre style="margin:0; padding:0 ">5318: </pre>
<pre style="margin:0; padding:0 ">5319: </pre>
<pre style="margin:0; padding:0 ">5320:   // R[prio51]: V(False)</pre>
<pre style="margin:0; padding:0 ">5321: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5322:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5323:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5324:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5325:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5326:   ) u_prio51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5327:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5328:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5329: </pre>
<pre style="margin:0; padding:0 ">5330:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5331:     .we     (prio51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5332:     .wd     (prio51_wd),</pre>
<pre style="margin:0; padding:0 ">5333: </pre>
<pre style="margin:0; padding:0 ">5334:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5335:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5336:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5337: </pre>
<pre style="margin:0; padding:0 ">5338:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5339:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5340:     .q      (reg2hw.prio51.q ),</pre>
<pre style="margin:0; padding:0 ">5341: </pre>
<pre style="margin:0; padding:0 ">5342:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5343:     .qs     (prio51_qs)</pre>
<pre style="margin:0; padding:0 ">5344:   );</pre>
<pre style="margin:0; padding:0 ">5345: </pre>
<pre style="margin:0; padding:0 ">5346: </pre>
<pre style="margin:0; padding:0 ">5347:   // R[prio52]: V(False)</pre>
<pre style="margin:0; padding:0 ">5348: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5349:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5350:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5351:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5352:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5353:   ) u_prio52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5354:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5355:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5356: </pre>
<pre style="margin:0; padding:0 ">5357:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5358:     .we     (prio52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5359:     .wd     (prio52_wd),</pre>
<pre style="margin:0; padding:0 ">5360: </pre>
<pre style="margin:0; padding:0 ">5361:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5362:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5363:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5364: </pre>
<pre style="margin:0; padding:0 ">5365:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5366:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5367:     .q      (reg2hw.prio52.q ),</pre>
<pre style="margin:0; padding:0 ">5368: </pre>
<pre style="margin:0; padding:0 ">5369:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5370:     .qs     (prio52_qs)</pre>
<pre style="margin:0; padding:0 ">5371:   );</pre>
<pre style="margin:0; padding:0 ">5372: </pre>
<pre style="margin:0; padding:0 ">5373: </pre>
<pre style="margin:0; padding:0 ">5374:   // R[prio53]: V(False)</pre>
<pre style="margin:0; padding:0 ">5375: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5376:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5377:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5378:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5379:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5380:   ) u_prio53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5381:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5382:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5383: </pre>
<pre style="margin:0; padding:0 ">5384:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5385:     .we     (prio53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5386:     .wd     (prio53_wd),</pre>
<pre style="margin:0; padding:0 ">5387: </pre>
<pre style="margin:0; padding:0 ">5388:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5389:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5390:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5391: </pre>
<pre style="margin:0; padding:0 ">5392:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5393:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5394:     .q      (reg2hw.prio53.q ),</pre>
<pre style="margin:0; padding:0 ">5395: </pre>
<pre style="margin:0; padding:0 ">5396:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5397:     .qs     (prio53_qs)</pre>
<pre style="margin:0; padding:0 ">5398:   );</pre>
<pre style="margin:0; padding:0 ">5399: </pre>
<pre style="margin:0; padding:0 ">5400: </pre>
<pre style="margin:0; padding:0 ">5401:   // R[prio54]: V(False)</pre>
<pre style="margin:0; padding:0 ">5402: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5403:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5404:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5405:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5406:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5407:   ) u_prio54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5408:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5409:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5410: </pre>
<pre style="margin:0; padding:0 ">5411:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5412:     .we     (prio54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5413:     .wd     (prio54_wd),</pre>
<pre style="margin:0; padding:0 ">5414: </pre>
<pre style="margin:0; padding:0 ">5415:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5416:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5417:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5418: </pre>
<pre style="margin:0; padding:0 ">5419:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5420:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5421:     .q      (reg2hw.prio54.q ),</pre>
<pre style="margin:0; padding:0 ">5422: </pre>
<pre style="margin:0; padding:0 ">5423:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5424:     .qs     (prio54_qs)</pre>
<pre style="margin:0; padding:0 ">5425:   );</pre>
<pre style="margin:0; padding:0 ">5426: </pre>
<pre style="margin:0; padding:0 ">5427: </pre>
<pre style="margin:0; padding:0 ">5428:   // R[prio55]: V(False)</pre>
<pre style="margin:0; padding:0 ">5429: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5430:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5431:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5432:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5433:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5434:   ) u_prio55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5435:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5436:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5437: </pre>
<pre style="margin:0; padding:0 ">5438:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5439:     .we     (prio55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5440:     .wd     (prio55_wd),</pre>
<pre style="margin:0; padding:0 ">5441: </pre>
<pre style="margin:0; padding:0 ">5442:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5443:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5444:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5445: </pre>
<pre style="margin:0; padding:0 ">5446:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5447:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5448:     .q      (reg2hw.prio55.q ),</pre>
<pre style="margin:0; padding:0 ">5449: </pre>
<pre style="margin:0; padding:0 ">5450:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5451:     .qs     (prio55_qs)</pre>
<pre style="margin:0; padding:0 ">5452:   );</pre>
<pre style="margin:0; padding:0 ">5453: </pre>
<pre style="margin:0; padding:0 ">5454: </pre>
<pre style="margin:0; padding:0 ">5455:   // R[prio56]: V(False)</pre>
<pre style="margin:0; padding:0 ">5456: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5457:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5458:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5459:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5460:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5461:   ) u_prio56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5462:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5463:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5464: </pre>
<pre style="margin:0; padding:0 ">5465:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5466:     .we     (prio56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5467:     .wd     (prio56_wd),</pre>
<pre style="margin:0; padding:0 ">5468: </pre>
<pre style="margin:0; padding:0 ">5469:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5470:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5471:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5472: </pre>
<pre style="margin:0; padding:0 ">5473:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5474:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5475:     .q      (reg2hw.prio56.q ),</pre>
<pre style="margin:0; padding:0 ">5476: </pre>
<pre style="margin:0; padding:0 ">5477:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5478:     .qs     (prio56_qs)</pre>
<pre style="margin:0; padding:0 ">5479:   );</pre>
<pre style="margin:0; padding:0 ">5480: </pre>
<pre style="margin:0; padding:0 ">5481: </pre>
<pre style="margin:0; padding:0 ">5482:   // R[prio57]: V(False)</pre>
<pre style="margin:0; padding:0 ">5483: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5484:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5485:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5486:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5487:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5488:   ) u_prio57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5489:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5490:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5491: </pre>
<pre style="margin:0; padding:0 ">5492:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5493:     .we     (prio57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5494:     .wd     (prio57_wd),</pre>
<pre style="margin:0; padding:0 ">5495: </pre>
<pre style="margin:0; padding:0 ">5496:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5497:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5498:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5499: </pre>
<pre style="margin:0; padding:0 ">5500:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5501:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5502:     .q      (reg2hw.prio57.q ),</pre>
<pre style="margin:0; padding:0 ">5503: </pre>
<pre style="margin:0; padding:0 ">5504:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5505:     .qs     (prio57_qs)</pre>
<pre style="margin:0; padding:0 ">5506:   );</pre>
<pre style="margin:0; padding:0 ">5507: </pre>
<pre style="margin:0; padding:0 ">5508: </pre>
<pre style="margin:0; padding:0 ">5509:   // R[prio58]: V(False)</pre>
<pre style="margin:0; padding:0 ">5510: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5511:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5512:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5513:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5514:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5515:   ) u_prio58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5516:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5517:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5518: </pre>
<pre style="margin:0; padding:0 ">5519:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5520:     .we     (prio58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5521:     .wd     (prio58_wd),</pre>
<pre style="margin:0; padding:0 ">5522: </pre>
<pre style="margin:0; padding:0 ">5523:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5524:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5525:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5526: </pre>
<pre style="margin:0; padding:0 ">5527:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5528:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5529:     .q      (reg2hw.prio58.q ),</pre>
<pre style="margin:0; padding:0 ">5530: </pre>
<pre style="margin:0; padding:0 ">5531:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5532:     .qs     (prio58_qs)</pre>
<pre style="margin:0; padding:0 ">5533:   );</pre>
<pre style="margin:0; padding:0 ">5534: </pre>
<pre style="margin:0; padding:0 ">5535: </pre>
<pre style="margin:0; padding:0 ">5536:   // R[prio59]: V(False)</pre>
<pre style="margin:0; padding:0 ">5537: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5538:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5539:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5540:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5541:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5542:   ) u_prio59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5543:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5544:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5545: </pre>
<pre style="margin:0; padding:0 ">5546:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5547:     .we     (prio59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5548:     .wd     (prio59_wd),</pre>
<pre style="margin:0; padding:0 ">5549: </pre>
<pre style="margin:0; padding:0 ">5550:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5551:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5552:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5553: </pre>
<pre style="margin:0; padding:0 ">5554:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5555:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5556:     .q      (reg2hw.prio59.q ),</pre>
<pre style="margin:0; padding:0 ">5557: </pre>
<pre style="margin:0; padding:0 ">5558:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5559:     .qs     (prio59_qs)</pre>
<pre style="margin:0; padding:0 ">5560:   );</pre>
<pre style="margin:0; padding:0 ">5561: </pre>
<pre style="margin:0; padding:0 ">5562: </pre>
<pre style="margin:0; padding:0 ">5563:   // R[prio60]: V(False)</pre>
<pre style="margin:0; padding:0 ">5564: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5565:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5566:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5567:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5568:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5569:   ) u_prio60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5570:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5571:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5572: </pre>
<pre style="margin:0; padding:0 ">5573:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5574:     .we     (prio60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5575:     .wd     (prio60_wd),</pre>
<pre style="margin:0; padding:0 ">5576: </pre>
<pre style="margin:0; padding:0 ">5577:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5578:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5579:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5580: </pre>
<pre style="margin:0; padding:0 ">5581:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5582:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5583:     .q      (reg2hw.prio60.q ),</pre>
<pre style="margin:0; padding:0 ">5584: </pre>
<pre style="margin:0; padding:0 ">5585:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5586:     .qs     (prio60_qs)</pre>
<pre style="margin:0; padding:0 ">5587:   );</pre>
<pre style="margin:0; padding:0 ">5588: </pre>
<pre style="margin:0; padding:0 ">5589: </pre>
<pre style="margin:0; padding:0 ">5590:   // R[prio61]: V(False)</pre>
<pre style="margin:0; padding:0 ">5591: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5592:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5593:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5594:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5595:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5596:   ) u_prio61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5597:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5598:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5599: </pre>
<pre style="margin:0; padding:0 ">5600:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5601:     .we     (prio61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5602:     .wd     (prio61_wd),</pre>
<pre style="margin:0; padding:0 ">5603: </pre>
<pre style="margin:0; padding:0 ">5604:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5605:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5606:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5607: </pre>
<pre style="margin:0; padding:0 ">5608:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5609:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5610:     .q      (reg2hw.prio61.q ),</pre>
<pre style="margin:0; padding:0 ">5611: </pre>
<pre style="margin:0; padding:0 ">5612:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5613:     .qs     (prio61_qs)</pre>
<pre style="margin:0; padding:0 ">5614:   );</pre>
<pre style="margin:0; padding:0 ">5615: </pre>
<pre style="margin:0; padding:0 ">5616: </pre>
<pre style="margin:0; padding:0 ">5617:   // R[prio62]: V(False)</pre>
<pre style="margin:0; padding:0 ">5618: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5619:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5620:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5621:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5622:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5623:   ) u_prio62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5624:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5625:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5626: </pre>
<pre style="margin:0; padding:0 ">5627:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5628:     .we     (prio62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5629:     .wd     (prio62_wd),</pre>
<pre style="margin:0; padding:0 ">5630: </pre>
<pre style="margin:0; padding:0 ">5631:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5632:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5633:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5634: </pre>
<pre style="margin:0; padding:0 ">5635:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5636:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5637:     .q      (reg2hw.prio62.q ),</pre>
<pre style="margin:0; padding:0 ">5638: </pre>
<pre style="margin:0; padding:0 ">5639:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5640:     .qs     (prio62_qs)</pre>
<pre style="margin:0; padding:0 ">5641:   );</pre>
<pre style="margin:0; padding:0 ">5642: </pre>
<pre style="margin:0; padding:0 ">5643: </pre>
<pre style="margin:0; padding:0 ">5644: </pre>
<pre style="margin:0; padding:0 ">5645:   // Subregister 0 of Multireg ie0</pre>
<pre style="margin:0; padding:0 ">5646:   // R[ie00]: V(False)</pre>
<pre style="margin:0; padding:0 ">5647: </pre>
<pre style="margin:0; padding:0 ">5648:   // F[e0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5649:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5650:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5651:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5652:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5653:   ) u_ie00_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5654:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5655:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5656: </pre>
<pre style="margin:0; padding:0 ">5657:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5658:     .we     (ie00_e0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5659:     .wd     (ie00_e0_wd),</pre>
<pre style="margin:0; padding:0 ">5660: </pre>
<pre style="margin:0; padding:0 ">5661:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5662:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5663:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5664: </pre>
<pre style="margin:0; padding:0 ">5665:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5666:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5667:     .q      (reg2hw.ie0[0].q ),</pre>
<pre style="margin:0; padding:0 ">5668: </pre>
<pre style="margin:0; padding:0 ">5669:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5670:     .qs     (ie00_e0_qs)</pre>
<pre style="margin:0; padding:0 ">5671:   );</pre>
<pre style="margin:0; padding:0 ">5672: </pre>
<pre style="margin:0; padding:0 ">5673: </pre>
<pre style="margin:0; padding:0 ">5674:   // F[e1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5675:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5676:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5677:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5678:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5679:   ) u_ie00_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5680:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5681:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5682: </pre>
<pre style="margin:0; padding:0 ">5683:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5684:     .we     (ie00_e1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5685:     .wd     (ie00_e1_wd),</pre>
<pre style="margin:0; padding:0 ">5686: </pre>
<pre style="margin:0; padding:0 ">5687:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5688:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5689:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5690: </pre>
<pre style="margin:0; padding:0 ">5691:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5692:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5693:     .q      (reg2hw.ie0[1].q ),</pre>
<pre style="margin:0; padding:0 ">5694: </pre>
<pre style="margin:0; padding:0 ">5695:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5696:     .qs     (ie00_e1_qs)</pre>
<pre style="margin:0; padding:0 ">5697:   );</pre>
<pre style="margin:0; padding:0 ">5698: </pre>
<pre style="margin:0; padding:0 ">5699: </pre>
<pre style="margin:0; padding:0 ">5700:   // F[e2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5701:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5702:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5703:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5704:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5705:   ) u_ie00_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5706:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5707:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5708: </pre>
<pre style="margin:0; padding:0 ">5709:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5710:     .we     (ie00_e2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5711:     .wd     (ie00_e2_wd),</pre>
<pre style="margin:0; padding:0 ">5712: </pre>
<pre style="margin:0; padding:0 ">5713:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5714:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5715:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5716: </pre>
<pre style="margin:0; padding:0 ">5717:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5718:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5719:     .q      (reg2hw.ie0[2].q ),</pre>
<pre style="margin:0; padding:0 ">5720: </pre>
<pre style="margin:0; padding:0 ">5721:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5722:     .qs     (ie00_e2_qs)</pre>
<pre style="margin:0; padding:0 ">5723:   );</pre>
<pre style="margin:0; padding:0 ">5724: </pre>
<pre style="margin:0; padding:0 ">5725: </pre>
<pre style="margin:0; padding:0 ">5726:   // F[e3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5727:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5728:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5729:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5730:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5731:   ) u_ie00_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5732:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5733:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5734: </pre>
<pre style="margin:0; padding:0 ">5735:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5736:     .we     (ie00_e3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5737:     .wd     (ie00_e3_wd),</pre>
<pre style="margin:0; padding:0 ">5738: </pre>
<pre style="margin:0; padding:0 ">5739:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5740:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5741:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5742: </pre>
<pre style="margin:0; padding:0 ">5743:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5744:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5745:     .q      (reg2hw.ie0[3].q ),</pre>
<pre style="margin:0; padding:0 ">5746: </pre>
<pre style="margin:0; padding:0 ">5747:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5748:     .qs     (ie00_e3_qs)</pre>
<pre style="margin:0; padding:0 ">5749:   );</pre>
<pre style="margin:0; padding:0 ">5750: </pre>
<pre style="margin:0; padding:0 ">5751: </pre>
<pre style="margin:0; padding:0 ">5752:   // F[e4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5753:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5754:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5755:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5756:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5757:   ) u_ie00_e4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5758:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5759:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5760: </pre>
<pre style="margin:0; padding:0 ">5761:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5762:     .we     (ie00_e4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5763:     .wd     (ie00_e4_wd),</pre>
<pre style="margin:0; padding:0 ">5764: </pre>
<pre style="margin:0; padding:0 ">5765:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5766:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5767:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5768: </pre>
<pre style="margin:0; padding:0 ">5769:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5770:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5771:     .q      (reg2hw.ie0[4].q ),</pre>
<pre style="margin:0; padding:0 ">5772: </pre>
<pre style="margin:0; padding:0 ">5773:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5774:     .qs     (ie00_e4_qs)</pre>
<pre style="margin:0; padding:0 ">5775:   );</pre>
<pre style="margin:0; padding:0 ">5776: </pre>
<pre style="margin:0; padding:0 ">5777: </pre>
<pre style="margin:0; padding:0 ">5778:   // F[e5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5779:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5780:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5781:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5782:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5783:   ) u_ie00_e5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5784:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5785:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5786: </pre>
<pre style="margin:0; padding:0 ">5787:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5788:     .we     (ie00_e5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5789:     .wd     (ie00_e5_wd),</pre>
<pre style="margin:0; padding:0 ">5790: </pre>
<pre style="margin:0; padding:0 ">5791:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5792:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5793:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5794: </pre>
<pre style="margin:0; padding:0 ">5795:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5796:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5797:     .q      (reg2hw.ie0[5].q ),</pre>
<pre style="margin:0; padding:0 ">5798: </pre>
<pre style="margin:0; padding:0 ">5799:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5800:     .qs     (ie00_e5_qs)</pre>
<pre style="margin:0; padding:0 ">5801:   );</pre>
<pre style="margin:0; padding:0 ">5802: </pre>
<pre style="margin:0; padding:0 ">5803: </pre>
<pre style="margin:0; padding:0 ">5804:   // F[e6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5805:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5806:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5807:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5808:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5809:   ) u_ie00_e6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5810:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5811:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5812: </pre>
<pre style="margin:0; padding:0 ">5813:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5814:     .we     (ie00_e6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5815:     .wd     (ie00_e6_wd),</pre>
<pre style="margin:0; padding:0 ">5816: </pre>
<pre style="margin:0; padding:0 ">5817:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5818:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5819:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5820: </pre>
<pre style="margin:0; padding:0 ">5821:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5822:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5823:     .q      (reg2hw.ie0[6].q ),</pre>
<pre style="margin:0; padding:0 ">5824: </pre>
<pre style="margin:0; padding:0 ">5825:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5826:     .qs     (ie00_e6_qs)</pre>
<pre style="margin:0; padding:0 ">5827:   );</pre>
<pre style="margin:0; padding:0 ">5828: </pre>
<pre style="margin:0; padding:0 ">5829: </pre>
<pre style="margin:0; padding:0 ">5830:   // F[e7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5831:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5832:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5833:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5834:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5835:   ) u_ie00_e7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5836:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5837:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5838: </pre>
<pre style="margin:0; padding:0 ">5839:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5840:     .we     (ie00_e7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5841:     .wd     (ie00_e7_wd),</pre>
<pre style="margin:0; padding:0 ">5842: </pre>
<pre style="margin:0; padding:0 ">5843:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5844:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5845:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5846: </pre>
<pre style="margin:0; padding:0 ">5847:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5848:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5849:     .q      (reg2hw.ie0[7].q ),</pre>
<pre style="margin:0; padding:0 ">5850: </pre>
<pre style="margin:0; padding:0 ">5851:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5852:     .qs     (ie00_e7_qs)</pre>
<pre style="margin:0; padding:0 ">5853:   );</pre>
<pre style="margin:0; padding:0 ">5854: </pre>
<pre style="margin:0; padding:0 ">5855: </pre>
<pre style="margin:0; padding:0 ">5856:   // F[e8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5857:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5858:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5859:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5860:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5861:   ) u_ie00_e8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5862:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5863:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5864: </pre>
<pre style="margin:0; padding:0 ">5865:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5866:     .we     (ie00_e8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5867:     .wd     (ie00_e8_wd),</pre>
<pre style="margin:0; padding:0 ">5868: </pre>
<pre style="margin:0; padding:0 ">5869:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5870:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5871:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5872: </pre>
<pre style="margin:0; padding:0 ">5873:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5874:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5875:     .q      (reg2hw.ie0[8].q ),</pre>
<pre style="margin:0; padding:0 ">5876: </pre>
<pre style="margin:0; padding:0 ">5877:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5878:     .qs     (ie00_e8_qs)</pre>
<pre style="margin:0; padding:0 ">5879:   );</pre>
<pre style="margin:0; padding:0 ">5880: </pre>
<pre style="margin:0; padding:0 ">5881: </pre>
<pre style="margin:0; padding:0 ">5882:   // F[e9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5883:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5884:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5885:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5886:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5887:   ) u_ie00_e9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5888:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5889:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5890: </pre>
<pre style="margin:0; padding:0 ">5891:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5892:     .we     (ie00_e9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5893:     .wd     (ie00_e9_wd),</pre>
<pre style="margin:0; padding:0 ">5894: </pre>
<pre style="margin:0; padding:0 ">5895:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5896:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5897:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5898: </pre>
<pre style="margin:0; padding:0 ">5899:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5900:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5901:     .q      (reg2hw.ie0[9].q ),</pre>
<pre style="margin:0; padding:0 ">5902: </pre>
<pre style="margin:0; padding:0 ">5903:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5904:     .qs     (ie00_e9_qs)</pre>
<pre style="margin:0; padding:0 ">5905:   );</pre>
<pre style="margin:0; padding:0 ">5906: </pre>
<pre style="margin:0; padding:0 ">5907: </pre>
<pre style="margin:0; padding:0 ">5908:   // F[e10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5909:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5910:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5911:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5912:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5913:   ) u_ie00_e10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5914:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5915:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5916: </pre>
<pre style="margin:0; padding:0 ">5917:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5918:     .we     (ie00_e10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5919:     .wd     (ie00_e10_wd),</pre>
<pre style="margin:0; padding:0 ">5920: </pre>
<pre style="margin:0; padding:0 ">5921:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5922:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5923:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5924: </pre>
<pre style="margin:0; padding:0 ">5925:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5926:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5927:     .q      (reg2hw.ie0[10].q ),</pre>
<pre style="margin:0; padding:0 ">5928: </pre>
<pre style="margin:0; padding:0 ">5929:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5930:     .qs     (ie00_e10_qs)</pre>
<pre style="margin:0; padding:0 ">5931:   );</pre>
<pre style="margin:0; padding:0 ">5932: </pre>
<pre style="margin:0; padding:0 ">5933: </pre>
<pre style="margin:0; padding:0 ">5934:   // F[e11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5935:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5936:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5937:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5938:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5939:   ) u_ie00_e11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5940:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5941:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5942: </pre>
<pre style="margin:0; padding:0 ">5943:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5944:     .we     (ie00_e11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5945:     .wd     (ie00_e11_wd),</pre>
<pre style="margin:0; padding:0 ">5946: </pre>
<pre style="margin:0; padding:0 ">5947:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5948:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5949:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5950: </pre>
<pre style="margin:0; padding:0 ">5951:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5952:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5953:     .q      (reg2hw.ie0[11].q ),</pre>
<pre style="margin:0; padding:0 ">5954: </pre>
<pre style="margin:0; padding:0 ">5955:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5956:     .qs     (ie00_e11_qs)</pre>
<pre style="margin:0; padding:0 ">5957:   );</pre>
<pre style="margin:0; padding:0 ">5958: </pre>
<pre style="margin:0; padding:0 ">5959: </pre>
<pre style="margin:0; padding:0 ">5960:   // F[e12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5961:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5962:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5963:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5964:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5965:   ) u_ie00_e12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5966:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5967:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5968: </pre>
<pre style="margin:0; padding:0 ">5969:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5970:     .we     (ie00_e12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5971:     .wd     (ie00_e12_wd),</pre>
<pre style="margin:0; padding:0 ">5972: </pre>
<pre style="margin:0; padding:0 ">5973:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5974:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5975:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5976: </pre>
<pre style="margin:0; padding:0 ">5977:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5978:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5979:     .q      (reg2hw.ie0[12].q ),</pre>
<pre style="margin:0; padding:0 ">5980: </pre>
<pre style="margin:0; padding:0 ">5981:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5982:     .qs     (ie00_e12_qs)</pre>
<pre style="margin:0; padding:0 ">5983:   );</pre>
<pre style="margin:0; padding:0 ">5984: </pre>
<pre style="margin:0; padding:0 ">5985: </pre>
<pre style="margin:0; padding:0 ">5986:   // F[e13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5987:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5988:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5989:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5990:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5991:   ) u_ie00_e13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5992:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5993:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5994: </pre>
<pre style="margin:0; padding:0 ">5995:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5996:     .we     (ie00_e13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5997:     .wd     (ie00_e13_wd),</pre>
<pre style="margin:0; padding:0 ">5998: </pre>
<pre style="margin:0; padding:0 ">5999:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6000:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6001:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6002: </pre>
<pre style="margin:0; padding:0 ">6003:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6004:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6005:     .q      (reg2hw.ie0[13].q ),</pre>
<pre style="margin:0; padding:0 ">6006: </pre>
<pre style="margin:0; padding:0 ">6007:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6008:     .qs     (ie00_e13_qs)</pre>
<pre style="margin:0; padding:0 ">6009:   );</pre>
<pre style="margin:0; padding:0 ">6010: </pre>
<pre style="margin:0; padding:0 ">6011: </pre>
<pre style="margin:0; padding:0 ">6012:   // F[e14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6013:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6014:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6015:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6016:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6017:   ) u_ie00_e14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6018:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6019:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6020: </pre>
<pre style="margin:0; padding:0 ">6021:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6022:     .we     (ie00_e14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6023:     .wd     (ie00_e14_wd),</pre>
<pre style="margin:0; padding:0 ">6024: </pre>
<pre style="margin:0; padding:0 ">6025:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6026:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6027:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6028: </pre>
<pre style="margin:0; padding:0 ">6029:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6030:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6031:     .q      (reg2hw.ie0[14].q ),</pre>
<pre style="margin:0; padding:0 ">6032: </pre>
<pre style="margin:0; padding:0 ">6033:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6034:     .qs     (ie00_e14_qs)</pre>
<pre style="margin:0; padding:0 ">6035:   );</pre>
<pre style="margin:0; padding:0 ">6036: </pre>
<pre style="margin:0; padding:0 ">6037: </pre>
<pre style="margin:0; padding:0 ">6038:   // F[e15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6039:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6040:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6041:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6042:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6043:   ) u_ie00_e15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6044:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6045:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6046: </pre>
<pre style="margin:0; padding:0 ">6047:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6048:     .we     (ie00_e15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6049:     .wd     (ie00_e15_wd),</pre>
<pre style="margin:0; padding:0 ">6050: </pre>
<pre style="margin:0; padding:0 ">6051:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6052:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6053:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6054: </pre>
<pre style="margin:0; padding:0 ">6055:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6056:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6057:     .q      (reg2hw.ie0[15].q ),</pre>
<pre style="margin:0; padding:0 ">6058: </pre>
<pre style="margin:0; padding:0 ">6059:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6060:     .qs     (ie00_e15_qs)</pre>
<pre style="margin:0; padding:0 ">6061:   );</pre>
<pre style="margin:0; padding:0 ">6062: </pre>
<pre style="margin:0; padding:0 ">6063: </pre>
<pre style="margin:0; padding:0 ">6064:   // F[e16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6065:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6066:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6067:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6068:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6069:   ) u_ie00_e16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6070:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6071:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6072: </pre>
<pre style="margin:0; padding:0 ">6073:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6074:     .we     (ie00_e16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6075:     .wd     (ie00_e16_wd),</pre>
<pre style="margin:0; padding:0 ">6076: </pre>
<pre style="margin:0; padding:0 ">6077:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6078:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6079:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6080: </pre>
<pre style="margin:0; padding:0 ">6081:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6082:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6083:     .q      (reg2hw.ie0[16].q ),</pre>
<pre style="margin:0; padding:0 ">6084: </pre>
<pre style="margin:0; padding:0 ">6085:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6086:     .qs     (ie00_e16_qs)</pre>
<pre style="margin:0; padding:0 ">6087:   );</pre>
<pre style="margin:0; padding:0 ">6088: </pre>
<pre style="margin:0; padding:0 ">6089: </pre>
<pre style="margin:0; padding:0 ">6090:   // F[e17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6091:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6092:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6093:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6094:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6095:   ) u_ie00_e17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6096:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6097:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6098: </pre>
<pre style="margin:0; padding:0 ">6099:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6100:     .we     (ie00_e17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6101:     .wd     (ie00_e17_wd),</pre>
<pre style="margin:0; padding:0 ">6102: </pre>
<pre style="margin:0; padding:0 ">6103:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6104:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6105:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6106: </pre>
<pre style="margin:0; padding:0 ">6107:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6108:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6109:     .q      (reg2hw.ie0[17].q ),</pre>
<pre style="margin:0; padding:0 ">6110: </pre>
<pre style="margin:0; padding:0 ">6111:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6112:     .qs     (ie00_e17_qs)</pre>
<pre style="margin:0; padding:0 ">6113:   );</pre>
<pre style="margin:0; padding:0 ">6114: </pre>
<pre style="margin:0; padding:0 ">6115: </pre>
<pre style="margin:0; padding:0 ">6116:   // F[e18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6117:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6118:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6119:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6120:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6121:   ) u_ie00_e18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6122:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6123:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6124: </pre>
<pre style="margin:0; padding:0 ">6125:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6126:     .we     (ie00_e18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6127:     .wd     (ie00_e18_wd),</pre>
<pre style="margin:0; padding:0 ">6128: </pre>
<pre style="margin:0; padding:0 ">6129:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6130:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6131:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6132: </pre>
<pre style="margin:0; padding:0 ">6133:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6134:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6135:     .q      (reg2hw.ie0[18].q ),</pre>
<pre style="margin:0; padding:0 ">6136: </pre>
<pre style="margin:0; padding:0 ">6137:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6138:     .qs     (ie00_e18_qs)</pre>
<pre style="margin:0; padding:0 ">6139:   );</pre>
<pre style="margin:0; padding:0 ">6140: </pre>
<pre style="margin:0; padding:0 ">6141: </pre>
<pre style="margin:0; padding:0 ">6142:   // F[e19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6143:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6144:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6145:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6146:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6147:   ) u_ie00_e19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6148:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6149:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6150: </pre>
<pre style="margin:0; padding:0 ">6151:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6152:     .we     (ie00_e19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6153:     .wd     (ie00_e19_wd),</pre>
<pre style="margin:0; padding:0 ">6154: </pre>
<pre style="margin:0; padding:0 ">6155:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6156:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6157:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6158: </pre>
<pre style="margin:0; padding:0 ">6159:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6160:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6161:     .q      (reg2hw.ie0[19].q ),</pre>
<pre style="margin:0; padding:0 ">6162: </pre>
<pre style="margin:0; padding:0 ">6163:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6164:     .qs     (ie00_e19_qs)</pre>
<pre style="margin:0; padding:0 ">6165:   );</pre>
<pre style="margin:0; padding:0 ">6166: </pre>
<pre style="margin:0; padding:0 ">6167: </pre>
<pre style="margin:0; padding:0 ">6168:   // F[e20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6169:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6170:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6171:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6172:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6173:   ) u_ie00_e20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6174:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6175:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6176: </pre>
<pre style="margin:0; padding:0 ">6177:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6178:     .we     (ie00_e20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6179:     .wd     (ie00_e20_wd),</pre>
<pre style="margin:0; padding:0 ">6180: </pre>
<pre style="margin:0; padding:0 ">6181:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6182:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6183:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6184: </pre>
<pre style="margin:0; padding:0 ">6185:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6186:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6187:     .q      (reg2hw.ie0[20].q ),</pre>
<pre style="margin:0; padding:0 ">6188: </pre>
<pre style="margin:0; padding:0 ">6189:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6190:     .qs     (ie00_e20_qs)</pre>
<pre style="margin:0; padding:0 ">6191:   );</pre>
<pre style="margin:0; padding:0 ">6192: </pre>
<pre style="margin:0; padding:0 ">6193: </pre>
<pre style="margin:0; padding:0 ">6194:   // F[e21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6195:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6196:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6197:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6198:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6199:   ) u_ie00_e21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6200:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6201:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6202: </pre>
<pre style="margin:0; padding:0 ">6203:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6204:     .we     (ie00_e21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6205:     .wd     (ie00_e21_wd),</pre>
<pre style="margin:0; padding:0 ">6206: </pre>
<pre style="margin:0; padding:0 ">6207:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6208:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6209:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6210: </pre>
<pre style="margin:0; padding:0 ">6211:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6212:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6213:     .q      (reg2hw.ie0[21].q ),</pre>
<pre style="margin:0; padding:0 ">6214: </pre>
<pre style="margin:0; padding:0 ">6215:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6216:     .qs     (ie00_e21_qs)</pre>
<pre style="margin:0; padding:0 ">6217:   );</pre>
<pre style="margin:0; padding:0 ">6218: </pre>
<pre style="margin:0; padding:0 ">6219: </pre>
<pre style="margin:0; padding:0 ">6220:   // F[e22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6221:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6222:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6223:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6224:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6225:   ) u_ie00_e22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6226:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6227:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6228: </pre>
<pre style="margin:0; padding:0 ">6229:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6230:     .we     (ie00_e22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6231:     .wd     (ie00_e22_wd),</pre>
<pre style="margin:0; padding:0 ">6232: </pre>
<pre style="margin:0; padding:0 ">6233:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6234:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6235:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6236: </pre>
<pre style="margin:0; padding:0 ">6237:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6238:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6239:     .q      (reg2hw.ie0[22].q ),</pre>
<pre style="margin:0; padding:0 ">6240: </pre>
<pre style="margin:0; padding:0 ">6241:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6242:     .qs     (ie00_e22_qs)</pre>
<pre style="margin:0; padding:0 ">6243:   );</pre>
<pre style="margin:0; padding:0 ">6244: </pre>
<pre style="margin:0; padding:0 ">6245: </pre>
<pre style="margin:0; padding:0 ">6246:   // F[e23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6247:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6248:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6249:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6250:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6251:   ) u_ie00_e23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6252:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6253:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6254: </pre>
<pre style="margin:0; padding:0 ">6255:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6256:     .we     (ie00_e23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6257:     .wd     (ie00_e23_wd),</pre>
<pre style="margin:0; padding:0 ">6258: </pre>
<pre style="margin:0; padding:0 ">6259:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6260:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6261:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6262: </pre>
<pre style="margin:0; padding:0 ">6263:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6264:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6265:     .q      (reg2hw.ie0[23].q ),</pre>
<pre style="margin:0; padding:0 ">6266: </pre>
<pre style="margin:0; padding:0 ">6267:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6268:     .qs     (ie00_e23_qs)</pre>
<pre style="margin:0; padding:0 ">6269:   );</pre>
<pre style="margin:0; padding:0 ">6270: </pre>
<pre style="margin:0; padding:0 ">6271: </pre>
<pre style="margin:0; padding:0 ">6272:   // F[e24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6273:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6274:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6275:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6276:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6277:   ) u_ie00_e24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6278:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6279:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6280: </pre>
<pre style="margin:0; padding:0 ">6281:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6282:     .we     (ie00_e24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6283:     .wd     (ie00_e24_wd),</pre>
<pre style="margin:0; padding:0 ">6284: </pre>
<pre style="margin:0; padding:0 ">6285:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6286:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6287:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6288: </pre>
<pre style="margin:0; padding:0 ">6289:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6290:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6291:     .q      (reg2hw.ie0[24].q ),</pre>
<pre style="margin:0; padding:0 ">6292: </pre>
<pre style="margin:0; padding:0 ">6293:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6294:     .qs     (ie00_e24_qs)</pre>
<pre style="margin:0; padding:0 ">6295:   );</pre>
<pre style="margin:0; padding:0 ">6296: </pre>
<pre style="margin:0; padding:0 ">6297: </pre>
<pre style="margin:0; padding:0 ">6298:   // F[e25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6299:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6300:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6301:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6302:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6303:   ) u_ie00_e25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6304:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6305:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6306: </pre>
<pre style="margin:0; padding:0 ">6307:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6308:     .we     (ie00_e25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6309:     .wd     (ie00_e25_wd),</pre>
<pre style="margin:0; padding:0 ">6310: </pre>
<pre style="margin:0; padding:0 ">6311:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6312:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6313:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6314: </pre>
<pre style="margin:0; padding:0 ">6315:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6316:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6317:     .q      (reg2hw.ie0[25].q ),</pre>
<pre style="margin:0; padding:0 ">6318: </pre>
<pre style="margin:0; padding:0 ">6319:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6320:     .qs     (ie00_e25_qs)</pre>
<pre style="margin:0; padding:0 ">6321:   );</pre>
<pre style="margin:0; padding:0 ">6322: </pre>
<pre style="margin:0; padding:0 ">6323: </pre>
<pre style="margin:0; padding:0 ">6324:   // F[e26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6325:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6326:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6327:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6328:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6329:   ) u_ie00_e26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6330:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6331:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6332: </pre>
<pre style="margin:0; padding:0 ">6333:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6334:     .we     (ie00_e26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6335:     .wd     (ie00_e26_wd),</pre>
<pre style="margin:0; padding:0 ">6336: </pre>
<pre style="margin:0; padding:0 ">6337:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6338:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6339:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6340: </pre>
<pre style="margin:0; padding:0 ">6341:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6342:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6343:     .q      (reg2hw.ie0[26].q ),</pre>
<pre style="margin:0; padding:0 ">6344: </pre>
<pre style="margin:0; padding:0 ">6345:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6346:     .qs     (ie00_e26_qs)</pre>
<pre style="margin:0; padding:0 ">6347:   );</pre>
<pre style="margin:0; padding:0 ">6348: </pre>
<pre style="margin:0; padding:0 ">6349: </pre>
<pre style="margin:0; padding:0 ">6350:   // F[e27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6351:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6352:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6353:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6354:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6355:   ) u_ie00_e27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6356:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6357:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6358: </pre>
<pre style="margin:0; padding:0 ">6359:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6360:     .we     (ie00_e27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6361:     .wd     (ie00_e27_wd),</pre>
<pre style="margin:0; padding:0 ">6362: </pre>
<pre style="margin:0; padding:0 ">6363:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6364:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6365:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6366: </pre>
<pre style="margin:0; padding:0 ">6367:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6368:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6369:     .q      (reg2hw.ie0[27].q ),</pre>
<pre style="margin:0; padding:0 ">6370: </pre>
<pre style="margin:0; padding:0 ">6371:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6372:     .qs     (ie00_e27_qs)</pre>
<pre style="margin:0; padding:0 ">6373:   );</pre>
<pre style="margin:0; padding:0 ">6374: </pre>
<pre style="margin:0; padding:0 ">6375: </pre>
<pre style="margin:0; padding:0 ">6376:   // F[e28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6377:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6378:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6379:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6380:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6381:   ) u_ie00_e28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6382:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6383:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6384: </pre>
<pre style="margin:0; padding:0 ">6385:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6386:     .we     (ie00_e28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6387:     .wd     (ie00_e28_wd),</pre>
<pre style="margin:0; padding:0 ">6388: </pre>
<pre style="margin:0; padding:0 ">6389:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6390:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6391:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6392: </pre>
<pre style="margin:0; padding:0 ">6393:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6394:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6395:     .q      (reg2hw.ie0[28].q ),</pre>
<pre style="margin:0; padding:0 ">6396: </pre>
<pre style="margin:0; padding:0 ">6397:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6398:     .qs     (ie00_e28_qs)</pre>
<pre style="margin:0; padding:0 ">6399:   );</pre>
<pre style="margin:0; padding:0 ">6400: </pre>
<pre style="margin:0; padding:0 ">6401: </pre>
<pre style="margin:0; padding:0 ">6402:   // F[e29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6403:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6404:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6405:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6406:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6407:   ) u_ie00_e29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6408:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6409:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6410: </pre>
<pre style="margin:0; padding:0 ">6411:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6412:     .we     (ie00_e29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6413:     .wd     (ie00_e29_wd),</pre>
<pre style="margin:0; padding:0 ">6414: </pre>
<pre style="margin:0; padding:0 ">6415:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6416:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6417:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6418: </pre>
<pre style="margin:0; padding:0 ">6419:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6420:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6421:     .q      (reg2hw.ie0[29].q ),</pre>
<pre style="margin:0; padding:0 ">6422: </pre>
<pre style="margin:0; padding:0 ">6423:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6424:     .qs     (ie00_e29_qs)</pre>
<pre style="margin:0; padding:0 ">6425:   );</pre>
<pre style="margin:0; padding:0 ">6426: </pre>
<pre style="margin:0; padding:0 ">6427: </pre>
<pre style="margin:0; padding:0 ">6428:   // F[e30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6429:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6430:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6431:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6432:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6433:   ) u_ie00_e30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6434:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6435:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6436: </pre>
<pre style="margin:0; padding:0 ">6437:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6438:     .we     (ie00_e30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6439:     .wd     (ie00_e30_wd),</pre>
<pre style="margin:0; padding:0 ">6440: </pre>
<pre style="margin:0; padding:0 ">6441:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6442:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6443:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6444: </pre>
<pre style="margin:0; padding:0 ">6445:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6446:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6447:     .q      (reg2hw.ie0[30].q ),</pre>
<pre style="margin:0; padding:0 ">6448: </pre>
<pre style="margin:0; padding:0 ">6449:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6450:     .qs     (ie00_e30_qs)</pre>
<pre style="margin:0; padding:0 ">6451:   );</pre>
<pre style="margin:0; padding:0 ">6452: </pre>
<pre style="margin:0; padding:0 ">6453: </pre>
<pre style="margin:0; padding:0 ">6454:   // F[e31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6455:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6456:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6457:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6458:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6459:   ) u_ie00_e31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6460:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6461:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6462: </pre>
<pre style="margin:0; padding:0 ">6463:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6464:     .we     (ie00_e31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6465:     .wd     (ie00_e31_wd),</pre>
<pre style="margin:0; padding:0 ">6466: </pre>
<pre style="margin:0; padding:0 ">6467:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6468:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6469:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6470: </pre>
<pre style="margin:0; padding:0 ">6471:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6472:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6473:     .q      (reg2hw.ie0[31].q ),</pre>
<pre style="margin:0; padding:0 ">6474: </pre>
<pre style="margin:0; padding:0 ">6475:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6476:     .qs     (ie00_e31_qs)</pre>
<pre style="margin:0; padding:0 ">6477:   );</pre>
<pre style="margin:0; padding:0 ">6478: </pre>
<pre style="margin:0; padding:0 ">6479: </pre>
<pre style="margin:0; padding:0 ">6480:   // Subregister 32 of Multireg ie0</pre>
<pre style="margin:0; padding:0 ">6481:   // R[ie01]: V(False)</pre>
<pre style="margin:0; padding:0 ">6482: </pre>
<pre style="margin:0; padding:0 ">6483:   // F[e32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6484:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6485:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6486:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6487:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6488:   ) u_ie01_e32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6489:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6490:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6491: </pre>
<pre style="margin:0; padding:0 ">6492:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6493:     .we     (ie01_e32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6494:     .wd     (ie01_e32_wd),</pre>
<pre style="margin:0; padding:0 ">6495: </pre>
<pre style="margin:0; padding:0 ">6496:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6497:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6498:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6499: </pre>
<pre style="margin:0; padding:0 ">6500:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6501:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6502:     .q      (reg2hw.ie0[32].q ),</pre>
<pre style="margin:0; padding:0 ">6503: </pre>
<pre style="margin:0; padding:0 ">6504:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6505:     .qs     (ie01_e32_qs)</pre>
<pre style="margin:0; padding:0 ">6506:   );</pre>
<pre style="margin:0; padding:0 ">6507: </pre>
<pre style="margin:0; padding:0 ">6508: </pre>
<pre style="margin:0; padding:0 ">6509:   // F[e33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6510:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6511:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6512:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6513:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6514:   ) u_ie01_e33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6515:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6516:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6517: </pre>
<pre style="margin:0; padding:0 ">6518:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6519:     .we     (ie01_e33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6520:     .wd     (ie01_e33_wd),</pre>
<pre style="margin:0; padding:0 ">6521: </pre>
<pre style="margin:0; padding:0 ">6522:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6523:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6524:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6525: </pre>
<pre style="margin:0; padding:0 ">6526:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6527:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6528:     .q      (reg2hw.ie0[33].q ),</pre>
<pre style="margin:0; padding:0 ">6529: </pre>
<pre style="margin:0; padding:0 ">6530:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6531:     .qs     (ie01_e33_qs)</pre>
<pre style="margin:0; padding:0 ">6532:   );</pre>
<pre style="margin:0; padding:0 ">6533: </pre>
<pre style="margin:0; padding:0 ">6534: </pre>
<pre style="margin:0; padding:0 ">6535:   // F[e34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6536:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6537:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6538:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6539:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6540:   ) u_ie01_e34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6541:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6542:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6543: </pre>
<pre style="margin:0; padding:0 ">6544:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6545:     .we     (ie01_e34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6546:     .wd     (ie01_e34_wd),</pre>
<pre style="margin:0; padding:0 ">6547: </pre>
<pre style="margin:0; padding:0 ">6548:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6549:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6550:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6551: </pre>
<pre style="margin:0; padding:0 ">6552:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6553:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6554:     .q      (reg2hw.ie0[34].q ),</pre>
<pre style="margin:0; padding:0 ">6555: </pre>
<pre style="margin:0; padding:0 ">6556:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6557:     .qs     (ie01_e34_qs)</pre>
<pre style="margin:0; padding:0 ">6558:   );</pre>
<pre style="margin:0; padding:0 ">6559: </pre>
<pre style="margin:0; padding:0 ">6560: </pre>
<pre style="margin:0; padding:0 ">6561:   // F[e35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6562:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6563:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6564:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6565:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6566:   ) u_ie01_e35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6567:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6568:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6569: </pre>
<pre style="margin:0; padding:0 ">6570:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6571:     .we     (ie01_e35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6572:     .wd     (ie01_e35_wd),</pre>
<pre style="margin:0; padding:0 ">6573: </pre>
<pre style="margin:0; padding:0 ">6574:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6575:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6576:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6577: </pre>
<pre style="margin:0; padding:0 ">6578:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6579:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6580:     .q      (reg2hw.ie0[35].q ),</pre>
<pre style="margin:0; padding:0 ">6581: </pre>
<pre style="margin:0; padding:0 ">6582:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6583:     .qs     (ie01_e35_qs)</pre>
<pre style="margin:0; padding:0 ">6584:   );</pre>
<pre style="margin:0; padding:0 ">6585: </pre>
<pre style="margin:0; padding:0 ">6586: </pre>
<pre style="margin:0; padding:0 ">6587:   // F[e36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6588:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6589:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6590:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6591:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6592:   ) u_ie01_e36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6593:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6594:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6595: </pre>
<pre style="margin:0; padding:0 ">6596:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6597:     .we     (ie01_e36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6598:     .wd     (ie01_e36_wd),</pre>
<pre style="margin:0; padding:0 ">6599: </pre>
<pre style="margin:0; padding:0 ">6600:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6601:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6602:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6603: </pre>
<pre style="margin:0; padding:0 ">6604:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6605:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6606:     .q      (reg2hw.ie0[36].q ),</pre>
<pre style="margin:0; padding:0 ">6607: </pre>
<pre style="margin:0; padding:0 ">6608:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6609:     .qs     (ie01_e36_qs)</pre>
<pre style="margin:0; padding:0 ">6610:   );</pre>
<pre style="margin:0; padding:0 ">6611: </pre>
<pre style="margin:0; padding:0 ">6612: </pre>
<pre style="margin:0; padding:0 ">6613:   // F[e37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6614:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6615:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6616:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6617:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6618:   ) u_ie01_e37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6619:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6620:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6621: </pre>
<pre style="margin:0; padding:0 ">6622:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6623:     .we     (ie01_e37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6624:     .wd     (ie01_e37_wd),</pre>
<pre style="margin:0; padding:0 ">6625: </pre>
<pre style="margin:0; padding:0 ">6626:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6627:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6628:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6629: </pre>
<pre style="margin:0; padding:0 ">6630:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6631:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6632:     .q      (reg2hw.ie0[37].q ),</pre>
<pre style="margin:0; padding:0 ">6633: </pre>
<pre style="margin:0; padding:0 ">6634:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6635:     .qs     (ie01_e37_qs)</pre>
<pre style="margin:0; padding:0 ">6636:   );</pre>
<pre style="margin:0; padding:0 ">6637: </pre>
<pre style="margin:0; padding:0 ">6638: </pre>
<pre style="margin:0; padding:0 ">6639:   // F[e38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6640:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6641:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6642:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6643:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6644:   ) u_ie01_e38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6645:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6646:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6647: </pre>
<pre style="margin:0; padding:0 ">6648:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6649:     .we     (ie01_e38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6650:     .wd     (ie01_e38_wd),</pre>
<pre style="margin:0; padding:0 ">6651: </pre>
<pre style="margin:0; padding:0 ">6652:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6653:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6654:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6655: </pre>
<pre style="margin:0; padding:0 ">6656:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6657:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6658:     .q      (reg2hw.ie0[38].q ),</pre>
<pre style="margin:0; padding:0 ">6659: </pre>
<pre style="margin:0; padding:0 ">6660:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6661:     .qs     (ie01_e38_qs)</pre>
<pre style="margin:0; padding:0 ">6662:   );</pre>
<pre style="margin:0; padding:0 ">6663: </pre>
<pre style="margin:0; padding:0 ">6664: </pre>
<pre style="margin:0; padding:0 ">6665:   // F[e39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6666:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6667:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6668:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6669:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6670:   ) u_ie01_e39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6671:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6672:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6673: </pre>
<pre style="margin:0; padding:0 ">6674:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6675:     .we     (ie01_e39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6676:     .wd     (ie01_e39_wd),</pre>
<pre style="margin:0; padding:0 ">6677: </pre>
<pre style="margin:0; padding:0 ">6678:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6679:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6680:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6681: </pre>
<pre style="margin:0; padding:0 ">6682:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6683:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6684:     .q      (reg2hw.ie0[39].q ),</pre>
<pre style="margin:0; padding:0 ">6685: </pre>
<pre style="margin:0; padding:0 ">6686:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6687:     .qs     (ie01_e39_qs)</pre>
<pre style="margin:0; padding:0 ">6688:   );</pre>
<pre style="margin:0; padding:0 ">6689: </pre>
<pre style="margin:0; padding:0 ">6690: </pre>
<pre style="margin:0; padding:0 ">6691:   // F[e40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6692:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6693:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6694:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6695:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6696:   ) u_ie01_e40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6697:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6698:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6699: </pre>
<pre style="margin:0; padding:0 ">6700:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6701:     .we     (ie01_e40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6702:     .wd     (ie01_e40_wd),</pre>
<pre style="margin:0; padding:0 ">6703: </pre>
<pre style="margin:0; padding:0 ">6704:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6705:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6706:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6707: </pre>
<pre style="margin:0; padding:0 ">6708:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6709:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6710:     .q      (reg2hw.ie0[40].q ),</pre>
<pre style="margin:0; padding:0 ">6711: </pre>
<pre style="margin:0; padding:0 ">6712:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6713:     .qs     (ie01_e40_qs)</pre>
<pre style="margin:0; padding:0 ">6714:   );</pre>
<pre style="margin:0; padding:0 ">6715: </pre>
<pre style="margin:0; padding:0 ">6716: </pre>
<pre style="margin:0; padding:0 ">6717:   // F[e41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6718:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6719:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6720:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6721:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6722:   ) u_ie01_e41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6723:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6724:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6725: </pre>
<pre style="margin:0; padding:0 ">6726:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6727:     .we     (ie01_e41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6728:     .wd     (ie01_e41_wd),</pre>
<pre style="margin:0; padding:0 ">6729: </pre>
<pre style="margin:0; padding:0 ">6730:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6731:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6732:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6733: </pre>
<pre style="margin:0; padding:0 ">6734:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6735:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6736:     .q      (reg2hw.ie0[41].q ),</pre>
<pre style="margin:0; padding:0 ">6737: </pre>
<pre style="margin:0; padding:0 ">6738:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6739:     .qs     (ie01_e41_qs)</pre>
<pre style="margin:0; padding:0 ">6740:   );</pre>
<pre style="margin:0; padding:0 ">6741: </pre>
<pre style="margin:0; padding:0 ">6742: </pre>
<pre style="margin:0; padding:0 ">6743:   // F[e42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6744:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6745:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6746:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6747:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6748:   ) u_ie01_e42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6749:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6750:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6751: </pre>
<pre style="margin:0; padding:0 ">6752:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6753:     .we     (ie01_e42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6754:     .wd     (ie01_e42_wd),</pre>
<pre style="margin:0; padding:0 ">6755: </pre>
<pre style="margin:0; padding:0 ">6756:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6757:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6758:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6759: </pre>
<pre style="margin:0; padding:0 ">6760:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6761:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6762:     .q      (reg2hw.ie0[42].q ),</pre>
<pre style="margin:0; padding:0 ">6763: </pre>
<pre style="margin:0; padding:0 ">6764:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6765:     .qs     (ie01_e42_qs)</pre>
<pre style="margin:0; padding:0 ">6766:   );</pre>
<pre style="margin:0; padding:0 ">6767: </pre>
<pre style="margin:0; padding:0 ">6768: </pre>
<pre style="margin:0; padding:0 ">6769:   // F[e43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6770:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6771:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6772:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6773:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6774:   ) u_ie01_e43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6775:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6776:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6777: </pre>
<pre style="margin:0; padding:0 ">6778:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6779:     .we     (ie01_e43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6780:     .wd     (ie01_e43_wd),</pre>
<pre style="margin:0; padding:0 ">6781: </pre>
<pre style="margin:0; padding:0 ">6782:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6783:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6784:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6785: </pre>
<pre style="margin:0; padding:0 ">6786:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6787:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6788:     .q      (reg2hw.ie0[43].q ),</pre>
<pre style="margin:0; padding:0 ">6789: </pre>
<pre style="margin:0; padding:0 ">6790:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6791:     .qs     (ie01_e43_qs)</pre>
<pre style="margin:0; padding:0 ">6792:   );</pre>
<pre style="margin:0; padding:0 ">6793: </pre>
<pre style="margin:0; padding:0 ">6794: </pre>
<pre style="margin:0; padding:0 ">6795:   // F[e44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6796:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6797:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6798:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6799:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6800:   ) u_ie01_e44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6801:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6802:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6803: </pre>
<pre style="margin:0; padding:0 ">6804:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6805:     .we     (ie01_e44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6806:     .wd     (ie01_e44_wd),</pre>
<pre style="margin:0; padding:0 ">6807: </pre>
<pre style="margin:0; padding:0 ">6808:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6809:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6810:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6811: </pre>
<pre style="margin:0; padding:0 ">6812:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6813:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6814:     .q      (reg2hw.ie0[44].q ),</pre>
<pre style="margin:0; padding:0 ">6815: </pre>
<pre style="margin:0; padding:0 ">6816:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6817:     .qs     (ie01_e44_qs)</pre>
<pre style="margin:0; padding:0 ">6818:   );</pre>
<pre style="margin:0; padding:0 ">6819: </pre>
<pre style="margin:0; padding:0 ">6820: </pre>
<pre style="margin:0; padding:0 ">6821:   // F[e45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6822:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6823:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6824:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6825:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6826:   ) u_ie01_e45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6827:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6828:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6829: </pre>
<pre style="margin:0; padding:0 ">6830:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6831:     .we     (ie01_e45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6832:     .wd     (ie01_e45_wd),</pre>
<pre style="margin:0; padding:0 ">6833: </pre>
<pre style="margin:0; padding:0 ">6834:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6835:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6836:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6837: </pre>
<pre style="margin:0; padding:0 ">6838:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6839:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6840:     .q      (reg2hw.ie0[45].q ),</pre>
<pre style="margin:0; padding:0 ">6841: </pre>
<pre style="margin:0; padding:0 ">6842:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6843:     .qs     (ie01_e45_qs)</pre>
<pre style="margin:0; padding:0 ">6844:   );</pre>
<pre style="margin:0; padding:0 ">6845: </pre>
<pre style="margin:0; padding:0 ">6846: </pre>
<pre style="margin:0; padding:0 ">6847:   // F[e46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6848:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6849:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6850:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6851:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6852:   ) u_ie01_e46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6853:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6854:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6855: </pre>
<pre style="margin:0; padding:0 ">6856:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6857:     .we     (ie01_e46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6858:     .wd     (ie01_e46_wd),</pre>
<pre style="margin:0; padding:0 ">6859: </pre>
<pre style="margin:0; padding:0 ">6860:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6861:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6862:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6863: </pre>
<pre style="margin:0; padding:0 ">6864:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6865:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6866:     .q      (reg2hw.ie0[46].q ),</pre>
<pre style="margin:0; padding:0 ">6867: </pre>
<pre style="margin:0; padding:0 ">6868:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6869:     .qs     (ie01_e46_qs)</pre>
<pre style="margin:0; padding:0 ">6870:   );</pre>
<pre style="margin:0; padding:0 ">6871: </pre>
<pre style="margin:0; padding:0 ">6872: </pre>
<pre style="margin:0; padding:0 ">6873:   // F[e47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6874:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6875:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6876:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6877:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6878:   ) u_ie01_e47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6879:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6880:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6881: </pre>
<pre style="margin:0; padding:0 ">6882:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6883:     .we     (ie01_e47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6884:     .wd     (ie01_e47_wd),</pre>
<pre style="margin:0; padding:0 ">6885: </pre>
<pre style="margin:0; padding:0 ">6886:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6887:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6888:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6889: </pre>
<pre style="margin:0; padding:0 ">6890:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6891:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6892:     .q      (reg2hw.ie0[47].q ),</pre>
<pre style="margin:0; padding:0 ">6893: </pre>
<pre style="margin:0; padding:0 ">6894:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6895:     .qs     (ie01_e47_qs)</pre>
<pre style="margin:0; padding:0 ">6896:   );</pre>
<pre style="margin:0; padding:0 ">6897: </pre>
<pre style="margin:0; padding:0 ">6898: </pre>
<pre style="margin:0; padding:0 ">6899:   // F[e48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6900:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6901:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6902:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6903:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6904:   ) u_ie01_e48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6905:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6906:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6907: </pre>
<pre style="margin:0; padding:0 ">6908:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6909:     .we     (ie01_e48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6910:     .wd     (ie01_e48_wd),</pre>
<pre style="margin:0; padding:0 ">6911: </pre>
<pre style="margin:0; padding:0 ">6912:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6913:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6914:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6915: </pre>
<pre style="margin:0; padding:0 ">6916:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6917:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6918:     .q      (reg2hw.ie0[48].q ),</pre>
<pre style="margin:0; padding:0 ">6919: </pre>
<pre style="margin:0; padding:0 ">6920:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6921:     .qs     (ie01_e48_qs)</pre>
<pre style="margin:0; padding:0 ">6922:   );</pre>
<pre style="margin:0; padding:0 ">6923: </pre>
<pre style="margin:0; padding:0 ">6924: </pre>
<pre style="margin:0; padding:0 ">6925:   // F[e49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6927:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6928:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6929:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6930:   ) u_ie01_e49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6933: </pre>
<pre style="margin:0; padding:0 ">6934:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6935:     .we     (ie01_e49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6936:     .wd     (ie01_e49_wd),</pre>
<pre style="margin:0; padding:0 ">6937: </pre>
<pre style="margin:0; padding:0 ">6938:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6939:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6940:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6941: </pre>
<pre style="margin:0; padding:0 ">6942:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6943:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6944:     .q      (reg2hw.ie0[49].q ),</pre>
<pre style="margin:0; padding:0 ">6945: </pre>
<pre style="margin:0; padding:0 ">6946:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6947:     .qs     (ie01_e49_qs)</pre>
<pre style="margin:0; padding:0 ">6948:   );</pre>
<pre style="margin:0; padding:0 ">6949: </pre>
<pre style="margin:0; padding:0 ">6950: </pre>
<pre style="margin:0; padding:0 ">6951:   // F[e50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6952:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6953:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6954:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6955:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6956:   ) u_ie01_e50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6957:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6958:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6959: </pre>
<pre style="margin:0; padding:0 ">6960:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6961:     .we     (ie01_e50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6962:     .wd     (ie01_e50_wd),</pre>
<pre style="margin:0; padding:0 ">6963: </pre>
<pre style="margin:0; padding:0 ">6964:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6965:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6966:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6967: </pre>
<pre style="margin:0; padding:0 ">6968:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6969:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6970:     .q      (reg2hw.ie0[50].q ),</pre>
<pre style="margin:0; padding:0 ">6971: </pre>
<pre style="margin:0; padding:0 ">6972:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6973:     .qs     (ie01_e50_qs)</pre>
<pre style="margin:0; padding:0 ">6974:   );</pre>
<pre style="margin:0; padding:0 ">6975: </pre>
<pre style="margin:0; padding:0 ">6976: </pre>
<pre style="margin:0; padding:0 ">6977:   // F[e51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6978:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6979:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6980:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6981:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6982:   ) u_ie01_e51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6983:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6984:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6985: </pre>
<pre style="margin:0; padding:0 ">6986:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6987:     .we     (ie01_e51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6988:     .wd     (ie01_e51_wd),</pre>
<pre style="margin:0; padding:0 ">6989: </pre>
<pre style="margin:0; padding:0 ">6990:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6991:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6992:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6993: </pre>
<pre style="margin:0; padding:0 ">6994:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6995:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6996:     .q      (reg2hw.ie0[51].q ),</pre>
<pre style="margin:0; padding:0 ">6997: </pre>
<pre style="margin:0; padding:0 ">6998:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6999:     .qs     (ie01_e51_qs)</pre>
<pre style="margin:0; padding:0 ">7000:   );</pre>
<pre style="margin:0; padding:0 ">7001: </pre>
<pre style="margin:0; padding:0 ">7002: </pre>
<pre style="margin:0; padding:0 ">7003:   // F[e52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7004:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7005:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7006:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7007:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7008:   ) u_ie01_e52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7009:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7010:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7011: </pre>
<pre style="margin:0; padding:0 ">7012:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7013:     .we     (ie01_e52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7014:     .wd     (ie01_e52_wd),</pre>
<pre style="margin:0; padding:0 ">7015: </pre>
<pre style="margin:0; padding:0 ">7016:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7017:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7018:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7019: </pre>
<pre style="margin:0; padding:0 ">7020:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7021:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7022:     .q      (reg2hw.ie0[52].q ),</pre>
<pre style="margin:0; padding:0 ">7023: </pre>
<pre style="margin:0; padding:0 ">7024:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7025:     .qs     (ie01_e52_qs)</pre>
<pre style="margin:0; padding:0 ">7026:   );</pre>
<pre style="margin:0; padding:0 ">7027: </pre>
<pre style="margin:0; padding:0 ">7028: </pre>
<pre style="margin:0; padding:0 ">7029:   // F[e53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7030:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7031:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7032:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7033:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7034:   ) u_ie01_e53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7035:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7036:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7037: </pre>
<pre style="margin:0; padding:0 ">7038:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7039:     .we     (ie01_e53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7040:     .wd     (ie01_e53_wd),</pre>
<pre style="margin:0; padding:0 ">7041: </pre>
<pre style="margin:0; padding:0 ">7042:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7043:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7044:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7045: </pre>
<pre style="margin:0; padding:0 ">7046:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7047:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7048:     .q      (reg2hw.ie0[53].q ),</pre>
<pre style="margin:0; padding:0 ">7049: </pre>
<pre style="margin:0; padding:0 ">7050:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7051:     .qs     (ie01_e53_qs)</pre>
<pre style="margin:0; padding:0 ">7052:   );</pre>
<pre style="margin:0; padding:0 ">7053: </pre>
<pre style="margin:0; padding:0 ">7054: </pre>
<pre style="margin:0; padding:0 ">7055:   // F[e54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7056:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7057:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7058:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7059:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7060:   ) u_ie01_e54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7061:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7062:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7063: </pre>
<pre style="margin:0; padding:0 ">7064:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7065:     .we     (ie01_e54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7066:     .wd     (ie01_e54_wd),</pre>
<pre style="margin:0; padding:0 ">7067: </pre>
<pre style="margin:0; padding:0 ">7068:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7069:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7070:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7071: </pre>
<pre style="margin:0; padding:0 ">7072:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7073:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7074:     .q      (reg2hw.ie0[54].q ),</pre>
<pre style="margin:0; padding:0 ">7075: </pre>
<pre style="margin:0; padding:0 ">7076:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7077:     .qs     (ie01_e54_qs)</pre>
<pre style="margin:0; padding:0 ">7078:   );</pre>
<pre style="margin:0; padding:0 ">7079: </pre>
<pre style="margin:0; padding:0 ">7080: </pre>
<pre style="margin:0; padding:0 ">7081:   // F[e55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7082:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7083:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7084:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7085:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7086:   ) u_ie01_e55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7087:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7088:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7089: </pre>
<pre style="margin:0; padding:0 ">7090:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7091:     .we     (ie01_e55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7092:     .wd     (ie01_e55_wd),</pre>
<pre style="margin:0; padding:0 ">7093: </pre>
<pre style="margin:0; padding:0 ">7094:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7095:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7096:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7097: </pre>
<pre style="margin:0; padding:0 ">7098:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7099:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7100:     .q      (reg2hw.ie0[55].q ),</pre>
<pre style="margin:0; padding:0 ">7101: </pre>
<pre style="margin:0; padding:0 ">7102:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7103:     .qs     (ie01_e55_qs)</pre>
<pre style="margin:0; padding:0 ">7104:   );</pre>
<pre style="margin:0; padding:0 ">7105: </pre>
<pre style="margin:0; padding:0 ">7106: </pre>
<pre style="margin:0; padding:0 ">7107:   // F[e56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7108:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7109:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7110:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7111:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7112:   ) u_ie01_e56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7113:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7114:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7115: </pre>
<pre style="margin:0; padding:0 ">7116:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7117:     .we     (ie01_e56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7118:     .wd     (ie01_e56_wd),</pre>
<pre style="margin:0; padding:0 ">7119: </pre>
<pre style="margin:0; padding:0 ">7120:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7121:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7122:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7123: </pre>
<pre style="margin:0; padding:0 ">7124:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7125:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7126:     .q      (reg2hw.ie0[56].q ),</pre>
<pre style="margin:0; padding:0 ">7127: </pre>
<pre style="margin:0; padding:0 ">7128:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7129:     .qs     (ie01_e56_qs)</pre>
<pre style="margin:0; padding:0 ">7130:   );</pre>
<pre style="margin:0; padding:0 ">7131: </pre>
<pre style="margin:0; padding:0 ">7132: </pre>
<pre style="margin:0; padding:0 ">7133:   // F[e57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7134:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7135:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7136:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7137:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7138:   ) u_ie01_e57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7139:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7140:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7141: </pre>
<pre style="margin:0; padding:0 ">7142:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7143:     .we     (ie01_e57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7144:     .wd     (ie01_e57_wd),</pre>
<pre style="margin:0; padding:0 ">7145: </pre>
<pre style="margin:0; padding:0 ">7146:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7147:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7148:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7149: </pre>
<pre style="margin:0; padding:0 ">7150:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7151:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7152:     .q      (reg2hw.ie0[57].q ),</pre>
<pre style="margin:0; padding:0 ">7153: </pre>
<pre style="margin:0; padding:0 ">7154:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7155:     .qs     (ie01_e57_qs)</pre>
<pre style="margin:0; padding:0 ">7156:   );</pre>
<pre style="margin:0; padding:0 ">7157: </pre>
<pre style="margin:0; padding:0 ">7158: </pre>
<pre style="margin:0; padding:0 ">7159:   // F[e58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7160:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7161:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7162:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7163:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7164:   ) u_ie01_e58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7165:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7166:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7167: </pre>
<pre style="margin:0; padding:0 ">7168:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7169:     .we     (ie01_e58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7170:     .wd     (ie01_e58_wd),</pre>
<pre style="margin:0; padding:0 ">7171: </pre>
<pre style="margin:0; padding:0 ">7172:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7173:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7174:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7175: </pre>
<pre style="margin:0; padding:0 ">7176:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7177:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7178:     .q      (reg2hw.ie0[58].q ),</pre>
<pre style="margin:0; padding:0 ">7179: </pre>
<pre style="margin:0; padding:0 ">7180:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7181:     .qs     (ie01_e58_qs)</pre>
<pre style="margin:0; padding:0 ">7182:   );</pre>
<pre style="margin:0; padding:0 ">7183: </pre>
<pre style="margin:0; padding:0 ">7184: </pre>
<pre style="margin:0; padding:0 ">7185:   // F[e59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7186:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7187:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7188:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7189:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7190:   ) u_ie01_e59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7191:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7192:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7193: </pre>
<pre style="margin:0; padding:0 ">7194:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7195:     .we     (ie01_e59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7196:     .wd     (ie01_e59_wd),</pre>
<pre style="margin:0; padding:0 ">7197: </pre>
<pre style="margin:0; padding:0 ">7198:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7199:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7200:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7201: </pre>
<pre style="margin:0; padding:0 ">7202:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7203:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7204:     .q      (reg2hw.ie0[59].q ),</pre>
<pre style="margin:0; padding:0 ">7205: </pre>
<pre style="margin:0; padding:0 ">7206:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7207:     .qs     (ie01_e59_qs)</pre>
<pre style="margin:0; padding:0 ">7208:   );</pre>
<pre style="margin:0; padding:0 ">7209: </pre>
<pre style="margin:0; padding:0 ">7210: </pre>
<pre style="margin:0; padding:0 ">7211:   // F[e60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7212:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7213:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7214:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7215:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7216:   ) u_ie01_e60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7217:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7218:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7219: </pre>
<pre style="margin:0; padding:0 ">7220:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7221:     .we     (ie01_e60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7222:     .wd     (ie01_e60_wd),</pre>
<pre style="margin:0; padding:0 ">7223: </pre>
<pre style="margin:0; padding:0 ">7224:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7225:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7226:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7227: </pre>
<pre style="margin:0; padding:0 ">7228:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7229:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7230:     .q      (reg2hw.ie0[60].q ),</pre>
<pre style="margin:0; padding:0 ">7231: </pre>
<pre style="margin:0; padding:0 ">7232:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7233:     .qs     (ie01_e60_qs)</pre>
<pre style="margin:0; padding:0 ">7234:   );</pre>
<pre style="margin:0; padding:0 ">7235: </pre>
<pre style="margin:0; padding:0 ">7236: </pre>
<pre style="margin:0; padding:0 ">7237:   // F[e61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7238:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7239:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7240:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7241:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7242:   ) u_ie01_e61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7243:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7244:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7245: </pre>
<pre style="margin:0; padding:0 ">7246:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7247:     .we     (ie01_e61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7248:     .wd     (ie01_e61_wd),</pre>
<pre style="margin:0; padding:0 ">7249: </pre>
<pre style="margin:0; padding:0 ">7250:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7251:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7252:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7253: </pre>
<pre style="margin:0; padding:0 ">7254:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7255:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7256:     .q      (reg2hw.ie0[61].q ),</pre>
<pre style="margin:0; padding:0 ">7257: </pre>
<pre style="margin:0; padding:0 ">7258:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7259:     .qs     (ie01_e61_qs)</pre>
<pre style="margin:0; padding:0 ">7260:   );</pre>
<pre style="margin:0; padding:0 ">7261: </pre>
<pre style="margin:0; padding:0 ">7262: </pre>
<pre style="margin:0; padding:0 ">7263:   // F[e62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7264:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7265:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7266:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7267:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7268:   ) u_ie01_e62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7269:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7270:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7271: </pre>
<pre style="margin:0; padding:0 ">7272:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7273:     .we     (ie01_e62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7274:     .wd     (ie01_e62_wd),</pre>
<pre style="margin:0; padding:0 ">7275: </pre>
<pre style="margin:0; padding:0 ">7276:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7277:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7278:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7279: </pre>
<pre style="margin:0; padding:0 ">7280:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7281:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7282:     .q      (reg2hw.ie0[62].q ),</pre>
<pre style="margin:0; padding:0 ">7283: </pre>
<pre style="margin:0; padding:0 ">7284:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7285:     .qs     (ie01_e62_qs)</pre>
<pre style="margin:0; padding:0 ">7286:   );</pre>
<pre style="margin:0; padding:0 ">7287: </pre>
<pre style="margin:0; padding:0 ">7288: </pre>
<pre style="margin:0; padding:0 ">7289: </pre>
<pre style="margin:0; padding:0 ">7290:   // R[threshold0]: V(False)</pre>
<pre style="margin:0; padding:0 ">7291: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7293:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7294:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7295:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7296:   ) u_threshold0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7299: </pre>
<pre style="margin:0; padding:0 ">7300:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7301:     .we     (threshold0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7302:     .wd     (threshold0_wd),</pre>
<pre style="margin:0; padding:0 ">7303: </pre>
<pre style="margin:0; padding:0 ">7304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7305:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7306:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7307: </pre>
<pre style="margin:0; padding:0 ">7308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7310:     .q      (reg2hw.threshold0.q ),</pre>
<pre style="margin:0; padding:0 ">7311: </pre>
<pre style="margin:0; padding:0 ">7312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7313:     .qs     (threshold0_qs)</pre>
<pre style="margin:0; padding:0 ">7314:   );</pre>
<pre style="margin:0; padding:0 ">7315: </pre>
<pre style="margin:0; padding:0 ">7316: </pre>
<pre style="margin:0; padding:0 ">7317:   // R[cc0]: V(True)</pre>
<pre style="margin:0; padding:0 ">7318: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7319:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7320:     .DW    (6)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7321:   ) u_cc0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7322:     .re     (cc0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7323:     .we     (cc0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7324:     .wd     (cc0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7325:     .d      (hw2reg.cc0.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7326:     .qre    (reg2hw.cc0.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7327:     .qe     (reg2hw.cc0.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7328:     .q      (reg2hw.cc0.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7329:     .qs     (cc0_qs)</pre>
<pre style="margin:0; padding:0 ">7330:   );</pre>
<pre style="margin:0; padding:0 ">7331: </pre>
<pre style="margin:0; padding:0 ">7332: </pre>
<pre style="margin:0; padding:0 ">7333:   // R[msip0]: V(False)</pre>
<pre style="margin:0; padding:0 ">7334: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7335:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7336:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7337:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7338:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7339:   ) u_msip0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7340:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7341:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7342: </pre>
<pre style="margin:0; padding:0 ">7343:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7344:     .we     (msip0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7345:     .wd     (msip0_wd),</pre>
<pre style="margin:0; padding:0 ">7346: </pre>
<pre style="margin:0; padding:0 ">7347:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7348:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7349:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7350: </pre>
<pre style="margin:0; padding:0 ">7351:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7352:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7353:     .q      (reg2hw.msip0.q ),</pre>
<pre style="margin:0; padding:0 ">7354: </pre>
<pre style="margin:0; padding:0 ">7355:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7356:     .qs     (msip0_qs)</pre>
<pre style="margin:0; padding:0 ">7357:   );</pre>
<pre style="margin:0; padding:0 ">7358: </pre>
<pre style="margin:0; padding:0 ">7359: </pre>
<pre style="margin:0; padding:0 ">7360: </pre>
<pre style="margin:0; padding:0 ">7361: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7362:   logic [71:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7363:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7364:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7365:     addr_hit[ 0] = (reg_addr == RV_PLIC_IP0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7366:     addr_hit[ 1] = (reg_addr == RV_PLIC_IP1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7367:     addr_hit[ 2] = (reg_addr == RV_PLIC_LE0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7368:     addr_hit[ 3] = (reg_addr == RV_PLIC_LE1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7369:     addr_hit[ 4] = (reg_addr == RV_PLIC_PRIO0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7370:     addr_hit[ 5] = (reg_addr == RV_PLIC_PRIO1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7371:     addr_hit[ 6] = (reg_addr == RV_PLIC_PRIO2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7372:     addr_hit[ 7] = (reg_addr == RV_PLIC_PRIO3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7373:     addr_hit[ 8] = (reg_addr == RV_PLIC_PRIO4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7374:     addr_hit[ 9] = (reg_addr == RV_PLIC_PRIO5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7375:     addr_hit[10] = (reg_addr == RV_PLIC_PRIO6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7376:     addr_hit[11] = (reg_addr == RV_PLIC_PRIO7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7377:     addr_hit[12] = (reg_addr == RV_PLIC_PRIO8_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7378:     addr_hit[13] = (reg_addr == RV_PLIC_PRIO9_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7379:     addr_hit[14] = (reg_addr == RV_PLIC_PRIO10_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7380:     addr_hit[15] = (reg_addr == RV_PLIC_PRIO11_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7381:     addr_hit[16] = (reg_addr == RV_PLIC_PRIO12_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7382:     addr_hit[17] = (reg_addr == RV_PLIC_PRIO13_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7383:     addr_hit[18] = (reg_addr == RV_PLIC_PRIO14_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7384:     addr_hit[19] = (reg_addr == RV_PLIC_PRIO15_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7385:     addr_hit[20] = (reg_addr == RV_PLIC_PRIO16_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7386:     addr_hit[21] = (reg_addr == RV_PLIC_PRIO17_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7387:     addr_hit[22] = (reg_addr == RV_PLIC_PRIO18_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7388:     addr_hit[23] = (reg_addr == RV_PLIC_PRIO19_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7389:     addr_hit[24] = (reg_addr == RV_PLIC_PRIO20_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7390:     addr_hit[25] = (reg_addr == RV_PLIC_PRIO21_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7391:     addr_hit[26] = (reg_addr == RV_PLIC_PRIO22_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7392:     addr_hit[27] = (reg_addr == RV_PLIC_PRIO23_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7393:     addr_hit[28] = (reg_addr == RV_PLIC_PRIO24_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7394:     addr_hit[29] = (reg_addr == RV_PLIC_PRIO25_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7395:     addr_hit[30] = (reg_addr == RV_PLIC_PRIO26_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7396:     addr_hit[31] = (reg_addr == RV_PLIC_PRIO27_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7397:     addr_hit[32] = (reg_addr == RV_PLIC_PRIO28_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7398:     addr_hit[33] = (reg_addr == RV_PLIC_PRIO29_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7399:     addr_hit[34] = (reg_addr == RV_PLIC_PRIO30_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7400:     addr_hit[35] = (reg_addr == RV_PLIC_PRIO31_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7401:     addr_hit[36] = (reg_addr == RV_PLIC_PRIO32_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7402:     addr_hit[37] = (reg_addr == RV_PLIC_PRIO33_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7403:     addr_hit[38] = (reg_addr == RV_PLIC_PRIO34_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7404:     addr_hit[39] = (reg_addr == RV_PLIC_PRIO35_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7405:     addr_hit[40] = (reg_addr == RV_PLIC_PRIO36_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7406:     addr_hit[41] = (reg_addr == RV_PLIC_PRIO37_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7407:     addr_hit[42] = (reg_addr == RV_PLIC_PRIO38_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7408:     addr_hit[43] = (reg_addr == RV_PLIC_PRIO39_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7409:     addr_hit[44] = (reg_addr == RV_PLIC_PRIO40_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7410:     addr_hit[45] = (reg_addr == RV_PLIC_PRIO41_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7411:     addr_hit[46] = (reg_addr == RV_PLIC_PRIO42_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7412:     addr_hit[47] = (reg_addr == RV_PLIC_PRIO43_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7413:     addr_hit[48] = (reg_addr == RV_PLIC_PRIO44_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7414:     addr_hit[49] = (reg_addr == RV_PLIC_PRIO45_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7415:     addr_hit[50] = (reg_addr == RV_PLIC_PRIO46_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7416:     addr_hit[51] = (reg_addr == RV_PLIC_PRIO47_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7417:     addr_hit[52] = (reg_addr == RV_PLIC_PRIO48_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7418:     addr_hit[53] = (reg_addr == RV_PLIC_PRIO49_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7419:     addr_hit[54] = (reg_addr == RV_PLIC_PRIO50_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7420:     addr_hit[55] = (reg_addr == RV_PLIC_PRIO51_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7421:     addr_hit[56] = (reg_addr == RV_PLIC_PRIO52_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7422:     addr_hit[57] = (reg_addr == RV_PLIC_PRIO53_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7423:     addr_hit[58] = (reg_addr == RV_PLIC_PRIO54_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7424:     addr_hit[59] = (reg_addr == RV_PLIC_PRIO55_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7425:     addr_hit[60] = (reg_addr == RV_PLIC_PRIO56_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7426:     addr_hit[61] = (reg_addr == RV_PLIC_PRIO57_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7427:     addr_hit[62] = (reg_addr == RV_PLIC_PRIO58_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7428:     addr_hit[63] = (reg_addr == RV_PLIC_PRIO59_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7429:     addr_hit[64] = (reg_addr == RV_PLIC_PRIO60_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7430:     addr_hit[65] = (reg_addr == RV_PLIC_PRIO61_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7431:     addr_hit[66] = (reg_addr == RV_PLIC_PRIO62_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7432:     addr_hit[67] = (reg_addr == RV_PLIC_IE00_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7433:     addr_hit[68] = (reg_addr == RV_PLIC_IE01_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7434:     addr_hit[69] = (reg_addr == RV_PLIC_THRESHOLD0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7435:     addr_hit[70] = (reg_addr == RV_PLIC_CC0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7436:     addr_hit[71] = (reg_addr == RV_PLIC_MSIP0_OFFSET);</pre>
<pre style="margin:0; padding:0 ">7437:   end</pre>
<pre style="margin:0; padding:0 ">7438: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7439:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">7440: </pre>
<pre style="margin:0; padding:0 ">7441:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7442:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7443:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7444:     if (addr_hit[ 0] && reg_we && (RV_PLIC_PERMIT[ 0] != (RV_PLIC_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7445:     if (addr_hit[ 1] && reg_we && (RV_PLIC_PERMIT[ 1] != (RV_PLIC_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7446:     if (addr_hit[ 2] && reg_we && (RV_PLIC_PERMIT[ 2] != (RV_PLIC_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7447:     if (addr_hit[ 3] && reg_we && (RV_PLIC_PERMIT[ 3] != (RV_PLIC_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7448:     if (addr_hit[ 4] && reg_we && (RV_PLIC_PERMIT[ 4] != (RV_PLIC_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7449:     if (addr_hit[ 5] && reg_we && (RV_PLIC_PERMIT[ 5] != (RV_PLIC_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7450:     if (addr_hit[ 6] && reg_we && (RV_PLIC_PERMIT[ 6] != (RV_PLIC_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7451:     if (addr_hit[ 7] && reg_we && (RV_PLIC_PERMIT[ 7] != (RV_PLIC_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7452:     if (addr_hit[ 8] && reg_we && (RV_PLIC_PERMIT[ 8] != (RV_PLIC_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7453:     if (addr_hit[ 9] && reg_we && (RV_PLIC_PERMIT[ 9] != (RV_PLIC_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7454:     if (addr_hit[10] && reg_we && (RV_PLIC_PERMIT[10] != (RV_PLIC_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7455:     if (addr_hit[11] && reg_we && (RV_PLIC_PERMIT[11] != (RV_PLIC_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7456:     if (addr_hit[12] && reg_we && (RV_PLIC_PERMIT[12] != (RV_PLIC_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7457:     if (addr_hit[13] && reg_we && (RV_PLIC_PERMIT[13] != (RV_PLIC_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7458:     if (addr_hit[14] && reg_we && (RV_PLIC_PERMIT[14] != (RV_PLIC_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7459:     if (addr_hit[15] && reg_we && (RV_PLIC_PERMIT[15] != (RV_PLIC_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7460:     if (addr_hit[16] && reg_we && (RV_PLIC_PERMIT[16] != (RV_PLIC_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7461:     if (addr_hit[17] && reg_we && (RV_PLIC_PERMIT[17] != (RV_PLIC_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7462:     if (addr_hit[18] && reg_we && (RV_PLIC_PERMIT[18] != (RV_PLIC_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7463:     if (addr_hit[19] && reg_we && (RV_PLIC_PERMIT[19] != (RV_PLIC_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7464:     if (addr_hit[20] && reg_we && (RV_PLIC_PERMIT[20] != (RV_PLIC_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7465:     if (addr_hit[21] && reg_we && (RV_PLIC_PERMIT[21] != (RV_PLIC_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7466:     if (addr_hit[22] && reg_we && (RV_PLIC_PERMIT[22] != (RV_PLIC_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7467:     if (addr_hit[23] && reg_we && (RV_PLIC_PERMIT[23] != (RV_PLIC_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7468:     if (addr_hit[24] && reg_we && (RV_PLIC_PERMIT[24] != (RV_PLIC_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7469:     if (addr_hit[25] && reg_we && (RV_PLIC_PERMIT[25] != (RV_PLIC_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7470:     if (addr_hit[26] && reg_we && (RV_PLIC_PERMIT[26] != (RV_PLIC_PERMIT[26] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7471:     if (addr_hit[27] && reg_we && (RV_PLIC_PERMIT[27] != (RV_PLIC_PERMIT[27] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7472:     if (addr_hit[28] && reg_we && (RV_PLIC_PERMIT[28] != (RV_PLIC_PERMIT[28] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7473:     if (addr_hit[29] && reg_we && (RV_PLIC_PERMIT[29] != (RV_PLIC_PERMIT[29] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7474:     if (addr_hit[30] && reg_we && (RV_PLIC_PERMIT[30] != (RV_PLIC_PERMIT[30] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7475:     if (addr_hit[31] && reg_we && (RV_PLIC_PERMIT[31] != (RV_PLIC_PERMIT[31] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7476:     if (addr_hit[32] && reg_we && (RV_PLIC_PERMIT[32] != (RV_PLIC_PERMIT[32] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7477:     if (addr_hit[33] && reg_we && (RV_PLIC_PERMIT[33] != (RV_PLIC_PERMIT[33] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7478:     if (addr_hit[34] && reg_we && (RV_PLIC_PERMIT[34] != (RV_PLIC_PERMIT[34] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7479:     if (addr_hit[35] && reg_we && (RV_PLIC_PERMIT[35] != (RV_PLIC_PERMIT[35] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7480:     if (addr_hit[36] && reg_we && (RV_PLIC_PERMIT[36] != (RV_PLIC_PERMIT[36] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7481:     if (addr_hit[37] && reg_we && (RV_PLIC_PERMIT[37] != (RV_PLIC_PERMIT[37] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7482:     if (addr_hit[38] && reg_we && (RV_PLIC_PERMIT[38] != (RV_PLIC_PERMIT[38] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7483:     if (addr_hit[39] && reg_we && (RV_PLIC_PERMIT[39] != (RV_PLIC_PERMIT[39] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7484:     if (addr_hit[40] && reg_we && (RV_PLIC_PERMIT[40] != (RV_PLIC_PERMIT[40] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7485:     if (addr_hit[41] && reg_we && (RV_PLIC_PERMIT[41] != (RV_PLIC_PERMIT[41] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7486:     if (addr_hit[42] && reg_we && (RV_PLIC_PERMIT[42] != (RV_PLIC_PERMIT[42] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7487:     if (addr_hit[43] && reg_we && (RV_PLIC_PERMIT[43] != (RV_PLIC_PERMIT[43] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7488:     if (addr_hit[44] && reg_we && (RV_PLIC_PERMIT[44] != (RV_PLIC_PERMIT[44] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7489:     if (addr_hit[45] && reg_we && (RV_PLIC_PERMIT[45] != (RV_PLIC_PERMIT[45] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7490:     if (addr_hit[46] && reg_we && (RV_PLIC_PERMIT[46] != (RV_PLIC_PERMIT[46] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7491:     if (addr_hit[47] && reg_we && (RV_PLIC_PERMIT[47] != (RV_PLIC_PERMIT[47] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7492:     if (addr_hit[48] && reg_we && (RV_PLIC_PERMIT[48] != (RV_PLIC_PERMIT[48] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7493:     if (addr_hit[49] && reg_we && (RV_PLIC_PERMIT[49] != (RV_PLIC_PERMIT[49] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7494:     if (addr_hit[50] && reg_we && (RV_PLIC_PERMIT[50] != (RV_PLIC_PERMIT[50] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7495:     if (addr_hit[51] && reg_we && (RV_PLIC_PERMIT[51] != (RV_PLIC_PERMIT[51] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7496:     if (addr_hit[52] && reg_we && (RV_PLIC_PERMIT[52] != (RV_PLIC_PERMIT[52] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7497:     if (addr_hit[53] && reg_we && (RV_PLIC_PERMIT[53] != (RV_PLIC_PERMIT[53] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7498:     if (addr_hit[54] && reg_we && (RV_PLIC_PERMIT[54] != (RV_PLIC_PERMIT[54] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7499:     if (addr_hit[55] && reg_we && (RV_PLIC_PERMIT[55] != (RV_PLIC_PERMIT[55] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7500:     if (addr_hit[56] && reg_we && (RV_PLIC_PERMIT[56] != (RV_PLIC_PERMIT[56] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7501:     if (addr_hit[57] && reg_we && (RV_PLIC_PERMIT[57] != (RV_PLIC_PERMIT[57] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7502:     if (addr_hit[58] && reg_we && (RV_PLIC_PERMIT[58] != (RV_PLIC_PERMIT[58] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7503:     if (addr_hit[59] && reg_we && (RV_PLIC_PERMIT[59] != (RV_PLIC_PERMIT[59] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7504:     if (addr_hit[60] && reg_we && (RV_PLIC_PERMIT[60] != (RV_PLIC_PERMIT[60] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7505:     if (addr_hit[61] && reg_we && (RV_PLIC_PERMIT[61] != (RV_PLIC_PERMIT[61] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7506:     if (addr_hit[62] && reg_we && (RV_PLIC_PERMIT[62] != (RV_PLIC_PERMIT[62] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7507:     if (addr_hit[63] && reg_we && (RV_PLIC_PERMIT[63] != (RV_PLIC_PERMIT[63] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7508:     if (addr_hit[64] && reg_we && (RV_PLIC_PERMIT[64] != (RV_PLIC_PERMIT[64] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7509:     if (addr_hit[65] && reg_we && (RV_PLIC_PERMIT[65] != (RV_PLIC_PERMIT[65] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7510:     if (addr_hit[66] && reg_we && (RV_PLIC_PERMIT[66] != (RV_PLIC_PERMIT[66] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7511:     if (addr_hit[67] && reg_we && (RV_PLIC_PERMIT[67] != (RV_PLIC_PERMIT[67] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7512:     if (addr_hit[68] && reg_we && (RV_PLIC_PERMIT[68] != (RV_PLIC_PERMIT[68] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7513:     if (addr_hit[69] && reg_we && (RV_PLIC_PERMIT[69] != (RV_PLIC_PERMIT[69] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7514:     if (addr_hit[70] && reg_we && (RV_PLIC_PERMIT[70] != (RV_PLIC_PERMIT[70] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7515:     if (addr_hit[71] && reg_we && (RV_PLIC_PERMIT[71] != (RV_PLIC_PERMIT[71] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">7516:   end</pre>
<pre style="margin:0; padding:0 ">7517: </pre>
<pre style="margin:0; padding:0 ">7518: </pre>
<pre style="margin:0; padding:0 ">7519: </pre>
<pre style="margin:0; padding:0 ">7520: </pre>
<pre style="margin:0; padding:0 ">7521: </pre>
<pre style="margin:0; padding:0 ">7522: </pre>
<pre style="margin:0; padding:0 ">7523: </pre>
<pre style="margin:0; padding:0 ">7524: </pre>
<pre style="margin:0; padding:0 ">7525: </pre>
<pre style="margin:0; padding:0 ">7526: </pre>
<pre style="margin:0; padding:0 ">7527: </pre>
<pre style="margin:0; padding:0 ">7528: </pre>
<pre style="margin:0; padding:0 ">7529: </pre>
<pre style="margin:0; padding:0 ">7530: </pre>
<pre style="margin:0; padding:0 ">7531: </pre>
<pre style="margin:0; padding:0 ">7532: </pre>
<pre style="margin:0; padding:0 ">7533: </pre>
<pre style="margin:0; padding:0 ">7534: </pre>
<pre style="margin:0; padding:0 ">7535: </pre>
<pre style="margin:0; padding:0 ">7536: </pre>
<pre style="margin:0; padding:0 ">7537: </pre>
<pre style="margin:0; padding:0 ">7538: </pre>
<pre style="margin:0; padding:0 ">7539: </pre>
<pre style="margin:0; padding:0 ">7540: </pre>
<pre style="margin:0; padding:0 ">7541: </pre>
<pre style="margin:0; padding:0 ">7542: </pre>
<pre style="margin:0; padding:0 ">7543: </pre>
<pre style="margin:0; padding:0 ">7544: </pre>
<pre style="margin:0; padding:0 ">7545: </pre>
<pre style="margin:0; padding:0 ">7546: </pre>
<pre style="margin:0; padding:0 ">7547: </pre>
<pre style="margin:0; padding:0 ">7548: </pre>
<pre style="margin:0; padding:0 ">7549: </pre>
<pre style="margin:0; padding:0 ">7550: </pre>
<pre style="margin:0; padding:0 ">7551: </pre>
<pre style="margin:0; padding:0 ">7552: </pre>
<pre style="margin:0; padding:0 ">7553: </pre>
<pre style="margin:0; padding:0 ">7554: </pre>
<pre style="margin:0; padding:0 ">7555: </pre>
<pre style="margin:0; padding:0 ">7556: </pre>
<pre style="margin:0; padding:0 ">7557: </pre>
<pre style="margin:0; padding:0 ">7558: </pre>
<pre style="margin:0; padding:0 ">7559: </pre>
<pre style="margin:0; padding:0 ">7560: </pre>
<pre style="margin:0; padding:0 ">7561: </pre>
<pre style="margin:0; padding:0 ">7562: </pre>
<pre style="margin:0; padding:0 ">7563: </pre>
<pre style="margin:0; padding:0 ">7564: </pre>
<pre style="margin:0; padding:0 ">7565: </pre>
<pre style="margin:0; padding:0 ">7566: </pre>
<pre style="margin:0; padding:0 ">7567: </pre>
<pre style="margin:0; padding:0 ">7568: </pre>
<pre style="margin:0; padding:0 ">7569: </pre>
<pre style="margin:0; padding:0 ">7570: </pre>
<pre style="margin:0; padding:0 ">7571: </pre>
<pre style="margin:0; padding:0 ">7572: </pre>
<pre style="margin:0; padding:0 ">7573: </pre>
<pre style="margin:0; padding:0 ">7574: </pre>
<pre style="margin:0; padding:0 ">7575: </pre>
<pre style="margin:0; padding:0 ">7576: </pre>
<pre style="margin:0; padding:0 ">7577: </pre>
<pre style="margin:0; padding:0 ">7578: </pre>
<pre style="margin:0; padding:0 ">7579: </pre>
<pre style="margin:0; padding:0 ">7580: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7581:   assign le0_le0_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7582:   assign le0_le0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">7583: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7584:   assign le0_le1_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7585:   assign le0_le1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">7586: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7587:   assign le0_le2_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7588:   assign le0_le2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">7589: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7590:   assign le0_le3_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7591:   assign le0_le3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">7592: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7593:   assign le0_le4_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7594:   assign le0_le4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">7595: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7596:   assign le0_le5_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7597:   assign le0_le5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">7598: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7599:   assign le0_le6_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7600:   assign le0_le6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">7601: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7602:   assign le0_le7_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7603:   assign le0_le7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">7604: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7605:   assign le0_le8_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7606:   assign le0_le8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">7607: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7608:   assign le0_le9_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7609:   assign le0_le9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">7610: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7611:   assign le0_le10_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7612:   assign le0_le10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">7613: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7614:   assign le0_le11_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7615:   assign le0_le11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">7616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7617:   assign le0_le12_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7618:   assign le0_le12_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">7619: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7620:   assign le0_le13_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7621:   assign le0_le13_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">7622: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7623:   assign le0_le14_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7624:   assign le0_le14_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">7625: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7626:   assign le0_le15_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7627:   assign le0_le15_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">7628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7629:   assign le0_le16_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7630:   assign le0_le16_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">7631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7632:   assign le0_le17_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7633:   assign le0_le17_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">7634: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7635:   assign le0_le18_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7636:   assign le0_le18_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">7637: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7638:   assign le0_le19_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7639:   assign le0_le19_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">7640: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7641:   assign le0_le20_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7642:   assign le0_le20_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">7643: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7644:   assign le0_le21_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7645:   assign le0_le21_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">7646: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7647:   assign le0_le22_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7648:   assign le0_le22_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">7649: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7650:   assign le0_le23_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7651:   assign le0_le23_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">7652: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7653:   assign le0_le24_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7654:   assign le0_le24_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">7655: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7656:   assign le0_le25_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7657:   assign le0_le25_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">7658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7659:   assign le0_le26_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7660:   assign le0_le26_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">7661: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7662:   assign le0_le27_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7663:   assign le0_le27_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">7664: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7665:   assign le0_le28_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7666:   assign le0_le28_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">7667: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7668:   assign le0_le29_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7669:   assign le0_le29_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">7670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7671:   assign le0_le30_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7672:   assign le0_le30_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">7673: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7674:   assign le0_le31_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7675:   assign le0_le31_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">7676: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7677:   assign le1_le32_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7678:   assign le1_le32_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">7679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7680:   assign le1_le33_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7681:   assign le1_le33_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">7682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7683:   assign le1_le34_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7684:   assign le1_le34_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">7685: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7686:   assign le1_le35_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7687:   assign le1_le35_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">7688: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7689:   assign le1_le36_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7690:   assign le1_le36_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">7691: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7692:   assign le1_le37_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7693:   assign le1_le37_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">7694: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7695:   assign le1_le38_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7696:   assign le1_le38_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">7697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7698:   assign le1_le39_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7699:   assign le1_le39_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">7700: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7701:   assign le1_le40_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7702:   assign le1_le40_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">7703: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7704:   assign le1_le41_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7705:   assign le1_le41_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">7706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7707:   assign le1_le42_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7708:   assign le1_le42_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">7709: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7710:   assign le1_le43_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7711:   assign le1_le43_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">7712: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7713:   assign le1_le44_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7714:   assign le1_le44_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">7715: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7716:   assign le1_le45_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7717:   assign le1_le45_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">7718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7719:   assign le1_le46_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7720:   assign le1_le46_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">7721: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7722:   assign le1_le47_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7723:   assign le1_le47_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">7724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7725:   assign le1_le48_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7726:   assign le1_le48_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">7727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7728:   assign le1_le49_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7729:   assign le1_le49_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">7730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7731:   assign le1_le50_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7732:   assign le1_le50_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">7733: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7734:   assign le1_le51_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7735:   assign le1_le51_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">7736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7737:   assign le1_le52_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7738:   assign le1_le52_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">7739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7740:   assign le1_le53_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7741:   assign le1_le53_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">7742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7743:   assign le1_le54_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7744:   assign le1_le54_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">7745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7746:   assign le1_le55_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7747:   assign le1_le55_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">7748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7749:   assign le1_le56_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7750:   assign le1_le56_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">7751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7752:   assign le1_le57_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7753:   assign le1_le57_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">7754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7755:   assign le1_le58_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7756:   assign le1_le58_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">7757: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7758:   assign le1_le59_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7759:   assign le1_le59_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">7760: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7761:   assign le1_le60_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7762:   assign le1_le60_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">7763: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7764:   assign le1_le61_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7765:   assign le1_le61_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">7766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7767:   assign le1_le62_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7768:   assign le1_le62_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">7769: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7770:   assign prio0_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7771:   assign prio0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7773:   assign prio1_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7774:   assign prio1_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7775: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7776:   assign prio2_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7777:   assign prio2_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7779:   assign prio3_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7780:   assign prio3_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7782:   assign prio4_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7783:   assign prio4_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7785:   assign prio5_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7786:   assign prio5_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7787: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7788:   assign prio6_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7789:   assign prio6_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7791:   assign prio7_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7792:   assign prio7_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7793: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7794:   assign prio8_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7795:   assign prio8_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7797:   assign prio9_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7798:   assign prio9_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7799: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7800:   assign prio10_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7801:   assign prio10_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7803:   assign prio11_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7804:   assign prio11_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7806:   assign prio12_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7807:   assign prio12_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7809:   assign prio13_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7810:   assign prio13_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7812:   assign prio14_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7813:   assign prio14_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7815:   assign prio15_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7816:   assign prio15_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7817: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7818:   assign prio16_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7819:   assign prio16_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7820: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7821:   assign prio17_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7822:   assign prio17_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7823: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7824:   assign prio18_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7825:   assign prio18_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7827:   assign prio19_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7828:   assign prio19_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7830:   assign prio20_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7831:   assign prio20_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7833:   assign prio21_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7834:   assign prio21_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7836:   assign prio22_we = addr_hit[26] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7837:   assign prio22_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7839:   assign prio23_we = addr_hit[27] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7840:   assign prio23_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7842:   assign prio24_we = addr_hit[28] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7843:   assign prio24_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7845:   assign prio25_we = addr_hit[29] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7846:   assign prio25_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7848:   assign prio26_we = addr_hit[30] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7849:   assign prio26_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7851:   assign prio27_we = addr_hit[31] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7852:   assign prio27_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7854:   assign prio28_we = addr_hit[32] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7855:   assign prio28_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7856: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7857:   assign prio29_we = addr_hit[33] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7858:   assign prio29_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7860:   assign prio30_we = addr_hit[34] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7861:   assign prio30_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7863:   assign prio31_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7864:   assign prio31_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7866:   assign prio32_we = addr_hit[36] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7867:   assign prio32_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7869:   assign prio33_we = addr_hit[37] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7870:   assign prio33_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7872:   assign prio34_we = addr_hit[38] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7873:   assign prio34_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7875:   assign prio35_we = addr_hit[39] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7876:   assign prio35_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7877: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7878:   assign prio36_we = addr_hit[40] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7879:   assign prio36_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7881:   assign prio37_we = addr_hit[41] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7882:   assign prio37_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7883: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7884:   assign prio38_we = addr_hit[42] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7885:   assign prio38_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7887:   assign prio39_we = addr_hit[43] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7888:   assign prio39_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7890:   assign prio40_we = addr_hit[44] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7891:   assign prio40_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7893:   assign prio41_we = addr_hit[45] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7894:   assign prio41_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7895: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7896:   assign prio42_we = addr_hit[46] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7897:   assign prio42_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7899:   assign prio43_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7900:   assign prio43_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7902:   assign prio44_we = addr_hit[48] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7903:   assign prio44_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7905:   assign prio45_we = addr_hit[49] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7906:   assign prio45_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7907: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7908:   assign prio46_we = addr_hit[50] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7909:   assign prio46_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7911:   assign prio47_we = addr_hit[51] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7912:   assign prio47_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7914:   assign prio48_we = addr_hit[52] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7915:   assign prio48_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7917:   assign prio49_we = addr_hit[53] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7918:   assign prio49_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7919: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7920:   assign prio50_we = addr_hit[54] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7921:   assign prio50_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7923:   assign prio51_we = addr_hit[55] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7924:   assign prio51_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7926:   assign prio52_we = addr_hit[56] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7927:   assign prio52_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7928: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7929:   assign prio53_we = addr_hit[57] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7930:   assign prio53_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7931: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7932:   assign prio54_we = addr_hit[58] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7933:   assign prio54_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7934: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7935:   assign prio55_we = addr_hit[59] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7936:   assign prio55_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7937: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7938:   assign prio56_we = addr_hit[60] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7939:   assign prio56_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7940: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7941:   assign prio57_we = addr_hit[61] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7942:   assign prio57_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7944:   assign prio58_we = addr_hit[62] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7945:   assign prio58_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7946: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7947:   assign prio59_we = addr_hit[63] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7948:   assign prio59_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7949: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7950:   assign prio60_we = addr_hit[64] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7951:   assign prio60_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7953:   assign prio61_we = addr_hit[65] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7954:   assign prio61_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7956:   assign prio62_we = addr_hit[66] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7957:   assign prio62_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">7958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7959:   assign ie00_e0_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7960:   assign ie00_e0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">7961: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7962:   assign ie00_e1_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7963:   assign ie00_e1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">7964: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7965:   assign ie00_e2_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7966:   assign ie00_e2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">7967: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7968:   assign ie00_e3_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7969:   assign ie00_e3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">7970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7971:   assign ie00_e4_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7972:   assign ie00_e4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">7973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7974:   assign ie00_e5_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7975:   assign ie00_e5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">7976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7977:   assign ie00_e6_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7978:   assign ie00_e6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">7979: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7980:   assign ie00_e7_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7981:   assign ie00_e7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">7982: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7983:   assign ie00_e8_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7984:   assign ie00_e8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">7985: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7986:   assign ie00_e9_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7987:   assign ie00_e9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">7988: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7989:   assign ie00_e10_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7990:   assign ie00_e10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">7991: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7992:   assign ie00_e11_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7993:   assign ie00_e11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">7994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7995:   assign ie00_e12_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7996:   assign ie00_e12_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">7997: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7998:   assign ie00_e13_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7999:   assign ie00_e13_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">8000: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8001:   assign ie00_e14_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8002:   assign ie00_e14_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">8003: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8004:   assign ie00_e15_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8005:   assign ie00_e15_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">8006: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8007:   assign ie00_e16_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8008:   assign ie00_e16_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">8009: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8010:   assign ie00_e17_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8011:   assign ie00_e17_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">8012: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8013:   assign ie00_e18_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8014:   assign ie00_e18_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">8015: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8016:   assign ie00_e19_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8017:   assign ie00_e19_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">8018: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8019:   assign ie00_e20_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8020:   assign ie00_e20_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">8021: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8022:   assign ie00_e21_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8023:   assign ie00_e21_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">8024: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8025:   assign ie00_e22_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8026:   assign ie00_e22_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">8027: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8028:   assign ie00_e23_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8029:   assign ie00_e23_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">8030: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8031:   assign ie00_e24_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8032:   assign ie00_e24_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">8033: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8034:   assign ie00_e25_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8035:   assign ie00_e25_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">8036: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8037:   assign ie00_e26_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8038:   assign ie00_e26_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">8039: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8040:   assign ie00_e27_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8041:   assign ie00_e27_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">8042: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8043:   assign ie00_e28_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8044:   assign ie00_e28_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">8045: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8046:   assign ie00_e29_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8047:   assign ie00_e29_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">8048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8049:   assign ie00_e30_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8050:   assign ie00_e30_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">8051: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8052:   assign ie00_e31_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8053:   assign ie00_e31_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">8054: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8055:   assign ie01_e32_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8056:   assign ie01_e32_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">8057: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8058:   assign ie01_e33_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8059:   assign ie01_e33_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">8060: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8061:   assign ie01_e34_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8062:   assign ie01_e34_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">8063: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8064:   assign ie01_e35_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8065:   assign ie01_e35_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">8066: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8067:   assign ie01_e36_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8068:   assign ie01_e36_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">8069: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8070:   assign ie01_e37_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8071:   assign ie01_e37_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">8072: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8073:   assign ie01_e38_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8074:   assign ie01_e38_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">8075: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8076:   assign ie01_e39_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8077:   assign ie01_e39_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">8078: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8079:   assign ie01_e40_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8080:   assign ie01_e40_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">8081: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8082:   assign ie01_e41_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8083:   assign ie01_e41_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">8084: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8085:   assign ie01_e42_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8086:   assign ie01_e42_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">8087: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8088:   assign ie01_e43_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8089:   assign ie01_e43_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">8090: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8091:   assign ie01_e44_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8092:   assign ie01_e44_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">8093: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8094:   assign ie01_e45_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8095:   assign ie01_e45_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">8096: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8097:   assign ie01_e46_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8098:   assign ie01_e46_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">8099: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8100:   assign ie01_e47_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8101:   assign ie01_e47_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">8102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8103:   assign ie01_e48_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8104:   assign ie01_e48_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">8105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8106:   assign ie01_e49_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8107:   assign ie01_e49_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">8108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8109:   assign ie01_e50_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8110:   assign ie01_e50_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">8111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8112:   assign ie01_e51_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8113:   assign ie01_e51_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">8114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8115:   assign ie01_e52_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8116:   assign ie01_e52_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">8117: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8118:   assign ie01_e53_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8119:   assign ie01_e53_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">8120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8121:   assign ie01_e54_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8122:   assign ie01_e54_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">8123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8124:   assign ie01_e55_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8125:   assign ie01_e55_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">8126: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8127:   assign ie01_e56_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8128:   assign ie01_e56_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">8129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8130:   assign ie01_e57_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8131:   assign ie01_e57_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">8132: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8133:   assign ie01_e58_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8134:   assign ie01_e58_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">8135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8136:   assign ie01_e59_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8137:   assign ie01_e59_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">8138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8139:   assign ie01_e60_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8140:   assign ie01_e60_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">8141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8142:   assign ie01_e61_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8143:   assign ie01_e61_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">8144: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8145:   assign ie01_e62_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8146:   assign ie01_e62_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">8147: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8148:   assign threshold0_we = addr_hit[69] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8149:   assign threshold0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">8150: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8151:   assign cc0_we = addr_hit[70] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8152:   assign cc0_wd = reg_wdata[5:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8153:   assign cc0_re = addr_hit[70] && reg_re;</pre>
<pre style="margin:0; padding:0 ">8154: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8155:   assign msip0_we = addr_hit[71] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8156:   assign msip0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">8157: </pre>
<pre style="margin:0; padding:0 ">8158:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8159:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8160:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8161:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8162:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8163:         reg_rdata_next[0] = ip0_p0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8164:         reg_rdata_next[1] = ip0_p1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8165:         reg_rdata_next[2] = ip0_p2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8166:         reg_rdata_next[3] = ip0_p3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8167:         reg_rdata_next[4] = ip0_p4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8168:         reg_rdata_next[5] = ip0_p5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8169:         reg_rdata_next[6] = ip0_p6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8170:         reg_rdata_next[7] = ip0_p7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8171:         reg_rdata_next[8] = ip0_p8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8172:         reg_rdata_next[9] = ip0_p9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8173:         reg_rdata_next[10] = ip0_p10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8174:         reg_rdata_next[11] = ip0_p11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8175:         reg_rdata_next[12] = ip0_p12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8176:         reg_rdata_next[13] = ip0_p13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8177:         reg_rdata_next[14] = ip0_p14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8178:         reg_rdata_next[15] = ip0_p15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8179:         reg_rdata_next[16] = ip0_p16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8180:         reg_rdata_next[17] = ip0_p17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8181:         reg_rdata_next[18] = ip0_p18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8182:         reg_rdata_next[19] = ip0_p19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8183:         reg_rdata_next[20] = ip0_p20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8184:         reg_rdata_next[21] = ip0_p21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8185:         reg_rdata_next[22] = ip0_p22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8186:         reg_rdata_next[23] = ip0_p23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8187:         reg_rdata_next[24] = ip0_p24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8188:         reg_rdata_next[25] = ip0_p25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8189:         reg_rdata_next[26] = ip0_p26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8190:         reg_rdata_next[27] = ip0_p27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8191:         reg_rdata_next[28] = ip0_p28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8192:         reg_rdata_next[29] = ip0_p29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8193:         reg_rdata_next[30] = ip0_p30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8194:         reg_rdata_next[31] = ip0_p31_qs;</pre>
<pre style="margin:0; padding:0 ">8195:       end</pre>
<pre style="margin:0; padding:0 ">8196: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8197:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8198:         reg_rdata_next[0] = ip1_p32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8199:         reg_rdata_next[1] = ip1_p33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8200:         reg_rdata_next[2] = ip1_p34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8201:         reg_rdata_next[3] = ip1_p35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8202:         reg_rdata_next[4] = ip1_p36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8203:         reg_rdata_next[5] = ip1_p37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8204:         reg_rdata_next[6] = ip1_p38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8205:         reg_rdata_next[7] = ip1_p39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8206:         reg_rdata_next[8] = ip1_p40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8207:         reg_rdata_next[9] = ip1_p41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8208:         reg_rdata_next[10] = ip1_p42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8209:         reg_rdata_next[11] = ip1_p43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8210:         reg_rdata_next[12] = ip1_p44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8211:         reg_rdata_next[13] = ip1_p45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8212:         reg_rdata_next[14] = ip1_p46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8213:         reg_rdata_next[15] = ip1_p47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8214:         reg_rdata_next[16] = ip1_p48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8215:         reg_rdata_next[17] = ip1_p49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8216:         reg_rdata_next[18] = ip1_p50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8217:         reg_rdata_next[19] = ip1_p51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8218:         reg_rdata_next[20] = ip1_p52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8219:         reg_rdata_next[21] = ip1_p53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8220:         reg_rdata_next[22] = ip1_p54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8221:         reg_rdata_next[23] = ip1_p55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8222:         reg_rdata_next[24] = ip1_p56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8223:         reg_rdata_next[25] = ip1_p57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8224:         reg_rdata_next[26] = ip1_p58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8225:         reg_rdata_next[27] = ip1_p59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8226:         reg_rdata_next[28] = ip1_p60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8227:         reg_rdata_next[29] = ip1_p61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8228:         reg_rdata_next[30] = ip1_p62_qs;</pre>
<pre style="margin:0; padding:0 ">8229:       end</pre>
<pre style="margin:0; padding:0 ">8230: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8231:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8232:         reg_rdata_next[0] = le0_le0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8233:         reg_rdata_next[1] = le0_le1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8234:         reg_rdata_next[2] = le0_le2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8235:         reg_rdata_next[3] = le0_le3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8236:         reg_rdata_next[4] = le0_le4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8237:         reg_rdata_next[5] = le0_le5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8238:         reg_rdata_next[6] = le0_le6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8239:         reg_rdata_next[7] = le0_le7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8240:         reg_rdata_next[8] = le0_le8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8241:         reg_rdata_next[9] = le0_le9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8242:         reg_rdata_next[10] = le0_le10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8243:         reg_rdata_next[11] = le0_le11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8244:         reg_rdata_next[12] = le0_le12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8245:         reg_rdata_next[13] = le0_le13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8246:         reg_rdata_next[14] = le0_le14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8247:         reg_rdata_next[15] = le0_le15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8248:         reg_rdata_next[16] = le0_le16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8249:         reg_rdata_next[17] = le0_le17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8250:         reg_rdata_next[18] = le0_le18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8251:         reg_rdata_next[19] = le0_le19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8252:         reg_rdata_next[20] = le0_le20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8253:         reg_rdata_next[21] = le0_le21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8254:         reg_rdata_next[22] = le0_le22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8255:         reg_rdata_next[23] = le0_le23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8256:         reg_rdata_next[24] = le0_le24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8257:         reg_rdata_next[25] = le0_le25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8258:         reg_rdata_next[26] = le0_le26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8259:         reg_rdata_next[27] = le0_le27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8260:         reg_rdata_next[28] = le0_le28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8261:         reg_rdata_next[29] = le0_le29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8262:         reg_rdata_next[30] = le0_le30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8263:         reg_rdata_next[31] = le0_le31_qs;</pre>
<pre style="margin:0; padding:0 ">8264:       end</pre>
<pre style="margin:0; padding:0 ">8265: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8266:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8267:         reg_rdata_next[0] = le1_le32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8268:         reg_rdata_next[1] = le1_le33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8269:         reg_rdata_next[2] = le1_le34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8270:         reg_rdata_next[3] = le1_le35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8271:         reg_rdata_next[4] = le1_le36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8272:         reg_rdata_next[5] = le1_le37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8273:         reg_rdata_next[6] = le1_le38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8274:         reg_rdata_next[7] = le1_le39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8275:         reg_rdata_next[8] = le1_le40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8276:         reg_rdata_next[9] = le1_le41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8277:         reg_rdata_next[10] = le1_le42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8278:         reg_rdata_next[11] = le1_le43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8279:         reg_rdata_next[12] = le1_le44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8280:         reg_rdata_next[13] = le1_le45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8281:         reg_rdata_next[14] = le1_le46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8282:         reg_rdata_next[15] = le1_le47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8283:         reg_rdata_next[16] = le1_le48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8284:         reg_rdata_next[17] = le1_le49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8285:         reg_rdata_next[18] = le1_le50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8286:         reg_rdata_next[19] = le1_le51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8287:         reg_rdata_next[20] = le1_le52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8288:         reg_rdata_next[21] = le1_le53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8289:         reg_rdata_next[22] = le1_le54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8290:         reg_rdata_next[23] = le1_le55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8291:         reg_rdata_next[24] = le1_le56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8292:         reg_rdata_next[25] = le1_le57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8293:         reg_rdata_next[26] = le1_le58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8294:         reg_rdata_next[27] = le1_le59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8295:         reg_rdata_next[28] = le1_le60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8296:         reg_rdata_next[29] = le1_le61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8297:         reg_rdata_next[30] = le1_le62_qs;</pre>
<pre style="margin:0; padding:0 ">8298:       end</pre>
<pre style="margin:0; padding:0 ">8299: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8300:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8301:         reg_rdata_next[1:0] = prio0_qs;</pre>
<pre style="margin:0; padding:0 ">8302:       end</pre>
<pre style="margin:0; padding:0 ">8303: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8304:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8305:         reg_rdata_next[1:0] = prio1_qs;</pre>
<pre style="margin:0; padding:0 ">8306:       end</pre>
<pre style="margin:0; padding:0 ">8307: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8308:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8309:         reg_rdata_next[1:0] = prio2_qs;</pre>
<pre style="margin:0; padding:0 ">8310:       end</pre>
<pre style="margin:0; padding:0 ">8311: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8312:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8313:         reg_rdata_next[1:0] = prio3_qs;</pre>
<pre style="margin:0; padding:0 ">8314:       end</pre>
<pre style="margin:0; padding:0 ">8315: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8316:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8317:         reg_rdata_next[1:0] = prio4_qs;</pre>
<pre style="margin:0; padding:0 ">8318:       end</pre>
<pre style="margin:0; padding:0 ">8319: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8320:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8321:         reg_rdata_next[1:0] = prio5_qs;</pre>
<pre style="margin:0; padding:0 ">8322:       end</pre>
<pre style="margin:0; padding:0 ">8323: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8324:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8325:         reg_rdata_next[1:0] = prio6_qs;</pre>
<pre style="margin:0; padding:0 ">8326:       end</pre>
<pre style="margin:0; padding:0 ">8327: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8328:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8329:         reg_rdata_next[1:0] = prio7_qs;</pre>
<pre style="margin:0; padding:0 ">8330:       end</pre>
<pre style="margin:0; padding:0 ">8331: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8332:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8333:         reg_rdata_next[1:0] = prio8_qs;</pre>
<pre style="margin:0; padding:0 ">8334:       end</pre>
<pre style="margin:0; padding:0 ">8335: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8336:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8337:         reg_rdata_next[1:0] = prio9_qs;</pre>
<pre style="margin:0; padding:0 ">8338:       end</pre>
<pre style="margin:0; padding:0 ">8339: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8340:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8341:         reg_rdata_next[1:0] = prio10_qs;</pre>
<pre style="margin:0; padding:0 ">8342:       end</pre>
<pre style="margin:0; padding:0 ">8343: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8344:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8345:         reg_rdata_next[1:0] = prio11_qs;</pre>
<pre style="margin:0; padding:0 ">8346:       end</pre>
<pre style="margin:0; padding:0 ">8347: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8348:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8349:         reg_rdata_next[1:0] = prio12_qs;</pre>
<pre style="margin:0; padding:0 ">8350:       end</pre>
<pre style="margin:0; padding:0 ">8351: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8352:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8353:         reg_rdata_next[1:0] = prio13_qs;</pre>
<pre style="margin:0; padding:0 ">8354:       end</pre>
<pre style="margin:0; padding:0 ">8355: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8356:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8357:         reg_rdata_next[1:0] = prio14_qs;</pre>
<pre style="margin:0; padding:0 ">8358:       end</pre>
<pre style="margin:0; padding:0 ">8359: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8360:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8361:         reg_rdata_next[1:0] = prio15_qs;</pre>
<pre style="margin:0; padding:0 ">8362:       end</pre>
<pre style="margin:0; padding:0 ">8363: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8364:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8365:         reg_rdata_next[1:0] = prio16_qs;</pre>
<pre style="margin:0; padding:0 ">8366:       end</pre>
<pre style="margin:0; padding:0 ">8367: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8368:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8369:         reg_rdata_next[1:0] = prio17_qs;</pre>
<pre style="margin:0; padding:0 ">8370:       end</pre>
<pre style="margin:0; padding:0 ">8371: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8372:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8373:         reg_rdata_next[1:0] = prio18_qs;</pre>
<pre style="margin:0; padding:0 ">8374:       end</pre>
<pre style="margin:0; padding:0 ">8375: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8376:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8377:         reg_rdata_next[1:0] = prio19_qs;</pre>
<pre style="margin:0; padding:0 ">8378:       end</pre>
<pre style="margin:0; padding:0 ">8379: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8380:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8381:         reg_rdata_next[1:0] = prio20_qs;</pre>
<pre style="margin:0; padding:0 ">8382:       end</pre>
<pre style="margin:0; padding:0 ">8383: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8384:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8385:         reg_rdata_next[1:0] = prio21_qs;</pre>
<pre style="margin:0; padding:0 ">8386:       end</pre>
<pre style="margin:0; padding:0 ">8387: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8388:       addr_hit[26]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8389:         reg_rdata_next[1:0] = prio22_qs;</pre>
<pre style="margin:0; padding:0 ">8390:       end</pre>
<pre style="margin:0; padding:0 ">8391: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8392:       addr_hit[27]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8393:         reg_rdata_next[1:0] = prio23_qs;</pre>
<pre style="margin:0; padding:0 ">8394:       end</pre>
<pre style="margin:0; padding:0 ">8395: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8396:       addr_hit[28]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8397:         reg_rdata_next[1:0] = prio24_qs;</pre>
<pre style="margin:0; padding:0 ">8398:       end</pre>
<pre style="margin:0; padding:0 ">8399: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8400:       addr_hit[29]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8401:         reg_rdata_next[1:0] = prio25_qs;</pre>
<pre style="margin:0; padding:0 ">8402:       end</pre>
<pre style="margin:0; padding:0 ">8403: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8404:       addr_hit[30]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8405:         reg_rdata_next[1:0] = prio26_qs;</pre>
<pre style="margin:0; padding:0 ">8406:       end</pre>
<pre style="margin:0; padding:0 ">8407: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8408:       addr_hit[31]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8409:         reg_rdata_next[1:0] = prio27_qs;</pre>
<pre style="margin:0; padding:0 ">8410:       end</pre>
<pre style="margin:0; padding:0 ">8411: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8412:       addr_hit[32]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8413:         reg_rdata_next[1:0] = prio28_qs;</pre>
<pre style="margin:0; padding:0 ">8414:       end</pre>
<pre style="margin:0; padding:0 ">8415: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8416:       addr_hit[33]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8417:         reg_rdata_next[1:0] = prio29_qs;</pre>
<pre style="margin:0; padding:0 ">8418:       end</pre>
<pre style="margin:0; padding:0 ">8419: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8420:       addr_hit[34]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8421:         reg_rdata_next[1:0] = prio30_qs;</pre>
<pre style="margin:0; padding:0 ">8422:       end</pre>
<pre style="margin:0; padding:0 ">8423: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8424:       addr_hit[35]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8425:         reg_rdata_next[1:0] = prio31_qs;</pre>
<pre style="margin:0; padding:0 ">8426:       end</pre>
<pre style="margin:0; padding:0 ">8427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8428:       addr_hit[36]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8429:         reg_rdata_next[1:0] = prio32_qs;</pre>
<pre style="margin:0; padding:0 ">8430:       end</pre>
<pre style="margin:0; padding:0 ">8431: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8432:       addr_hit[37]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8433:         reg_rdata_next[1:0] = prio33_qs;</pre>
<pre style="margin:0; padding:0 ">8434:       end</pre>
<pre style="margin:0; padding:0 ">8435: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8436:       addr_hit[38]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8437:         reg_rdata_next[1:0] = prio34_qs;</pre>
<pre style="margin:0; padding:0 ">8438:       end</pre>
<pre style="margin:0; padding:0 ">8439: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8440:       addr_hit[39]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8441:         reg_rdata_next[1:0] = prio35_qs;</pre>
<pre style="margin:0; padding:0 ">8442:       end</pre>
<pre style="margin:0; padding:0 ">8443: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8444:       addr_hit[40]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8445:         reg_rdata_next[1:0] = prio36_qs;</pre>
<pre style="margin:0; padding:0 ">8446:       end</pre>
<pre style="margin:0; padding:0 ">8447: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8448:       addr_hit[41]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8449:         reg_rdata_next[1:0] = prio37_qs;</pre>
<pre style="margin:0; padding:0 ">8450:       end</pre>
<pre style="margin:0; padding:0 ">8451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8452:       addr_hit[42]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8453:         reg_rdata_next[1:0] = prio38_qs;</pre>
<pre style="margin:0; padding:0 ">8454:       end</pre>
<pre style="margin:0; padding:0 ">8455: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8456:       addr_hit[43]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8457:         reg_rdata_next[1:0] = prio39_qs;</pre>
<pre style="margin:0; padding:0 ">8458:       end</pre>
<pre style="margin:0; padding:0 ">8459: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8460:       addr_hit[44]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8461:         reg_rdata_next[1:0] = prio40_qs;</pre>
<pre style="margin:0; padding:0 ">8462:       end</pre>
<pre style="margin:0; padding:0 ">8463: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8464:       addr_hit[45]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8465:         reg_rdata_next[1:0] = prio41_qs;</pre>
<pre style="margin:0; padding:0 ">8466:       end</pre>
<pre style="margin:0; padding:0 ">8467: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8468:       addr_hit[46]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8469:         reg_rdata_next[1:0] = prio42_qs;</pre>
<pre style="margin:0; padding:0 ">8470:       end</pre>
<pre style="margin:0; padding:0 ">8471: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8472:       addr_hit[47]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8473:         reg_rdata_next[1:0] = prio43_qs;</pre>
<pre style="margin:0; padding:0 ">8474:       end</pre>
<pre style="margin:0; padding:0 ">8475: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8476:       addr_hit[48]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8477:         reg_rdata_next[1:0] = prio44_qs;</pre>
<pre style="margin:0; padding:0 ">8478:       end</pre>
<pre style="margin:0; padding:0 ">8479: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8480:       addr_hit[49]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8481:         reg_rdata_next[1:0] = prio45_qs;</pre>
<pre style="margin:0; padding:0 ">8482:       end</pre>
<pre style="margin:0; padding:0 ">8483: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8484:       addr_hit[50]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8485:         reg_rdata_next[1:0] = prio46_qs;</pre>
<pre style="margin:0; padding:0 ">8486:       end</pre>
<pre style="margin:0; padding:0 ">8487: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8488:       addr_hit[51]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8489:         reg_rdata_next[1:0] = prio47_qs;</pre>
<pre style="margin:0; padding:0 ">8490:       end</pre>
<pre style="margin:0; padding:0 ">8491: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8492:       addr_hit[52]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8493:         reg_rdata_next[1:0] = prio48_qs;</pre>
<pre style="margin:0; padding:0 ">8494:       end</pre>
<pre style="margin:0; padding:0 ">8495: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8496:       addr_hit[53]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8497:         reg_rdata_next[1:0] = prio49_qs;</pre>
<pre style="margin:0; padding:0 ">8498:       end</pre>
<pre style="margin:0; padding:0 ">8499: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8500:       addr_hit[54]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8501:         reg_rdata_next[1:0] = prio50_qs;</pre>
<pre style="margin:0; padding:0 ">8502:       end</pre>
<pre style="margin:0; padding:0 ">8503: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8504:       addr_hit[55]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8505:         reg_rdata_next[1:0] = prio51_qs;</pre>
<pre style="margin:0; padding:0 ">8506:       end</pre>
<pre style="margin:0; padding:0 ">8507: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8508:       addr_hit[56]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8509:         reg_rdata_next[1:0] = prio52_qs;</pre>
<pre style="margin:0; padding:0 ">8510:       end</pre>
<pre style="margin:0; padding:0 ">8511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8512:       addr_hit[57]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8513:         reg_rdata_next[1:0] = prio53_qs;</pre>
<pre style="margin:0; padding:0 ">8514:       end</pre>
<pre style="margin:0; padding:0 ">8515: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8516:       addr_hit[58]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8517:         reg_rdata_next[1:0] = prio54_qs;</pre>
<pre style="margin:0; padding:0 ">8518:       end</pre>
<pre style="margin:0; padding:0 ">8519: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8520:       addr_hit[59]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8521:         reg_rdata_next[1:0] = prio55_qs;</pre>
<pre style="margin:0; padding:0 ">8522:       end</pre>
<pre style="margin:0; padding:0 ">8523: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8524:       addr_hit[60]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8525:         reg_rdata_next[1:0] = prio56_qs;</pre>
<pre style="margin:0; padding:0 ">8526:       end</pre>
<pre style="margin:0; padding:0 ">8527: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8528:       addr_hit[61]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8529:         reg_rdata_next[1:0] = prio57_qs;</pre>
<pre style="margin:0; padding:0 ">8530:       end</pre>
<pre style="margin:0; padding:0 ">8531: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8532:       addr_hit[62]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8533:         reg_rdata_next[1:0] = prio58_qs;</pre>
<pre style="margin:0; padding:0 ">8534:       end</pre>
<pre style="margin:0; padding:0 ">8535: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8536:       addr_hit[63]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8537:         reg_rdata_next[1:0] = prio59_qs;</pre>
<pre style="margin:0; padding:0 ">8538:       end</pre>
<pre style="margin:0; padding:0 ">8539: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8540:       addr_hit[64]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8541:         reg_rdata_next[1:0] = prio60_qs;</pre>
<pre style="margin:0; padding:0 ">8542:       end</pre>
<pre style="margin:0; padding:0 ">8543: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8544:       addr_hit[65]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8545:         reg_rdata_next[1:0] = prio61_qs;</pre>
<pre style="margin:0; padding:0 ">8546:       end</pre>
<pre style="margin:0; padding:0 ">8547: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8548:       addr_hit[66]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8549:         reg_rdata_next[1:0] = prio62_qs;</pre>
<pre style="margin:0; padding:0 ">8550:       end</pre>
<pre style="margin:0; padding:0 ">8551: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8552:       addr_hit[67]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8553:         reg_rdata_next[0] = ie00_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8554:         reg_rdata_next[1] = ie00_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8555:         reg_rdata_next[2] = ie00_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8556:         reg_rdata_next[3] = ie00_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8557:         reg_rdata_next[4] = ie00_e4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8558:         reg_rdata_next[5] = ie00_e5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8559:         reg_rdata_next[6] = ie00_e6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8560:         reg_rdata_next[7] = ie00_e7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8561:         reg_rdata_next[8] = ie00_e8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8562:         reg_rdata_next[9] = ie00_e9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8563:         reg_rdata_next[10] = ie00_e10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8564:         reg_rdata_next[11] = ie00_e11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8565:         reg_rdata_next[12] = ie00_e12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8566:         reg_rdata_next[13] = ie00_e13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8567:         reg_rdata_next[14] = ie00_e14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8568:         reg_rdata_next[15] = ie00_e15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8569:         reg_rdata_next[16] = ie00_e16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8570:         reg_rdata_next[17] = ie00_e17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8571:         reg_rdata_next[18] = ie00_e18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8572:         reg_rdata_next[19] = ie00_e19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8573:         reg_rdata_next[20] = ie00_e20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8574:         reg_rdata_next[21] = ie00_e21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8575:         reg_rdata_next[22] = ie00_e22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8576:         reg_rdata_next[23] = ie00_e23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8577:         reg_rdata_next[24] = ie00_e24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8578:         reg_rdata_next[25] = ie00_e25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8579:         reg_rdata_next[26] = ie00_e26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8580:         reg_rdata_next[27] = ie00_e27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8581:         reg_rdata_next[28] = ie00_e28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8582:         reg_rdata_next[29] = ie00_e29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8583:         reg_rdata_next[30] = ie00_e30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8584:         reg_rdata_next[31] = ie00_e31_qs;</pre>
<pre style="margin:0; padding:0 ">8585:       end</pre>
<pre style="margin:0; padding:0 ">8586: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8587:       addr_hit[68]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8588:         reg_rdata_next[0] = ie01_e32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8589:         reg_rdata_next[1] = ie01_e33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8590:         reg_rdata_next[2] = ie01_e34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8591:         reg_rdata_next[3] = ie01_e35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8592:         reg_rdata_next[4] = ie01_e36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8593:         reg_rdata_next[5] = ie01_e37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8594:         reg_rdata_next[6] = ie01_e38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8595:         reg_rdata_next[7] = ie01_e39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8596:         reg_rdata_next[8] = ie01_e40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8597:         reg_rdata_next[9] = ie01_e41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8598:         reg_rdata_next[10] = ie01_e42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8599:         reg_rdata_next[11] = ie01_e43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8600:         reg_rdata_next[12] = ie01_e44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8601:         reg_rdata_next[13] = ie01_e45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8602:         reg_rdata_next[14] = ie01_e46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8603:         reg_rdata_next[15] = ie01_e47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8604:         reg_rdata_next[16] = ie01_e48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8605:         reg_rdata_next[17] = ie01_e49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8606:         reg_rdata_next[18] = ie01_e50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8607:         reg_rdata_next[19] = ie01_e51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8608:         reg_rdata_next[20] = ie01_e52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8609:         reg_rdata_next[21] = ie01_e53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8610:         reg_rdata_next[22] = ie01_e54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8611:         reg_rdata_next[23] = ie01_e55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8612:         reg_rdata_next[24] = ie01_e56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8613:         reg_rdata_next[25] = ie01_e57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8614:         reg_rdata_next[26] = ie01_e58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8615:         reg_rdata_next[27] = ie01_e59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8616:         reg_rdata_next[28] = ie01_e60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8617:         reg_rdata_next[29] = ie01_e61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8618:         reg_rdata_next[30] = ie01_e62_qs;</pre>
<pre style="margin:0; padding:0 ">8619:       end</pre>
<pre style="margin:0; padding:0 ">8620: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8621:       addr_hit[69]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8622:         reg_rdata_next[1:0] = threshold0_qs;</pre>
<pre style="margin:0; padding:0 ">8623:       end</pre>
<pre style="margin:0; padding:0 ">8624: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8625:       addr_hit[70]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8626:         reg_rdata_next[5:0] = cc0_qs;</pre>
<pre style="margin:0; padding:0 ">8627:       end</pre>
<pre style="margin:0; padding:0 ">8628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8629:       addr_hit[71]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8630:         reg_rdata_next[0] = msip0_qs;</pre>
<pre style="margin:0; padding:0 ">8631:       end</pre>
<pre style="margin:0; padding:0 ">8632: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8633:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8634:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">8635:       end</pre>
<pre style="margin:0; padding:0 ">8636:     endcase</pre>
<pre style="margin:0; padding:0 ">8637:   end</pre>
<pre style="margin:0; padding:0 ">8638: </pre>
<pre style="margin:0; padding:0 ">8639:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">8640:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">8641:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">8642: </pre>
<pre style="margin:0; padding:0 ">8643:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">8644: </pre>
<pre style="margin:0; padding:0 ">8645:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">8646: </pre>
<pre style="margin:0; padding:0 ">8647:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">8648:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">8649:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">8650: </pre>
<pre style="margin:0; padding:0 ">8651: endmodule</pre>
<pre style="margin:0; padding:0 ">8652: </pre>
</body>
</html>
