# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/uarttxbuf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 22:59:08 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 22:59:08 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/printable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 22:59:08 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/lfsr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 22:59:08 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/latticehx1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:09 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 22:59:09 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/Lab4_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:09 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 22:59:09 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/fake_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:09 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 22:59:09 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/fake_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:09 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 22:59:09 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/fake_buart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:10 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 22:59:10 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/decodeKeysL4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:10 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 22:59:10 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/bin2AsciiHex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:10 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 22:59:10 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/testing {C:/Users/Arman/Desktop/testing/asciiHex2Bin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:10 on Jun 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/testing" C:/Users/Arman/Desktop/testing/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 22:59:10 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:17 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 22:59:17 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:17 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 22:59:17 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:17 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 22:59:17 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:17 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 22:59:17 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:17 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 22:59:17 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/testing/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:18 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 22:59:18 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:19 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 22:59:19 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:19 on Jun 03,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/testing/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 22:59:19 on Jun 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.top_sft
# vsim rtl_work.top_sft 
# Start time: 22:59:25 on Jun 03,2019
# Loading rtl_work.top_sft
# Loading rtl_work.latticehx1k
# Loading rtl_work.fake_pll
# Loading rtl_work.uartTxBuf
# Loading rtl_work.fifo
# Loading rtl_work.tx_fsm
# Loading rtl_work.emitcrlf_fsm
# Loading rtl_work.fake_buart
# Loading rtl_work.resetGen
# Loading rtl_work.N_bit_counter
# Loading rtl_work.Lab4_140L
# Loading rtl_work.scdp
# Loading rtl_work.asciiHex2Bin
# Loading rtl_work.regrce
# Loading rtl_work.printable
# Loading rtl_work.bin2AsciiHex
# Loading rtl_work.lfsr
# Loading rtl_work.decodeKeysL4
# Loading rtl_work.scctrl
# Loading rtl_work.tb_sft
run -all
# L12345678
# Eabcd!
# 9eaebece9a
# L12345678
# Df0c0276cb0
# xH##8
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/testing/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/testing/tb_sft.v line 245
# A time value could not be extracted from the current line
# End time: 23:04:32 on Jun 03,2019, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
