{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607117945567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607117945579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 16:39:05 2020 " "Processing started: Fri Dec 04 16:39:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607117945579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117945579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117945579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607117946250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607117946250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu_template.vhd 4 2 " "Found 4 design units, including 2 entities, in source file simplecpu_template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCPU_Template-behavior " "Found design unit 1: SimpleCPU_Template-behavior" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961113 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TwoToOneMux-behavior " "Found design unit 2: TwoToOneMux-behavior" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961113 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU_Template " "Found entity 1: SimpleCPU_Template" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961113 ""} { "Info" "ISGN_ENTITY_NAME" "2 TwoToOneMux " "Found entity 2: TwoToOneMux" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU_Template " "Elaborating entity \"SimpleCPU_Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607117961179 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 3 8 SimpleCPU_Template.vhd(178) " "VHDL Incomplete Partial Association warning at SimpleCPU_Template.vhd(178): port or argument \"output\" has 3/8 unassociated elements" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 178 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1607117961184 "|SimpleCPU_Template"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_8_by_32.vhd 2 1 " "Using design file memory_8_by_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/memory_8_by_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961240 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607117961240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:Label_RAM " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:Label_RAM\"" {  } { { "SimpleCPU_Template.vhd" "Label_RAM" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607117961275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:Label_Accumulator " "Elaborating entity \"reg\" for hierarchy \"reg:Label_Accumulator\"" {  } { { "SimpleCPU_Template.vhd" "Label_Accumulator" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961302 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607117961302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Label_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:Label_ALU\"" {  } { { "SimpleCPU_Template.vhd" "Label_ALU" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961305 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607117961307 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(21) " "Inferred latch for \"output\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961307 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(21) " "Inferred latch for \"output\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961307 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(21) " "Inferred latch for \"output\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(21) " "Inferred latch for \"output\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(21) " "Inferred latch for \"output\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(21) " "Inferred latch for \"output\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(21) " "Inferred latch for \"output\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(21) " "Inferred latch for \"output\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961308 "|SimpleCPU_Template|alu:Label_ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "programcounter.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/programcounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/programcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607117961330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:Label_ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:Label_ProgramCounter\"" {  } { { "SimpleCPU_Template.vhd" "Label_ProgramCounter" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:Label_MARMUX " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:Label_MARMUX\"" {  } { { "SimpleCPU_Template.vhd" "Label_MARMUX" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961338 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output SimpleCPU_Template.vhd(251) " "VHDL Process Statement warning at SimpleCPU_Template.vhd(251): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607117961339 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[0\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961339 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[1\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[2\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[3\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[4\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[5\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[6\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] SimpleCPU_Template.vhd(251) " "Inferred latch for \"output\[7\]\" at SimpleCPU_Template.vhd(251)" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117961340 "|SimpleCPU_Template|TwoToOneMux:Label_MARMUX"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/controlunit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961377 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607117961377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607117961377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Label_CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Label_CU\"" {  } { { "SimpleCPU_Template.vhd" "Label_CU" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117961379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[0\] " "LATCH primitive \"alu:Label_ALU\|output\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[1\] " "LATCH primitive \"alu:Label_ALU\|output\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[2\] " "LATCH primitive \"alu:Label_ALU\|output\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[3\] " "LATCH primitive \"alu:Label_ALU\|output\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[4\] " "LATCH primitive \"alu:Label_ALU\|output\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[5\] " "LATCH primitive \"alu:Label_ALU\|output\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[6\] " "LATCH primitive \"alu:Label_ALU\|output\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:Label_ALU\|output\[7\] " "LATCH primitive \"alu:Label_ALU\|output\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607117961714 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory_8_by_32:Label_RAM\|Z " "RAM logic \"memory_8_by_32:Label_RAM\|Z\" is uninferred because MIF is not supported for the selected family" {  } { { "memory_8_by_32.vhd" "Z" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/memory_8_by_32.vhd" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1607117961743 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607117961743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[5\] GND " "Pin \"marOut\[5\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607117962468 "|SimpleCPU_Template|marOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[6\] GND " "Pin \"marOut\[6\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607117962468 "|SimpleCPU_Template|marOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[7\] GND " "Pin \"marOut\[7\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/san81/OneDrive/Documents/Quartus Labs/FinalProject/SimpleCPU/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607117962468 "|SimpleCPU_Template|marOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607117962468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607117962589 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607117963540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607117963752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607117963752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "605 " "Implemented 605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607117963869 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607117963869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "555 " "Implemented 555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607117963869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607117963869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607117963898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 16:39:23 2020 " "Processing ended: Fri Dec 04 16:39:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607117963898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607117963898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607117963898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607117963898 ""}
