

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f17f56ad9456486c8cb70c9384a9180a  /home/grads/gva5176/gpu_project/mat_mul.o
Extracting PTX file and ptxas options    1: mat_mul.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
Running md5sum using "md5sum /home/grads/gva5176/gpu_project/mat_mul.o "
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
Extracting specific PTX file named mat_mul.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6matmulPA400_iS0_S0_ : hostFun 0x0x40106d, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6matmulPA400_iS0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6matmulPA400_iS0_S0_' : regs=15, lmem=0, smem=0, cmem=344
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe326c8918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe326c8910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe326c8908..

GPGPU-Sim PTX: cudaLaunch for 0x0x40106d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6matmulPA400_iS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z6matmulPA400_iS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (mat_mul.1.sm_30.ptx:40) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mat_mul.1.sm_30.ptx:128) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (mat_mul.1.sm_30.ptx:41) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (mat_mul.1.sm_30.ptx:44) cvta.to.global.u64 %rd11, %rd9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2f8 (mat_mul.1.sm_30.ptx:125) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mat_mul.1.sm_30.ptx:128) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6matmulPA400_iS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6matmulPA400_iS0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z6matmulPA400_iS0_S0_' to stream 0, gridDim= (13,13,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA400_iS0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z6matmulPA400_iS0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 28953413
gpu_sim_insn = 280368896
gpu_ipc =       9.6834
gpu_tot_sim_cycle = 28953413
gpu_tot_sim_insn = 280368896
gpu_tot_ipc =       9.6834
gpu_tot_issued_cta = 169
gpu_occupancy = 40.6727% 
gpu_tot_occupancy = 40.6727% 
max_total_param_size = 0
gpu_stall_dramfull = 85432963
gpu_stall_icnt2sh    = 122697204
partiton_level_parallism =       3.3679
partiton_level_parallism_total  =       3.3679
partiton_level_parallism_util =       3.7395
partiton_level_parallism_util_total  =       3.7395
L2_BW  =     153.2212 GB/Sec
L2_BW_total  =     153.2212 GB/Sec
gpu_total_sim_rate=20073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4624672
	L1I_total_cache_misses = 1039
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9169664, Miss = 6749695, Miss_rate = 0.736, Pending_hits = 426118, Reservation_fails = 19100875
	L1D_cache_core[1]: Access = 8330240, Miss = 6353793, Miss_rate = 0.763, Pending_hits = 357857, Reservation_fails = 19767733
	L1D_cache_core[2]: Access = 8753152, Miss = 6530341, Miss_rate = 0.746, Pending_hits = 382289, Reservation_fails = 19413328
	L1D_cache_core[3]: Access = 8753152, Miss = 6553569, Miss_rate = 0.749, Pending_hits = 371603, Reservation_fails = 19629505
	L1D_cache_core[4]: Access = 8753152, Miss = 6501375, Miss_rate = 0.743, Pending_hits = 391039, Reservation_fails = 19179659
	L1D_cache_core[5]: Access = 8330240, Miss = 6307624, Miss_rate = 0.757, Pending_hits = 369673, Reservation_fails = 19414010
	L1D_cache_core[6]: Access = 8330240, Miss = 6304769, Miss_rate = 0.757, Pending_hits = 368243, Reservation_fails = 19739502
	L1D_cache_core[7]: Access = 8753152, Miss = 6471318, Miss_rate = 0.739, Pending_hits = 386181, Reservation_fails = 19527438
	L1D_cache_core[8]: Access = 8759552, Miss = 6474148, Miss_rate = 0.739, Pending_hits = 380821, Reservation_fails = 19332207
	L1D_cache_core[9]: Access = 8330240, Miss = 6352234, Miss_rate = 0.763, Pending_hits = 360988, Reservation_fails = 19504049
	L1D_cache_core[10]: Access = 8753152, Miss = 6498933, Miss_rate = 0.742, Pending_hits = 400393, Reservation_fails = 19345090
	L1D_cache_core[11]: Access = 8753152, Miss = 6561912, Miss_rate = 0.750, Pending_hits = 394329, Reservation_fails = 19296044
	L1D_cache_core[12]: Access = 9176064, Miss = 6650958, Miss_rate = 0.725, Pending_hits = 431413, Reservation_fails = 18938923
	L1D_cache_core[13]: Access = 8746752, Miss = 6567071, Miss_rate = 0.751, Pending_hits = 389952, Reservation_fails = 19546494
	L1D_cache_core[14]: Access = 8548096, Miss = 6340935, Miss_rate = 0.742, Pending_hits = 362234, Reservation_fails = 19438333
	L1D_total_cache_accesses = 130240000
	L1D_total_cache_misses = 97218675
	L1D_total_cache_miss_rate = 0.7465
	L1D_total_cache_pending_hits = 5773133
	L1D_total_cache_reservation_fails = 291173190
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 16224
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0296
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27170625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5557463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33511912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284677373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 15744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 215670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63706763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6495817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4623633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1039
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66240000
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64000000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4624672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 253001783
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2603913
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28045189
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1026488
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6495817
ctas_completed 169, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 21036, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 19299, 
gpgpu_n_tot_thrd_icount = 291805696
gpgpu_n_tot_w_icount = 9118928
gpgpu_n_stall_shd_mem = 412843364
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33511912
gpgpu_n_mem_write_global = 64000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 128160000
gpgpu_n_store_insn = 64000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 519168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288845175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123994800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:781603187	W0_Idle:418395	W0_Scoreboard:69258260	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:694800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8424128
single_issue_nums: WS0:4559464	WS1:4559464	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268095296 {8:33511912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560000000 {40:64000000,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1066938624 {40:134047648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512000000 {8:64000000,}
traffic_breakdown_memtocore[INST_ACC_R] = 16800 {40:420,}
maxmflatency = 1939 
max_icnt2mem_latency = 1573 
maxmrqlatency = 414 
max_icnt2sh_latency = 439 
averagemflatency = 479 
avg_icnt2mem_latency = 106 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 119 
mrq_lat_table:256038 	111267 	35102 	15964 	421033 	5871 	1416 	799 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22019596 	98971010 	75710832 	1346240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43 	41 	21 	18606891 	16298854 	29408202 	28261454 	4926732 	9794 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	652405 	1774246 	3225245 	7453464 	104837335 	80016796 	88187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	233 	50208 	7464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        44        32        40        48        36        60        44        44        44        96        96        76       181       108        80 
dram[1]:        44        68        32        32        44        40        44        44        48        44        88        88        80       136        72        68 
dram[2]:        44        36        36        40        48        36        48        36        45        48        52        80        76       208        76        80 
dram[3]:        60        40        48        40        40        40        32        44        60        52        68        64        84       100        84        84 
dram[4]:        40        56        48        40        44        36        36        44        48        60       108       152        84        81        88        96 
dram[5]:        40        40        32        36        36        48        32        44        52        52       104       240        92        80       120        92 
maximum service time to same row:
dram[0]:    289408    276478    460075   1206705    384891    318456    757814   1009428    348323    381144   1085828   1093242    659099   1308828   1415678    960159 
dram[1]:    245138    318959    557354   1118632    322119    279015    604581    999391    364484    360094   1113120   1084769    576778    685471   1006247   1460519 
dram[2]:    355217    312472    464416   1125875    495377    414601    730485   1059242    303764    359859    792163   1032610    618838   1295244    744745   1179722 
dram[3]:    343891    332085    531995   1323053    392701    274668    624987   1081533    548165    486491    700257   1085444    440281    543653    807582   1181697 
dram[4]:    337742    346492    629890    639101    387615    386774    445772    974857    835090    506638    569143    974441    440556    913099    925753   1027920 
dram[5]:    315123    309862    542904    618622    327466    339400    418953    975086    818243    349307    569128   1742750    946298    743688    967000   1052894 
average row accesses per activate:
dram[0]:  7.681243  7.235764  7.382576  7.721675  7.362097  7.251494  7.914740  7.433295  7.357620  7.897094  8.623678  7.617021  7.941569  8.876494  8.733830  9.165919 
dram[1]:  7.188464  7.221058  7.399220  7.684685  7.465425  7.013773  7.492264  7.598063  7.237245  7.535969  8.107900  7.738540  7.800810  9.292045  9.985030  8.611111 
dram[2]:  7.170297  7.149538  7.582575  8.085631  7.541295  7.212090  7.400000  7.668831  7.301562  7.555799  7.834798  8.190298  7.428461  9.323988  9.458791  8.167689 
dram[3]:  7.170940  7.425139  7.360089  7.696041  7.733796  7.061224  7.104794  7.729839  7.557415  7.510744  7.572072  7.870130  7.662230  8.982109  9.382629  8.439490 
dram[4]:  7.225185  7.546682  7.730062  7.736424  7.791456  7.077784  7.264407  7.869146  7.646270  7.299324  7.540000  8.348485  8.186027  8.709394 10.190104  9.232394 
dram[5]:  7.256596  7.498885  7.537634  7.727920  7.498911  7.284849  7.292085  7.917058  7.870574  6.980506  7.875200  9.031785  8.517476  8.185218 10.026128  9.019560 
average row locality = 847579/110917 = 7.641561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        57        70        74        68       127       124       122       130       137       118       108       118       133       133        73        66 
dram[1]:        59        81        69        60       120       128       127       127       135       120       108       119       136       129        71        69 
dram[2]:        60        80        68        57       111       132       125       123       136       126       110       124       140       123        71        70 
dram[3]:        65        76        75        61       113       133       117       113       138       128       117       131       138       117        68        72 
dram[4]:        67        70        71        67       116       132       122       110       127       136       120       130       140       117        60        69 
dram[5]:        74        65        69        70       119       131       126       112       120       135       122       125       134       125        60        71 
total dram writes = 9946
bank skew: 140/57 = 2.46
chip skew: 1662/1654 = 1.00
average mf latency per bank:
dram[0]:   16885482  13512328  13313985  14027402   9480724   9385494   9929728   8946230   7945015   8845894   8207762   7174389   6627358   6378281   8920473   9423133
dram[1]:   17193281  11762318  14654153  16386160  10326957   9185085   9778725   9399490   8213882   8801905   8445001   7255098   6630100   6667626   9318411   9137011
dram[2]:   16340857  11967866  14503890  16990255  11251569   9208759   9805944   9682110   8075447   8463768   8164216   6944130   6525136   7156851   9335053   8969871
dram[3]:   15641278  13107389  13470668  16071349  10952924   9262472  10891563  10923278   8109042   8506508   7672519   6718013   6553299   7545288   9874873   9268874
dram[4]:   14992694  14906127  14073084  15265048  10394024   9571859  10066212  11579859   8587826   8193769   7372992   6991037   6205589   7834308  10935758   9918391
dram[5]:   13601347  14652323  14687384  13483428  10303870   8836821   9828562  10520063   9143900   7705997   7376058   6778344   6633850   6637105  11145171   8750789
maximum mf latency per bank:
dram[0]:       1656      1662      1620      1579      1689      1939      1573      1601      1720      1750      1650      1631      1698      1658      1583      1547
dram[1]:       1675      1612      1595      1524      1673      1679      1635      1707      1724      1776      1636      1607      1776      1633      1776      1640
dram[2]:       1655      1612      1669      1590      1630      1655      1581      1707      1737      1665      1634      1675      1596      1566      1548      1587
dram[3]:       1597      1604      1679      1627      1672      1686      1834      1767      1717      1587      1716      1853      1673      1561      1535      1538
dram[4]:       1606      1556      1652      1763      1687      1707      1575      1608      1829      1635      1696      1629      1680      1612      1555      1543
dram[5]:       1599      1660      1586      1637      1746      1663      1692      1698      1645      1671      1610      1618      1660      1638      1581      1571
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38041740 n_act=18169 n_pre=18153 n_ref_event=4584068530034947560 n_req=139812 n_rd=138057 n_rd_L2_A=0 n_write=0 n_wr_bk=2462 bw_util=0.007353
n_activity=1127694 dram_eff=0.2492
bk0: 13310a 38155388i bk1: 14357a 38145383i bk2: 5767a 38188324i bk3: 6205a 38187540i bk4: 13368a 38150007i bk5: 13201a 38148831i bk6: 5400a 38189145i bk7: 6406a 38182906i bk8: 12974a 38147972i bk9: 12957a 38152285i bk10: 3996a 38196791i bk11: 4534a 38192761i bk12: 9341a 38170497i bk13: 8778a 38177138i bk14: 3423a 38202253i bk15: 4040a 38201426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870047
Row_Buffer_Locality_read = 0.876631
Row_Buffer_Locality_write = 0.352137
Bank_Level_Parallism = 1.080556
Bank_Level_Parallism_Col = 1.166321
Bank_Level_Parallism_Ready = 1.028201
write_to_read_ratio_blp_rw_average = 0.042579
GrpLevelPara = 1.025135 

BW Util details:
bwutil = 0.007353 
total_CMD = 38218504 
util_bw = 281038 
Wasted_Col = 316729 
Wasted_Row = 198859 
Idle = 37421878 

BW Util Bottlenecks: 
RCDc_limit = 199250 
RCDWRc_limit = 6732 
WTRc_limit = 649 
RTWc_limit = 13304 
CCDLc_limit = 114034 
rwq = 0 
CCDLc_limit_alone = 109748 
WTRc_limit_alone = 617 
RTWc_limit_alone = 9050 

Commands details: 
total_CMD = 38218504 
n_nop = 38041740 
Read = 138057 
Write = 0 
L2_Alloc = 0 
L2_WB = 2462 
n_act = 18169 
n_pre = 18153 
n_ref = 4584068530034947560 
n_req = 139812 
total_req = 140519 

Dual Bus Interface Util: 
issued_total_row = 36322 
issued_total_col = 140519 
Row_Bus_Util =  0.000950 
CoL_Bus_Util = 0.003677 
Either_Row_CoL_Bus_Util = 0.004625 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000436 
queue_avg = 0.054285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0542853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38036614 n_act=18930 n_pre=18914 n_ref_event=0 n_req=143385 n_rd=141535 n_rd_L2_A=0 n_write=0 n_wr_bk=2563 bw_util=0.007541
n_activity=1169296 dram_eff=0.2465
bk0: 14388a 38146989i bk1: 14354a 38145304i bk2: 5608a 38188930i bk3: 5916a 38188833i bk4: 13944a 38148321i bk5: 14071a 38142353i bk6: 5224a 38189322i bk7: 6170a 38184927i bk8: 13950a 38142377i bk9: 13597a 38147052i bk10: 4132a 38195103i bk11: 4436a 38192973i bk12: 9402a 38168558i bk13: 9106a 38177217i bk14: 3261a 38204489i bk15: 3976a 38201261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867978
Row_Buffer_Locality_read = 0.874766
Row_Buffer_Locality_write = 0.348649
Bank_Level_Parallism = 1.078733
Bank_Level_Parallism_Col = 1.065658
Bank_Level_Parallism_Ready = 1.026340
write_to_read_ratio_blp_rw_average = 0.043460
GrpLevelPara = 1.025721 

BW Util details:
bwutil = 0.007541 
total_CMD = 38218504 
util_bw = 288196 
Wasted_Col = 327953 
Wasted_Row = 208242 
Idle = 37394113 

BW Util Bottlenecks: 
RCDc_limit = 207418 
RCDWRc_limit = 7110 
WTRc_limit = 609 
RTWc_limit = 14078 
CCDLc_limit = 116600 
rwq = 0 
CCDLc_limit_alone = 112057 
WTRc_limit_alone = 568 
RTWc_limit_alone = 9576 

Commands details: 
total_CMD = 38218504 
n_nop = 38036614 
Read = 141535 
Write = 0 
L2_Alloc = 0 
L2_WB = 2563 
n_act = 18930 
n_pre = 18914 
n_ref = 0 
n_req = 143385 
total_req = 144098 

Dual Bus Interface Util: 
issued_total_row = 37844 
issued_total_col = 144098 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.003770 
Either_Row_CoL_Bus_Util = 0.004759 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000286 
queue_avg = 0.055557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0555569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38039165 n_act=18635 n_pre=18619 n_ref_event=0 n_req=141435 n_rd=139535 n_rd_L2_A=0 n_write=0 n_wr_bk=2613 bw_util=0.007439
n_activity=1150110 dram_eff=0.2472
bk0: 14396a 38146273i bk1: 13800a 38147421i bk2: 5749a 38188667i bk3: 5528a 38191564i bk4: 13440a 38151371i bk5: 13854a 38144208i bk6: 5328a 38188082i bk7: 5808a 38186741i bk8: 13804a 38144405i bk9: 13668a 38147189i bk10: 4376a 38193249i bk11: 4264a 38194502i bk12: 9350a 38166899i bk13: 8873a 38177934i bk14: 3372a 38203394i bk15: 3925a 38200598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868243
Row_Buffer_Locality_read = 0.875257
Row_Buffer_Locality_write = 0.353158
Bank_Level_Parallism = 1.081508
Bank_Level_Parallism_Col = 1.068777
Bank_Level_Parallism_Ready = 1.030524
write_to_read_ratio_blp_rw_average = 0.044840
GrpLevelPara = 1.024981 

BW Util details:
bwutil = 0.007439 
total_CMD = 38218504 
util_bw = 284296 
Wasted_Col = 323291 
Wasted_Row = 204776 
Idle = 37406141 

BW Util Bottlenecks: 
RCDc_limit = 203685 
RCDWRc_limit = 7259 
WTRc_limit = 712 
RTWc_limit = 14317 
CCDLc_limit = 115554 
rwq = 0 
CCDLc_limit_alone = 110875 
WTRc_limit_alone = 682 
RTWc_limit_alone = 9668 

Commands details: 
total_CMD = 38218504 
n_nop = 38039165 
Read = 139535 
Write = 0 
L2_Alloc = 0 
L2_WB = 2613 
n_act = 18635 
n_pre = 18619 
n_ref = 0 
n_req = 141435 
total_req = 142148 

Dual Bus Interface Util: 
issued_total_row = 37254 
issued_total_col = 142148 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.003719 
Either_Row_CoL_Bus_Util = 0.004692 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000351 
queue_avg = 0.055208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0552077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38037785 n_act=18751 n_pre=18735 n_ref_event=0 n_req=142591 n_rd=140711 n_rd_L2_A=0 n_write=0 n_wr_bk=2589 bw_util=0.007499
n_activity=1162632 dram_eff=0.2465
bk0: 14164a 38147353i bk1: 13193a 38152606i bk2: 6517a 38184709i bk3: 5988a 38188702i bk4: 13292a 38153073i bk5: 13961a 38142315i bk6: 6256a 38182728i bk7: 5668a 38187740i bk8: 12919a 38150959i bk9: 13436a 38147335i bk10: 4957a 38190206i bk11: 4112a 38194946i bk12: 8970a 38169578i bk13: 9456a 38174968i bk14: 3940a 38201015i bk15: 3882a 38200892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868498
Row_Buffer_Locality_read = 0.875504
Row_Buffer_Locality_write = 0.344149
Bank_Level_Parallism = 1.080144
Bank_Level_Parallism_Col = 1.066400
Bank_Level_Parallism_Ready = 1.028491
write_to_read_ratio_blp_rw_average = 0.044921
GrpLevelPara = 1.024309 

BW Util details:
bwutil = 0.007499 
total_CMD = 38218504 
util_bw = 286600 
Wasted_Col = 325922 
Wasted_Row = 205492 
Idle = 37400490 

BW Util Bottlenecks: 
RCDc_limit = 205290 
RCDWRc_limit = 7308 
WTRc_limit = 644 
RTWc_limit = 14576 
CCDLc_limit = 116385 
rwq = 0 
CCDLc_limit_alone = 111707 
WTRc_limit_alone = 614 
RTWc_limit_alone = 9928 

Commands details: 
total_CMD = 38218504 
n_nop = 38037785 
Read = 140711 
Write = 0 
L2_Alloc = 0 
L2_WB = 2589 
n_act = 18751 
n_pre = 18735 
n_ref = 0 
n_req = 142591 
total_req = 143300 

Dual Bus Interface Util: 
issued_total_row = 37486 
issued_total_col = 143300 
Row_Bus_Util =  0.000981 
CoL_Bus_Util = 0.003749 
Either_Row_CoL_Bus_Util = 0.004729 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000371 
queue_avg = 0.054796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0547965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38040914 n_act=18234 n_pre=18218 n_ref_event=0 n_req=140497 n_rd=138701 n_rd_L2_A=0 n_write=0 n_wr_bk=2509 bw_util=0.00739
n_activity=1136159 dram_eff=0.2486
bk0: 14508a 38145593i bk1: 12780a 38155514i bk2: 6221a 38187603i bk3: 5793a 38190125i bk4: 13780a 38151356i bk5: 13722a 38144244i bk6: 6300a 38182784i bk7: 5648a 38188146i bk8: 12975a 38151498i bk9: 12741a 38148953i bk10: 4806a 38190740i bk11: 3740a 38197461i bk12: 9152a 38171026i bk13: 8820a 38177300i bk14: 3872a 38202656i bk15: 3843a 38202075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870218
Row_Buffer_Locality_read = 0.876814
Row_Buffer_Locality_write = 0.360802
Bank_Level_Parallism = 1.075764
Bank_Level_Parallism_Col = 1.062440
Bank_Level_Parallism_Ready = 1.022754
write_to_read_ratio_blp_rw_average = 0.043573
GrpLevelPara = 1.022805 

BW Util details:
bwutil = 0.007390 
total_CMD = 38218504 
util_bw = 282420 
Wasted_Col = 319082 
Wasted_Row = 201051 
Idle = 37415951 

BW Util Bottlenecks: 
RCDc_limit = 200343 
RCDWRc_limit = 6810 
WTRc_limit = 741 
RTWc_limit = 13739 
CCDLc_limit = 114902 
rwq = 0 
CCDLc_limit_alone = 110379 
WTRc_limit_alone = 686 
RTWc_limit_alone = 9271 

Commands details: 
total_CMD = 38218504 
n_nop = 38040914 
Read = 138701 
Write = 0 
L2_Alloc = 0 
L2_WB = 2509 
n_act = 18234 
n_pre = 18218 
n_ref = 0 
n_req = 140497 
total_req = 141210 

Dual Bus Interface Util: 
issued_total_row = 36452 
issued_total_col = 141210 
Row_Bus_Util =  0.000954 
CoL_Bus_Util = 0.003695 
Either_Row_CoL_Bus_Util = 0.004647 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000405 
queue_avg = 0.054364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0543638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38218504 n_nop=38041623 n_act=18198 n_pre=18182 n_ref_event=0 n_req=139859 n_rd=138059 n_rd_L2_A=0 n_write=0 n_wr_bk=2511 bw_util=0.007356
n_activity=1134455 dram_eff=0.2478
bk0: 13892a 38148474i bk1: 13388a 38152509i bk2: 6232a 38187156i bk3: 5368a 38192135i bk4: 13658a 38149822i bk5: 14256a 38143284i bk6: 6416a 38182073i bk7: 4992a 38191047i bk8: 12786a 38153943i bk9: 13001a 38145571i bk10: 4818a 38191006i bk11: 3588a 38199332i bk12: 8586a 38175866i bk13: 9296a 38173173i bk14: 4184a 38201160i bk15: 3598a 38202918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869883
Row_Buffer_Locality_read = 0.876582
Row_Buffer_Locality_write = 0.356111
Bank_Level_Parallism = 1.075571
Bank_Level_Parallism_Col = 1.061941
Bank_Level_Parallism_Ready = 1.023857
write_to_read_ratio_blp_rw_average = 0.043153
GrpLevelPara = 1.023898 

BW Util details:
bwutil = 0.007356 
total_CMD = 38218504 
util_bw = 281140 
Wasted_Col = 317925 
Wasted_Row = 200817 
Idle = 37418622 

BW Util Bottlenecks: 
RCDc_limit = 199808 
RCDWRc_limit = 6893 
WTRc_limit = 715 
RTWc_limit = 13495 
CCDLc_limit = 114200 
rwq = 0 
CCDLc_limit_alone = 109865 
WTRc_limit_alone = 679 
RTWc_limit_alone = 9196 

Commands details: 
total_CMD = 38218504 
n_nop = 38041623 
Read = 138059 
Write = 0 
L2_Alloc = 0 
L2_WB = 2511 
n_act = 18198 
n_pre = 18182 
n_ref = 0 
n_req = 139859 
total_req = 140570 

Dual Bus Interface Util: 
issued_total_row = 36380 
issued_total_col = 140570 
Row_Bus_Util =  0.000952 
CoL_Bus_Util = 0.003678 
Either_Row_CoL_Bus_Util = 0.004628 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000390 
queue_avg = 0.054031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0540307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16493822, Miss = 79936, Miss_rate = 0.005, Pending_hits = 206, Reservation_fails = 343
L2_cache_bank[1]: Access = 16480664, Miss = 88384, Miss_rate = 0.005, Pending_hits = 231, Reservation_fails = 1
L2_cache_bank[2]: Access = 16535804, Miss = 79951, Miss_rate = 0.005, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[3]: Access = 16458112, Miss = 93774, Miss_rate = 0.006, Pending_hits = 216, Reservation_fails = 2
L2_cache_bank[4]: Access = 16508904, Miss = 79101, Miss_rate = 0.005, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 16496084, Miss = 85017, Miss_rate = 0.005, Pending_hits = 166, Reservation_fails = 2
L2_cache_bank[6]: Access = 16503648, Miss = 90335, Miss_rate = 0.005, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[7]: Access = 16512672, Miss = 87733, Miss_rate = 0.005, Pending_hits = 158, Reservation_fails = 1
L2_cache_bank[8]: Access = 16488932, Miss = 79972, Miss_rate = 0.005, Pending_hits = 176, Reservation_fails = 433
L2_cache_bank[9]: Access = 16556668, Miss = 82046, Miss_rate = 0.005, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 16534972, Miss = 82066, Miss_rate = 0.005, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 16477816, Miss = 75462, Miss_rate = 0.005, Pending_hits = 127, Reservation_fails = 0
L2_total_cache_accesses = 198048098
L2_total_cache_misses = 1003777
L2_total_cache_miss_rate = 0.0051
L2_total_cache_pending_hits = 2205
L2_total_cache_reservation_fails = 782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133209025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 206819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 629749
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63832701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161047
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 368
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 21
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134047648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64000000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 420
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 433
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 228
L2_cache_data_port_util = 0.567
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=198048098
icnt_total_pkts_simt_to_mem=97512032
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 105.375
	minimum = 5
	maximum = 848
Network latency average = 96.3862
	minimum = 5
	maximum = 769
Slowest packet = 3563719
Flit latency average = 96.3862
	minimum = 5
	maximum = 769
Slowest flit = 256838989
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.378079
	minimum = 0.218443 (at node 6)
	maximum = 0.571838 (at node 24)
Accepted packet rate average = 0.378079
	minimum = 0.28004 (at node 18)
	maximum = 0.468345 (at node 0)
Injected flit rate average = 0.378079
	minimum = 0.218443 (at node 6)
	maximum = 0.571838 (at node 24)
Accepted flit rate average= 0.378079
	minimum = 0.28004 (at node 18)
	maximum = 0.468345 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 105.375 (1 samples)
	minimum = 5 (1 samples)
	maximum = 848 (1 samples)
Network latency average = 96.3862 (1 samples)
	minimum = 5 (1 samples)
	maximum = 769 (1 samples)
Flit latency average = 96.3862 (1 samples)
	minimum = 5 (1 samples)
	maximum = 769 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.378079 (1 samples)
	minimum = 0.218443 (1 samples)
	maximum = 0.571838 (1 samples)
Accepted packet rate average = 0.378079 (1 samples)
	minimum = 0.28004 (1 samples)
	maximum = 0.468345 (1 samples)
Injected flit rate average = 0.378079 (1 samples)
	minimum = 0.218443 (1 samples)
	maximum = 0.571838 (1 samples)
Accepted flit rate average = 0.378079 (1 samples)
	minimum = 0.28004 (1 samples)
	maximum = 0.468345 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 52 min, 47 sec (13967 sec)
gpgpu_simulation_rate = 20073 (inst/sec)
gpgpu_simulation_rate = 2072 (cycle/sec)
gpgpu_silicon_slowdown = 337837x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
 Parallely Elapsed Time: 13967000.000000 ms
Non-parallely Elapsed Time: 870000.000000 ms
GPGPU-Sim: *** exit detected ***
