<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="ice40_shield_audio" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="shield_audio_top" top="shield_audio_top"/>
        <Source name="../src/shield_audio_top.v" type="Verilog" type_short="Verilog">
            <Options top_module="shield_audio_top"/>
        </Source>
        <Source name="../src/ice40_audio_buffer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/i2sm_in.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/ice40_audio_clkgen.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/ice40_audio_fb_cu.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/ice40_audio_fb_storage.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/audio_ice40_fc_eu.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/audio_post.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/ice40_mul16_reg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/common/spi_loader2_single_spram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/common/ice40_resetn.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/common/lsc_uart.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/common/lsc_led_con.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/radiant_mem/dpram2048x16/dpram2048x16.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../src/radiant_mem/dpram512x8/dpram512x8.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../src/radiant_ip/mle_ice40up_mul16/mle_ice40up_mul16.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../src/compact_cnn/compact_cnn.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="shield_audio.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="ice40_shield_audio1.sty"/>
</RadiantProject>
