Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun  2 11:28:25 2024
| Host         : DESKTOP-4OIDLIM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_control_sets_placed.rpt
| Design       : MIPS
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             208 |           62 |
| Yes          | No                    | Yes                    |              31 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | MPG_component/eqOp      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | MPG_component/enable    | btn_IBUF[1]      |               11 |             31 |         2.82 |
|  clk_IBUF_BUFG | MPG_component/p_1_in    |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                         |                  |                9 |             35 |         3.89 |
| ~clk_IBUF_BUFG | MPG_component/p_1_in__0 |                  |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG | MPG_component/enable    |                  |               61 |            209 |         3.43 |
+----------------+-------------------------+------------------+------------------+----------------+--------------+


