<!DOCTYPE html>
<!-- Website template by freewebsitetemplates.com -->
<html>
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="user-scalable=0, width=device-width, initial-scale=1.0, maximum-scale=1.0, minimum-scale=1.0">
	<title>Biresh's Website</title>
	<link rel="stylesheet" type="text/css" href="css/style.css">
	<link rel="stylesheet" type="text/css" href="css/mobile.css">
	<script type='text/javascript' src='js/mobile.js'></script>
</head>
<body>
	<div id="header">
		<h1><a href="index.html">Biresh Kumar Joardar <span>Assistant Professor</span></a></h1>
		<ul id="navigation">
			<li>
				<a href="index.html">Home</a>
			</li>
			<li>
				<a href="research.html">Research</a>
			</li>
			<li>
				<a href="group.html">People</a>
			</li>
			<li>
				<a href="teaching.html">Teaching</a>
			</li>
			<li>
				<a href="other.html">Other</a>
			</li>
		</ul>
	</div>
	<div id="body">
		<h2>Research</h2>
		<div>


			<!DOCTYPE html>
			<html>
			<head>
			<meta name="viewport" content="width=device-width, initial-scale=1">
			<style>
			.collapsible {
			  background-color: #777;
			  color: white;
			  cursor: pointer;
			  padding: 18px;
			  width: 100%;
			  border: none;
			  text-align: left;
			  outline: none;
			  font-size: 15px;
			}
			
			.active, .collapsible:hover {
			  background-color: #555;
			}
			
			.content {
			  padding: 0 18px;
			  display: none;
			  overflow: hidden;
			  background-color: #f1f1f1;
			}
			</style>
			</head>
			<body>
			
			<p>Click to expand each of the work:</p>
			<button type="button" class="collapsible">ML for manycore design</button>
			<div class="content">
			  <p>The availability of different core architectures (CPUs, GPUs, NVMs, FPGAs, etc.) and interconnection technologies (e.g., TSV-based stacking, M3D, 
				  Photonics, Wireless etc.) has revolutionized high-performance hardware design. However, the resulting diversity in the choice of hardware has 
				  made the design, evaluation, and testing of new architectures an increasingly challenging problem. Each computation/communication element has 
				  its unique set of requirements that need to be satisfied simultaneously for overall power, performance and area benefits. Existing heuristic
				  -based solutions are not scalable and often lead to sub-optimal outcomes. ML techniques can be used here to solve this problem. By learning the 
				  design space of all possible solutions, ML can lead to better results much faster than traditional methods. This will reduce design time and 
				  lead to better architectures in future.</p>
				  <br>
				  <b>Relevant publications:</b> 
					<ol type="1">
					   <li><a href="https://ieeexplore.ieee.org/abstract/document/8585068/" target="_blank"><b>B. K. Joardar</b>, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, “Learning-based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems," in IEEE <i>Transactions on Computers</i>, vol. 68, no. 6, pp. 852-866, 2019</a></li>
						<li><a href="https://dl.acm.org/doi/abs/10.1145/3358206" target="_blank">A. Deshwal, N. K. Jayakodi, <b>B. K. Joardar</b>, J. R. Doppa, and P. P. Pande, “MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems,” in ACM <i>Transactions on Embed. Comput. Syst</i>. 18, 5s, Article 77, 2019</a></li>
						<li><a href="https://dl.acm.org/doi/abs/10.1145/3424239" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, R. G. Kim, D. H. Kim, J. R. Doppa and P. P. Pande, "HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration," in ACM <i>Transactions on Des. Autom. Electron. Syst</i>, 26, 2, Article 16, 2021</a></li>
						<li><a href="https://ieeexplore.ieee.org/abstract/document/9440544" target="_blank"><b>B. K. Joardar</b>, A. Deshwal, J. R. Doppa, P. P. Pande and K. Chakrabarty, "High-Throughput Training of Deep CNNs on ReRAM-based Heterogeneous Architectures via Optimized Normalization Layers," in IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2021</a></li>  
			  		</ol> 
				   <br>
			</div>
			<button type="button" class="collapsible">Hetereogeneous PIM architectures for ML</button>
			<div class="content">
			  <p>ML has become ubiquitious in real life with applications in healthcare, recommendation systems, self-driving cars, etc. However, ML algorithms 
				  (particularly Deep Learning) is computationally challenging from the perspective of hardware. General purpose cores like CPU and GPU are not 
				  optimized for these applications, leading to sub-optimal performance. Conventional ReRAM-based PIM architectures are promising but have several 
				  shortcomings, such as lack of normalization and high precision support. We can address these challenges using heterogeneous architectures such 
				  as AccuReD and ReGraphX (cited below).</p>
				<br>
				  <b>Relevant publications:</b> 
				  <ol type="1">
					<li><a href="https://ieeexplore.ieee.org/abstract/document/9153831" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3D Architecture," in IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2020</a></li>
					<li><a href="https://arxiv.org/abs/2102.07959" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande and K. Chakrabarty, “ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2021 <span style="color: #ff0000"><b>(Best Paper Nomination)</b></span>.</a></li> 			  
		  		  </ol> 
				<br>
			</div>
			<button type="button" class="collapsible">Reliable ML using Unreliable Hardware</button>
			<div class="content">
			  <p>New and emerging technologies like Processing-in-memory, 3D integration and ReRAMs promise significant power-performance benefits for ML 
				  applications. However, due to immature fabrication technologies, they are prone to failures and other non-ideal effects. This makes these 
				  architectures highly unreliable despite their advantages. Hence, it is important to develop error-tolerant ML applications that can deliver 
				  equal prediction accuracy even when the underlying hardware is faulty/unreliable. This will not only promote the widespread adoption of these 
				  new and emerging technologies but also lead to faster ML applications.</p>
				<br>
				  <b>Relevant publications:</b> 
				  <ol type="1">
					<li><a href="https://ieeexplore.ieee.org/abstract/document/9153831" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3D Architecture," in IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2020</a></li>
        			<li><a href="https://dl.acm.org/doi/10.1145/3476986" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, H. Li, K. Chakrabarty and P. P. Pande, “Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators,” in International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), 2021.</a></li> 
       				<li><a href="https://arxiv.org/pdf/2109.05437" target="_blank">X. Yang, S. Belakaria, <b>B. K. Joardar</b>, H. Yang, J. R. Doppa, P. P. Pande, K. Chakrabarty and H. Li, “Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise,” in International Conference on Computer Aided Design (ICCAD), 2021.</a></li> 
        		  </ol> 
				<br>
			</div>
			
			<script>
			var coll = document.getElementsByClassName("collapsible");
			var i;
			
			for (i = 0; i < coll.length; i++) {
			  coll[i].addEventListener("click", function() {
				this.classList.toggle("active");
				var content = this.nextElementSibling;
				if (content.style.display === "block") {
				  content.style.display = "none";
				} else {
				  content.style.display = "block";
				}
			  });
			}
			</script>
			
			</body>
			</html>
			
			
		</div>

		<div id="body">
			<div>A complete list of my work is available on my <a href="https://scholar.google.com/citations?user=x4_uRSUAAAAJ&hl=en" target="_blank">google scholar page </a></div><br>
			<h3>Journal Publications</h3>
				  <p>
				   <ol type="1">
						  <li><a href="https://arxiv.org/pdf/2111.09272.pdf" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, H. Li, K. Chakrabarty and P. P. Pande, “ReaLPrune: ReRAM Crossbar-aware Lottery Ticket Pruned CNNs" in 	arXiv:2111.09272 (under review at IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>)</a></li>
						  <li><a href="https://dl.acm.org/doi/10.1145/3476986" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, H. Li, K. Chakrabarty and P. P. Pande, “Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators,” in ACM Transactions on Embedded Computing Systems (TECS), 2021 (as part of ESWEEK 2021).</a></li> 
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9440544" target="_blank"><b>B. K. Joardar</b>, A. Deshwal, J. R. Doppa, P. P. Pande and K. Chakrabarty, "High-Throughput Training of Deep CNNs on ReRAM-based Heterogeneous Architectures via Optimized Normalization Layers," in IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, 2021</a></li>  
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9537904" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande and K.Chakrabarty, "Performance and Accuracy Trade-offs for Training Graph Neural Networks on ReRAM-based Architectures," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 2021</a></li>
						  <li><a href="https://dl.acm.org/doi/abs/10.1145/3424239" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, R. G. Kim, D. H. Kim, J. R. Doppa and P. P. Pande, "HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration," in ACM <i>Transactions on Des. Autom. Electron. Syst</i>, 26, 2, Article 16, 2021</a></li>
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9153831" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3D Architecture," in IEEE <i>Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, vol. 40, no. 5, pp. 971-984, 2021</a></li>
						  <li><a href="https://dl.acm.org/doi/abs/10.1145/3358206" target="_blank">A. Deshwal, N. K. Jayakodi, <b>B. K. Joardar</b>, J. R. Doppa, and P. P. Pande, “MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems,” in ACM <i>Transactions on Embed. Comput. Syst</i>, 18, 5s, Article 77, 2019</a></li>
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/8585068/" target="_blank"><b>B. K. Joardar</b>, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, “Learning-based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems," in IEEE <i>Transactions on Computers</i>, vol. 68, no. 6, pp. 852-866, 2019</a></li>
				  </ol> </p>
				<br>
				  
			<h3>Conference Publications</h3>
				<div>
					<ol type="1">
						  <li><a href="#publications" target="_blank"><b>B. K. Joardar</b>, T. K. Bletsch, and K. Chakrabarty, “Learning to Mitigate Rowhammer Attacks,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022.</a></li>
						  <li><a href="#publications" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, “Processing-in-Memory enabled Heterogeneous Manycore Architectures for Deep Learning: From CNNs to GNNs,” in International Conference on Computer Aided Design (ICCAD), 2021.</a></li> 
						  <li><a href="#publications" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande and K. Chakrabarty, “DARe: DropLayer-Aware Manycore ReRAM Architecture for Training Graph Neural Networks,” in International Conference on Computer Aided Design (ICCAD), 2021.</a></li> 
						  <li><a href="https://arxiv.org/pdf/2109.05437" target="_blank">X. Yang, S. Belakaria, <b>B. K. Joardar</b>, H. Yang, J. R. Doppa, P. P. Pande, K. Chakrabarty and H. Li, “Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise,” in International Conference on Computer Aided Design (ICCAD), 2021.</a></li> 
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9474219" target="_blank"><b>B. K. Joardar</b>, A. I. Arka, J. R. Doppa and P. P. Pande, “3D++: Unlocking the Next Generation of High-Performance and Energy-Efficient Architectures using M3D Integration,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2021.</a></li> 
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9473949" target="_blank">A. I. Arka, <b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande and K. Chakrabarty, “ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2021 <span style="color: #ff0000"><b>(Best Paper Nomination)</b></span>.</a></li> 
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9116273" target="_blank"><b>B. K. Joardar</b>, N. K. Jayakodi, J. R. Doppa, H. Li, P. P. Pande and K. Chakrabarty, “GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation,” in Proceedings of 23rd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2020 <span style="color: #ff0000"><b>(Best Paper Nomination)</b></span>.</a></li>  
						  <li><a href="https://dl.acm.org/doi/abs/10.1145/3313231.3352367" target="_blank"><b>B. K. Joardar</b>, P. Ghosh, P. P. Pande, A. Kalyanaraman and S. Krishnamoorthy, “NoC-enabled Software/Hardware Co-Design Framework for Accelerating k-mer Counting,” International Symposium on Networks-on-Chip (NOCS '19), New York, NY, USA, 2019 <span style="color: #ff0000"><b>(Best Paper Award)</b></span>.</a></li> 
						  <li><a href="https://dl.acm.org/doi/abs/10.1145/3349567.3357376" target="_blank">P. Bogdan, F. Chen, A. Deshwal, J. R. Doppa, <b>B. K. Joardar</b>, H. Li, S. Nazarian, L. Song, and Y. Xiao, “Taming extreme heterogeneity via machine learning based design of autonomous manycore systems,” in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion (CODES/ISSS), 2019</a></li>
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/9142057" target="_blank"><b>B. K. Joardar</b>, A. Deshwal, J. R. Doppa and P. P. Pande, "A Machine Learning Framework for Multi-Objective Design Space Exploration and Optimization of Manycore Systems," 2019 ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD), Canmore, AB, Canada, 2019, pp. 1-6</a></li>
						 <li><a href="https://ieeexplore.ieee.org/abstract/document/8714832" target="_blank"><b>B. K. Joardar</b>, R. G. Kim, J. R. Doppa, P. P. Pande, “Design and Optimization of Heterogeneous Manycore Systems enabled by Emerging Interconnect Technologies: Promises and Challenges,” Proceedings of 22nd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019</a></li>
						 <li><a href="https://ieeexplore.ieee.org/abstract/document/8714802" target="_blank"><b>B. K. Joardar</b>, B. Li, J. R. Doppa, H. Li, P. P. Pande and K. Chakrabarty, “REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs,” Proceedings of 22nd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019</a></li>
						 <li><a href="https://ieeexplore.ieee.org/abstract/document/8587640" target="_blank"><b>B. K. Joardar</b>, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, “Hybrid On-Chip Communication Architectures for Heterogeneous Manycore Systems,” Proceedings of 37th IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018</a></li>
						  <li><a href="https://ieeexplore.ieee.org/abstract/document/8342223/" target="_blank"><b>B. K. Joardar</b>, K. Duraisamy and P. P. Pande, "High performance collective communication-aware 3D Network-on-Chip architectures," 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 2018, pp. 1351-1356</a></li>
						 <li><a href="https://ieeexplore.ieee.org/abstract/document/8368598" target="_blank"><b>B. K. Joardar</b>, W. Choi, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, "3D NoC-Enabled Heterogeneous Manycore Architectures for Accelerating CNN Training: Performance and Thermal Trade-offs," In Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS '17), New York, NY, USA, 2017, Article 18 </a></li>
						  <li><a href="https://dl.acm.org/doi/10.5555/2856229.2856244" target="_blank">S. Das, S. Chatterjee, <b>B. K. Joardar</b>, A. Mukherjee, and M. K. Naskar, "Physical channel modeling by calcium signaling in molecular communication based nanonetwork," In Proceedings of the 10th EAI International Conference on Body Area Networks (BodyNets ’15), Brussels, Belgium, pp. 71–77, 2015</a></li>
					</ol> 
				</div>  
		</div>
	</div>
	<div id="footer">
		<a href="https://scholar.google.com/citations?user=x4_uRSUAAAAJ&hl=en" target="blank_"><img src="images/icon-gscholar.png"></img></a><a href="https://www.linkedin.com/in/bkjoardar/" target="blank_"><img src="images/icon-linkedln.png"></img></a>
	</div>
</body>
</html>