// Seed: 1986767389
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  wire id_2,
    input  wand id_3,
    input  wor  id_4,
    output wor  id_5
);
  assign id_1 = 1;
  assign module_1.id_10 = 0;
  reg id_7;
  initial begin : LABEL_0
    id_7 <= -1'd0;
    $unsigned(60);
    ;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd76
) (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    inout logic id_5,
    input wire id_6,
    output wor id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    input supply1 id_12
    , id_16,
    input uwire _id_13,
    output tri1 id_14
);
  assign id_16#(
      .id_6({-1'd0 != 1{1}}),
      .id_1(-1),
      .id_4(-1)
  ) [id_13*-1'h0] = -1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_4,
      id_4,
      id_9,
      id_7
  );
  always #(id_2) id_5 = #1 1;
endmodule
