

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4'
================================================================
* Date:           Sat Jan 31 23:55:24 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16386|  16386|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3_VITIS_LOOP_48_4  |    16385|    16385|         6|          4|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    685|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    116|    -|
|Register         |        -|    -|     298|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     298|    801|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_292_p2                   |         +|   0|  0|  20|          13|           1|
    |add_ln46_fu_326_p2                     |         +|   0|  0|  16|           9|           1|
    |add_ln48_fu_483_p2                     |         +|   0|  0|  14|           7|           3|
    |add_ln61_1_fu_427_p2                   |         +|   0|  0|  32|          25|          25|
    |add_ln61_fu_422_p2                     |         +|   0|  0|  31|          24|          24|
    |add_ln62_1_fu_521_p2                   |         +|   0|  0|  32|          25|          25|
    |add_ln62_fu_517_p2                     |         +|   0|  0|  31|          24|          24|
    |add_ln63_1_fu_591_p2                   |         +|   0|  0|  32|          25|          25|
    |add_ln63_fu_587_p2                     |         +|   0|  0|  31|          24|          24|
    |add_ln64_1_fu_657_p2                   |         +|   0|  0|  32|          25|          25|
    |add_ln64_fu_653_p2                     |         +|   0|  0|  31|          24|          24|
    |add_ln66_fu_717_p2                     |         +|   0|  0|  32|          25|          15|
    |and_ln61_fu_455_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln62_fu_549_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln63_fu_619_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln64_fu_685_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_749_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_286_p2                    |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln55_fu_409_p2                    |      icmp|   0|  0|  10|           3|           1|
    |select_ln46_1_fu_352_p3                |    select|   0|  0|  24|           1|           1|
    |select_ln46_2_fu_360_p3                |    select|   0|  0|   8|           1|           9|
    |select_ln46_fu_340_p3                  |    select|   0|  0|   6|           1|           1|
    |select_ln61_1_fu_475_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln61_fu_467_p3                  |    select|   0|  0|  24|           1|          23|
    |select_ln62_1_fu_569_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln62_fu_561_p3                  |    select|   0|  0|  24|           1|          23|
    |select_ln63_1_fu_639_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln63_fu_631_p3                  |    select|   0|  0|  24|           1|          23|
    |select_ln64_1_fu_705_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln64_fu_697_p3                  |    select|   0|  0|  24|           1|          23|
    |select_ln66_1_fu_769_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln66_fu_761_p3                  |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_1_fu_461_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln61_fu_449_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln62_1_fu_555_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln62_fu_543_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_1_fu_625_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln63_fu_613_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln64_1_fu_691_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln64_fu_679_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_1_fu_755_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln66_fu_743_p2                     |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 685|         300|         504|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                             |   9|          2|    1|          2|
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |empty_fu_120                          |   9|          2|   24|         48|
    |i_fu_128                              |   9|          2|    9|         18|
    |indvar_flatten_fu_132                 |   9|          2|   13|         26|
    |jb_fu_124                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 116|         25|   72|        147|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |a0_reg_820                                                       |  24|   0|   24|          0|
    |a1_reg_838                                                       |  24|   0|   24|          0|
    |a2_reg_885                                                       |  24|   0|   24|          0|
    |a3_reg_899                                                       |  24|   0|   24|          0|
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg                        |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg                        |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg                        |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg                        |   1|   0|    1|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                          |   1|   0|    1|          0|
    |denom_row_addr_reg_860                                           |   8|   0|    8|          0|
    |empty_fu_120                                                     |  24|   0|   24|          0|
    |i_fu_128                                                         |   9|   0|    9|          0|
    |icmp_ln46_reg_811                                                |   1|   0|    1|          0|
    |icmp_ln55_reg_846                                                |   1|   0|    1|          0|
    |indvar_flatten_fu_132                                            |  13|   0|   13|          0|
    |jb_fu_124                                                        |   7|   0|    7|          0|
    |select_ln61_1_reg_850                                            |  24|   0|   24|          0|
    |select_ln62_1_reg_893                                            |  24|   0|   24|          0|
    |select_ln63_1_reg_907                                            |  24|   0|   24|          0|
    |tmp_82_reg_856                                                   |   1|   0|    1|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880    |  11|   0|   11|          0|
    |zext_ln55_reg_828                                                |  11|   0|   64|         53|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 298|   0|  351|         53|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4|  return value|
|m_axi_A_0_AWVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WVALID                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WREADY                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WDATA                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WSTRB                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WLAST                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WID                                                |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WUSER                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RDATA                                              |   in|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RLAST                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RFIFONUM                                           |   in|   12|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|sext_ln46                                                    |   in|   62|     ap_none|                                            sext_ln46|        scalar|
|denom_row_address0                                           |  out|    8|   ap_memory|                                            denom_row|         array|
|denom_row_ce0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_we0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_d0                                                 |  out|   24|   ap_memory|                                            denom_row|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0    |  out|   11|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0          |  out|   24|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:48]   --->   Operation 10 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:46]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46"   --->   Operation 13 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i62 %sext_ln46_read"   --->   Operation 14 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_13, i32 32, i32 16, i32 64, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln46 = store i9 0, i9 %i" [top.cpp:46]   --->   Operation 26 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 0, i7 %jb" [top.cpp:48]   --->   Operation 27 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [top.cpp:46]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln46 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [top.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%add_ln46_1 = add i13 %indvar_flatten_load, i13 1" [top.cpp:46]   --->   Operation 33 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.end60, void %for.body72.preheader.exitStub" [top.cpp:46]   --->   Operation 34 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln46_cast" [top.cpp:46]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln46 = store i13 %add_ln46_1, i13 %indvar_flatten" [top.cpp:46]   --->   Operation 36 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:50]   --->   Operation 37 'read' 'A_addr_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a0 = trunc i32 %A_addr_read" [top.cpp:50]   --->   Operation 38 'trunc' 'a0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:46]   --->   Operation 39 'load' 'p_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%jb_load = load i7 %jb"   --->   Operation 40 'load' 'jb_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:46]   --->   Operation 41 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_29 = trunc i7 %jb_load"   --->   Operation 42 'trunc' 'empty_29' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.92ns)   --->   "%add_ln46 = add i9 %i_load, i9 1" [top.cpp:46]   --->   Operation 43 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6" [top.cpp:48]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.44ns)   --->   "%select_ln46 = select i1 %tmp, i6 0, i6 %empty_29" [top.cpp:46]   --->   Operation 45 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %select_ln46" [top.cpp:46]   --->   Operation 46 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.43ns)   --->   "%select_ln46_1 = select i1 %tmp, i24 0, i24 %p_load" [top.cpp:46]   --->   Operation 47 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln46_2 = select i1 %tmp, i9 %add_ln46, i9 %i_load" [top.cpp:46]   --->   Operation 48 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i9 %select_ln46_2" [top.cpp:46]   --->   Operation 49 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %select_ln46_2" [top.cpp:46]   --->   Operation 50 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i6 %select_ln46" [top.cpp:48]   --->   Operation 51 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln46, i32 3, i32 5" [top.cpp:48]   --->   Operation 52 'partselect' 'lshr_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln46, i3 %lshr_ln" [top.cpp:55]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %tmp_7" [top.cpp:55]   --->   Operation 54 'zext' 'zext_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln55" [top.cpp:55]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln55" [top.cpp:55]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%A_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:50]   --->   Operation 57 'read' 'A_addr_read_1' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%a1 = trunc i32 %A_addr_read_1" [top.cpp:51]   --->   Operation 58 'trunc' 'a1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.74ns)   --->   "%icmp_ln55 = icmp_eq  i3 %trunc_ln48, i3 0" [top.cpp:55]   --->   Operation 59 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %arrayidx5418.case.7, void %arrayidx5418.case.3" [top.cpp:55]   --->   Operation 60 'br' 'br_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:55]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln46 & !icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:55]   --->   Operation 62 'store' 'store_ln55' <Predicate = (!icmp_ln46 & icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i24 %select_ln46_1" [top.cpp:61]   --->   Operation 63 'sext' 'sext_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i24 %a0" [top.cpp:61]   --->   Operation 64 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.10ns)   --->   "%add_ln61 = add i24 %a0, i24 %select_ln46_1" [top.cpp:61]   --->   Operation 65 'add' 'add_ln61' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.10ns)   --->   "%add_ln61_1 = add i25 %sext_ln61_1, i25 %sext_ln61" [top.cpp:61]   --->   Operation 66 'add' 'add_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln61_1, i32 24" [top.cpp:61]   --->   Operation 67 'bitselect' 'tmp_74' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61, i32 23" [top.cpp:61]   --->   Operation 68 'bitselect' 'tmp_75' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%xor_ln61 = xor i1 %tmp_74, i1 1" [top.cpp:61]   --->   Operation 69 'xor' 'xor_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%and_ln61 = and i1 %tmp_75, i1 %xor_ln61" [top.cpp:61]   --->   Operation 70 'and' 'and_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%xor_ln61_1 = xor i1 %tmp_74, i1 %tmp_75" [top.cpp:61]   --->   Operation 71 'xor' 'xor_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%select_ln61 = select i1 %and_ln61, i24 8388607, i24 8388608" [top.cpp:61]   --->   Operation 72 'select' 'select_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %xor_ln61_1, i24 %select_ln61, i24 %add_ln61" [top.cpp:61]   --->   Operation 73 'select' 'select_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.88ns)   --->   "%add_ln48 = add i7 %zext_ln46_1, i7 4" [top.cpp:48]   --->   Operation 74 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln48, i32 6" [top.cpp:48]   --->   Operation 75 'bitselect' 'tmp_82' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln46" [top.cpp:66]   --->   Operation 76 'getelementptr' 'denom_row_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_82, void %new.latch.arrayidx5418.exit, void %last.iter.arrayidx5418.exit" [top.cpp:48]   --->   Operation 77 'br' 'br_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln46 = store i9 %select_ln46_2, i9 %i" [top.cpp:46]   --->   Operation 78 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %jb" [top.cpp:48]   --->   Operation 79 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln55" [top.cpp:56]   --->   Operation 80 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln55" [top.cpp:57]   --->   Operation 81 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln55" [top.cpp:58]   --->   Operation 82 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln55" [top.cpp:56]   --->   Operation 83 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln55" [top.cpp:57]   --->   Operation 84 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln55" [top.cpp:58]   --->   Operation 85 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (7.30ns)   --->   "%A_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:50]   --->   Operation 86 'read' 'A_addr_read_2' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%a2 = trunc i32 %A_addr_read_2" [top.cpp:52]   --->   Operation 87 'trunc' 'a2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln46 & !icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_4 : Operation 89 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:56]   --->   Operation 89 'store' 'store_ln56' <Predicate = (!icmp_ln46 & icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i24 %select_ln61_1" [top.cpp:62]   --->   Operation 90 'sext' 'sext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i24 %a1" [top.cpp:62]   --->   Operation 91 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln62 = add i24 %select_ln61_1, i24 %a1" [top.cpp:62]   --->   Operation 92 'add' 'add_ln62' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.10ns)   --->   "%add_ln62_1 = add i25 %sext_ln62, i25 %sext_ln62_1" [top.cpp:62]   --->   Operation 93 'add' 'add_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln62_1, i32 24" [top.cpp:62]   --->   Operation 94 'bitselect' 'tmp_76' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln62, i32 23" [top.cpp:62]   --->   Operation 95 'bitselect' 'tmp_77' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%xor_ln62 = xor i1 %tmp_76, i1 1" [top.cpp:62]   --->   Operation 96 'xor' 'xor_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%and_ln62 = and i1 %tmp_77, i1 %xor_ln62" [top.cpp:62]   --->   Operation 97 'and' 'and_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%xor_ln62_1 = xor i1 %tmp_76, i1 %tmp_77" [top.cpp:62]   --->   Operation 98 'xor' 'xor_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%select_ln62 = select i1 %and_ln62, i24 8388607, i24 8388608" [top.cpp:62]   --->   Operation 99 'select' 'select_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln62_1 = select i1 %xor_ln62_1, i24 %select_ln62, i24 %add_ln62" [top.cpp:62]   --->   Operation 100 'select' 'select_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_3_VITIS_LOOP_48_4_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [top.cpp:49]   --->   Operation 103 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (7.30ns)   --->   "%A_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:50]   --->   Operation 104 'read' 'A_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%a3 = trunc i32 %A_addr_read_3" [top.cpp:53]   --->   Operation 105 'trunc' 'a3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:57]   --->   Operation 106 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_5 : Operation 107 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:57]   --->   Operation 107 'store' 'store_ln57' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i24 %select_ln62_1" [top.cpp:63]   --->   Operation 108 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i24 %a2" [top.cpp:63]   --->   Operation 109 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.10ns)   --->   "%add_ln63 = add i24 %select_ln62_1, i24 %a2" [top.cpp:63]   --->   Operation 110 'add' 'add_ln63' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.10ns)   --->   "%add_ln63_1 = add i25 %sext_ln63, i25 %sext_ln63_1" [top.cpp:63]   --->   Operation 111 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln63_1, i32 24" [top.cpp:63]   --->   Operation 112 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln63, i32 23" [top.cpp:63]   --->   Operation 113 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%xor_ln63 = xor i1 %tmp_78, i1 1" [top.cpp:63]   --->   Operation 114 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%and_ln63 = and i1 %tmp_79, i1 %xor_ln63" [top.cpp:63]   --->   Operation 115 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%xor_ln63_1 = xor i1 %tmp_78, i1 %tmp_79" [top.cpp:63]   --->   Operation 116 'xor' 'xor_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%select_ln63 = select i1 %and_ln63, i24 8388607, i24 8388608" [top.cpp:63]   --->   Operation 117 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln63_1 = select i1 %xor_ln63_1, i24 %select_ln63, i24 %add_ln63" [top.cpp:63]   --->   Operation 118 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 119 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:58]   --->   Operation 119 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx5418.exit" [top.cpp:58]   --->   Operation 120 'br' 'br_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:58]   --->   Operation 121 'store' 'store_ln58' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx5418.exit" [top.cpp:58]   --->   Operation 122 'br' 'br_ln58' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i24 %select_ln63_1" [top.cpp:64]   --->   Operation 123 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i24 %a3" [top.cpp:64]   --->   Operation 124 'sext' 'sext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.10ns)   --->   "%add_ln64 = add i24 %select_ln63_1, i24 %a3" [top.cpp:64]   --->   Operation 125 'add' 'add_ln64' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.10ns)   --->   "%add_ln64_1 = add i25 %sext_ln64, i25 %sext_ln64_1" [top.cpp:64]   --->   Operation 126 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln64_1, i32 24" [top.cpp:64]   --->   Operation 127 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln64, i32 23" [top.cpp:64]   --->   Operation 128 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64 = xor i1 %tmp_80, i1 1" [top.cpp:64]   --->   Operation 129 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%and_ln64 = and i1 %tmp_81, i1 %xor_ln64" [top.cpp:64]   --->   Operation 130 'and' 'and_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64_1 = xor i1 %tmp_80, i1 %tmp_81" [top.cpp:64]   --->   Operation 131 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%select_ln64 = select i1 %and_ln64, i24 8388607, i24 8388608" [top.cpp:64]   --->   Operation 132 'select' 'select_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln64_1 = select i1 %xor_ln64_1, i24 %select_ln64, i24 %add_ln64" [top.cpp:64]   --->   Operation 133 'select' 'select_ln64_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i24 %select_ln64_1" [top.cpp:66]   --->   Operation 134 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.10ns)   --->   "%add_ln66 = add i25 %sext_ln66, i25 16384" [top.cpp:66]   --->   Operation 135 'add' 'add_ln66' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 24" [top.cpp:66]   --->   Operation 136 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%trunc_ln66 = trunc i25 %add_ln66" [top.cpp:66]   --->   Operation 137 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 23" [top.cpp:66]   --->   Operation 138 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66 = xor i1 %tmp_83, i1 1" [top.cpp:66]   --->   Operation 139 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%and_ln66 = and i1 %tmp_84, i1 %xor_ln66" [top.cpp:66]   --->   Operation 140 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66_1 = xor i1 %tmp_83, i1 %tmp_84" [top.cpp:66]   --->   Operation 141 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%select_ln66 = select i1 %and_ln66, i24 8388607, i24 8388608" [top.cpp:66]   --->   Operation 142 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln66_1 = select i1 %xor_ln66_1, i24 %select_ln66, i24 %trunc_ln66" [top.cpp:66]   --->   Operation 143 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln66 = store i24 %select_ln66_1, i8 %denom_row_addr" [top.cpp:66]   --->   Operation 144 'store' 'store_ln66' <Predicate = (tmp_82)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln48 = br void %new.latch.arrayidx5418.exit" [top.cpp:48]   --->   Operation 145 'br' 'br_ln48' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.48ns)   --->   "%store_ln64 = store i24 %select_ln64_1, i24 %empty" [top.cpp:64]   --->   Operation 146 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body16" [top.cpp:48]   --->   Operation 147 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ denom_row]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                   (alloca           ) [ 0111111]
jb                                                      (alloca           ) [ 0111000]
i                                                       (alloca           ) [ 0111000]
indvar_flatten                                          (alloca           ) [ 0100000]
sext_ln46_read                                          (read             ) [ 0000000]
sext_ln46_cast                                          (sext             ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specmemcore_ln0                                         (specmemcore      ) [ 0000000]
specinterface_ln0                                       (specinterface    ) [ 0000000]
store_ln0                                               (store            ) [ 0000000]
store_ln46                                              (store            ) [ 0000000]
store_ln48                                              (store            ) [ 0000000]
store_ln0                                               (store            ) [ 0000000]
br_ln0                                                  (br               ) [ 0000000]
indvar_flatten_load                                     (load             ) [ 0000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 0000000]
icmp_ln46                                               (icmp             ) [ 0111100]
add_ln46_1                                              (add              ) [ 0000000]
br_ln46                                                 (br               ) [ 0000000]
A_addr                                                  (getelementptr    ) [ 0111110]
store_ln46                                              (store            ) [ 0000000]
A_addr_read                                             (read             ) [ 0000000]
a0                                                      (trunc            ) [ 0001000]
p_load                                                  (load             ) [ 0000000]
jb_load                                                 (load             ) [ 0000000]
i_load                                                  (load             ) [ 0000000]
empty_29                                                (trunc            ) [ 0000000]
add_ln46                                                (add              ) [ 0000000]
tmp                                                     (bitselect        ) [ 0000000]
select_ln46                                             (select           ) [ 0000000]
zext_ln46_1                                             (zext             ) [ 0000000]
select_ln46_1                                           (select           ) [ 0000000]
select_ln46_2                                           (select           ) [ 0000000]
trunc_ln46                                              (trunc            ) [ 0000000]
zext_ln46                                               (zext             ) [ 0000000]
trunc_ln48                                              (trunc            ) [ 0000000]
lshr_ln                                                 (partselect       ) [ 0000000]
tmp_7                                                   (bitconcatenate   ) [ 0000000]
zext_ln55                                               (zext             ) [ 0000100]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr (getelementptr    ) [ 0000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr (getelementptr    ) [ 0000000]
A_addr_read_1                                           (read             ) [ 0000000]
a1                                                      (trunc            ) [ 0000100]
icmp_ln55                                               (icmp             ) [ 0111111]
br_ln55                                                 (br               ) [ 0000000]
store_ln55                                              (store            ) [ 0000000]
store_ln55                                              (store            ) [ 0000000]
sext_ln61                                               (sext             ) [ 0000000]
sext_ln61_1                                             (sext             ) [ 0000000]
add_ln61                                                (add              ) [ 0000000]
add_ln61_1                                              (add              ) [ 0000000]
tmp_74                                                  (bitselect        ) [ 0000000]
tmp_75                                                  (bitselect        ) [ 0000000]
xor_ln61                                                (xor              ) [ 0000000]
and_ln61                                                (and              ) [ 0000000]
xor_ln61_1                                              (xor              ) [ 0000000]
select_ln61                                             (select           ) [ 0000000]
select_ln61_1                                           (select           ) [ 0000100]
add_ln48                                                (add              ) [ 0000000]
tmp_82                                                  (bitselect        ) [ 0110111]
denom_row_addr                                          (getelementptr    ) [ 0110111]
br_ln48                                                 (br               ) [ 0000000]
store_ln46                                              (store            ) [ 0000000]
store_ln48                                              (store            ) [ 0000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr (getelementptr    ) [ 0000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr (getelementptr    ) [ 0100010]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr (getelementptr    ) [ 0110011]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr (getelementptr    ) [ 0000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr (getelementptr    ) [ 0100010]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr   (getelementptr    ) [ 0110011]
A_addr_read_2                                           (read             ) [ 0000000]
a2                                                      (trunc            ) [ 0100010]
store_ln56                                              (store            ) [ 0000000]
store_ln56                                              (store            ) [ 0000000]
sext_ln62                                               (sext             ) [ 0000000]
sext_ln62_1                                             (sext             ) [ 0000000]
add_ln62                                                (add              ) [ 0000000]
add_ln62_1                                              (add              ) [ 0000000]
tmp_76                                                  (bitselect        ) [ 0000000]
tmp_77                                                  (bitselect        ) [ 0000000]
xor_ln62                                                (xor              ) [ 0000000]
and_ln62                                                (and              ) [ 0000000]
xor_ln62_1                                              (xor              ) [ 0000000]
select_ln62                                             (select           ) [ 0000000]
select_ln62_1                                           (select           ) [ 0100010]
specloopname_ln0                                        (specloopname     ) [ 0000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000000]
specpipeline_ln49                                       (specpipeline     ) [ 0000000]
A_addr_read_3                                           (read             ) [ 0000000]
a3                                                      (trunc            ) [ 0010001]
store_ln57                                              (store            ) [ 0000000]
store_ln57                                              (store            ) [ 0000000]
sext_ln63                                               (sext             ) [ 0000000]
sext_ln63_1                                             (sext             ) [ 0000000]
add_ln63                                                (add              ) [ 0000000]
add_ln63_1                                              (add              ) [ 0000000]
tmp_78                                                  (bitselect        ) [ 0000000]
tmp_79                                                  (bitselect        ) [ 0000000]
xor_ln63                                                (xor              ) [ 0000000]
and_ln63                                                (and              ) [ 0000000]
xor_ln63_1                                              (xor              ) [ 0000000]
select_ln63                                             (select           ) [ 0000000]
select_ln63_1                                           (select           ) [ 0010001]
store_ln58                                              (store            ) [ 0000000]
br_ln58                                                 (br               ) [ 0000000]
store_ln58                                              (store            ) [ 0000000]
br_ln58                                                 (br               ) [ 0000000]
sext_ln64                                               (sext             ) [ 0000000]
sext_ln64_1                                             (sext             ) [ 0000000]
add_ln64                                                (add              ) [ 0000000]
add_ln64_1                                              (add              ) [ 0000000]
tmp_80                                                  (bitselect        ) [ 0000000]
tmp_81                                                  (bitselect        ) [ 0000000]
xor_ln64                                                (xor              ) [ 0000000]
and_ln64                                                (and              ) [ 0000000]
xor_ln64_1                                              (xor              ) [ 0000000]
select_ln64                                             (select           ) [ 0000000]
select_ln64_1                                           (select           ) [ 0000000]
sext_ln66                                               (sext             ) [ 0000000]
add_ln66                                                (add              ) [ 0000000]
tmp_83                                                  (bitselect        ) [ 0000000]
trunc_ln66                                              (trunc            ) [ 0000000]
tmp_84                                                  (bitselect        ) [ 0000000]
xor_ln66                                                (xor              ) [ 0000000]
and_ln66                                                (and              ) [ 0000000]
xor_ln66_1                                              (xor              ) [ 0000000]
select_ln66                                             (select           ) [ 0000000]
select_ln66_1                                           (select           ) [ 0000000]
store_ln66                                              (store            ) [ 0000000]
br_ln48                                                 (br               ) [ 0000000]
store_ln64                                              (store            ) [ 0000000]
br_ln48                                                 (br               ) [ 0000000]
ret_ln0                                                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln46">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="denom_row">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_46_3_VITIS_LOOP_48_4_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="empty_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="jb_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jb/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln46_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="62" slack="0"/>
<pin id="138" dir="0" index="1" bw="62" slack="0"/>
<pin id="139" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln46_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="24" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln55_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln55_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="denom_row_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="denom_row_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="1"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="1"/>
<pin id="186" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="1"/>
<pin id="193" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="1"/>
<pin id="200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="1"/>
<pin id="207" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="1"/>
<pin id="214" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln56_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="1"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln56_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="1"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln57_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="0" index="1" bw="24" slack="1"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln57_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="1"/>
<pin id="236" dir="0" index="1" bw="24" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln58_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="2"/>
<pin id="241" dir="0" index="1" bw="24" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln58_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="2"/>
<pin id="246" dir="0" index="1" bw="24" slack="1"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln66_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="3"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 A_addr_read_1/3 A_addr_read_2/4 A_addr_read_3/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln46_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln46_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln48_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln46_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="0" index="1" bw="13" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln46_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="A_addr_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln46_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="0"/>
<pin id="306" dir="0" index="1" bw="13" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="a0_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a0/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="2"/>
<pin id="315" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="jb_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="2"/>
<pin id="318" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jb_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="2"/>
<pin id="321" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_29_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln46_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln46_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln46_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln46_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="24" slack="0"/>
<pin id="355" dir="0" index="2" bw="24" slack="0"/>
<pin id="356" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln46_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln46_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln46_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln48_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="lshr_ln_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="0"/>
<pin id="386" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln55_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="a1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln55_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln61_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="24" slack="0"/>
<pin id="417" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln61_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="1"/>
<pin id="421" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln61_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="24" slack="1"/>
<pin id="424" dir="0" index="1" bw="24" slack="0"/>
<pin id="425" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln61_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="0" index="1" bw="24" slack="0"/>
<pin id="430" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_74_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="25" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_75_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln61_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln61_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln61_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln61_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="24" slack="0"/>
<pin id="470" dir="0" index="2" bw="24" slack="0"/>
<pin id="471" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln61_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="24" slack="0"/>
<pin id="478" dir="0" index="2" bw="24" slack="0"/>
<pin id="479" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln48_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_82_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln46_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="2"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln48_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="2"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="a2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a2/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln62_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="24" slack="1"/>
<pin id="513" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln62_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="1"/>
<pin id="516" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln62_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="1"/>
<pin id="519" dir="0" index="1" bw="24" slack="1"/>
<pin id="520" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln62_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="24" slack="0"/>
<pin id="523" dir="0" index="1" bw="24" slack="0"/>
<pin id="524" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_76_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="25" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_77_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="24" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln62_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln62_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln62_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln62_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="24" slack="0"/>
<pin id="564" dir="0" index="2" bw="24" slack="0"/>
<pin id="565" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln62_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="24" slack="0"/>
<pin id="572" dir="0" index="2" bw="24" slack="0"/>
<pin id="573" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="a3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a3/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln63_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="1"/>
<pin id="583" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln63_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="1"/>
<pin id="586" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln63_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="24" slack="1"/>
<pin id="589" dir="0" index="1" bw="24" slack="1"/>
<pin id="590" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln63_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="0"/>
<pin id="593" dir="0" index="1" bw="24" slack="0"/>
<pin id="594" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_78_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="25" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_79_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="24" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln63_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln63_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xor_ln63_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63_1/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln63_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="24" slack="0"/>
<pin id="634" dir="0" index="2" bw="24" slack="0"/>
<pin id="635" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln63_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="24" slack="0"/>
<pin id="642" dir="0" index="2" bw="24" slack="0"/>
<pin id="643" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln64_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="24" slack="1"/>
<pin id="649" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln64_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="1"/>
<pin id="652" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln64_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="24" slack="1"/>
<pin id="655" dir="0" index="1" bw="24" slack="1"/>
<pin id="656" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln64_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="0"/>
<pin id="659" dir="0" index="1" bw="24" slack="0"/>
<pin id="660" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_80_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="25" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_81_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="24" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xor_ln64_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="and_ln64_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln64_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64_1/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln64_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="24" slack="0"/>
<pin id="700" dir="0" index="2" bw="24" slack="0"/>
<pin id="701" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln64_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="24" slack="0"/>
<pin id="708" dir="0" index="2" bw="24" slack="0"/>
<pin id="709" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln66_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="24" slack="0"/>
<pin id="715" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln66_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="24" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_83_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="25" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln66_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="25" slack="0"/>
<pin id="733" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_84_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="25" slack="0"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln66_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="and_ln66_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="xor_ln66_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_1/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln66_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="24" slack="0"/>
<pin id="764" dir="0" index="2" bw="24" slack="0"/>
<pin id="765" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln66_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="24" slack="0"/>
<pin id="772" dir="0" index="2" bw="24" slack="0"/>
<pin id="773" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln64_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="24" slack="0"/>
<pin id="780" dir="0" index="1" bw="24" slack="5"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="783" class="1005" name="empty_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="24" slack="0"/>
<pin id="785" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="790" class="1005" name="jb_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="0"/>
<pin id="792" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="jb "/>
</bind>
</comp>

<comp id="797" class="1005" name="i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="804" class="1005" name="indvar_flatten_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="0"/>
<pin id="806" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln46_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="815" class="1005" name="A_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="a0_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="24" slack="1"/>
<pin id="822" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a0 "/>
</bind>
</comp>

<comp id="828" class="1005" name="zext_ln55_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="838" class="1005" name="a1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="1"/>
<pin id="840" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln55_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="850" class="1005" name="select_ln61_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="24" slack="1"/>
<pin id="852" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_82_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="3"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="860" class="1005" name="denom_row_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="3"/>
<pin id="862" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="denom_row_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="1"/>
<pin id="867" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="2"/>
<pin id="872" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="11" slack="1"/>
<pin id="877" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="2"/>
<pin id="882" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr "/>
</bind>
</comp>

<comp id="885" class="1005" name="a2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="24" slack="1"/>
<pin id="887" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="select_ln62_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="24" slack="1"/>
<pin id="895" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="a3_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="24" slack="1"/>
<pin id="901" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="select_ln63_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="24" slack="1"/>
<pin id="909" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="142" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="88" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="88" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="88" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="88" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="88" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="196" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="175" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="136" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="283" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="259" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="254" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="316" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="322" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="332" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="313" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="332" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="326" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="319" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="360" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="380"><net_src comp="340" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="340" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="396"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="368" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="381" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="408"><net_src comp="254" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="377" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="90" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="352" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="352" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="419" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="96" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="422" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="98" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="433" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="100" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="441" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="433" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="441" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="102" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="104" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="461" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="422" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="348" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="106" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="76" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="360" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="483" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="254" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="525"><net_src comp="511" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="514" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="96" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="98" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="527" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="100" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="535" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="527" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="549" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="102" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="104" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="555" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="561" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="517" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="254" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="595"><net_src comp="581" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="584" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="587" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="597" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="100" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="605" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="597" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="605" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="619" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="102" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="104" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="625" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="631" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="587" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="661"><net_src comp="647" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="650" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="94" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="676"><net_src comp="96" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="653" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="98" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="663" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="100" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="671" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="663" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="671" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="685" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="710"><net_src comp="691" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="697" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="653" pin="2"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="118" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="92" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="94" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="92" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="717" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="98" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="723" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="100" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="735" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="723" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="735" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="749" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="102" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="104" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="761" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="731" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="777"><net_src comp="769" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="782"><net_src comp="705" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="120" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="793"><net_src comp="124" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="800"><net_src comp="128" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="807"><net_src comp="132" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="814"><net_src comp="286" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="298" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="823"><net_src comp="309" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="831"><net_src comp="399" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="837"><net_src comp="828" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="841"><net_src comp="405" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="849"><net_src comp="409" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="475" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="859"><net_src comp="489" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="168" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="868"><net_src comp="182" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="873"><net_src comp="189" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="878"><net_src comp="203" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="883"><net_src comp="210" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="888"><net_src comp="507" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="896"><net_src comp="569" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="902"><net_src comp="577" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="906"><net_src comp="899" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="910"><net_src comp="639" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="653" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: denom_row | {6 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {4 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {5 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {6 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {4 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {5 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {6 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : A | {2 3 4 5 }
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : sext_ln46 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : denom_row | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln46 : 1
		store_ln48 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		A_addr : 1
		store_ln46 : 3
	State 2
	State 3
		empty_29 : 1
		add_ln46 : 1
		tmp : 1
		select_ln46 : 2
		zext_ln46_1 : 3
		select_ln46_1 : 2
		select_ln46_2 : 2
		trunc_ln46 : 3
		zext_ln46 : 3
		trunc_ln48 : 3
		lshr_ln : 3
		tmp_7 : 4
		zext_ln55 : 5
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr : 6
		icmp_ln55 : 4
		br_ln55 : 5
		store_ln55 : 7
		store_ln55 : 7
		sext_ln61 : 3
		add_ln61 : 3
		add_ln61_1 : 4
		tmp_74 : 5
		tmp_75 : 4
		xor_ln61 : 6
		and_ln61 : 6
		xor_ln61_1 : 6
		select_ln61 : 6
		select_ln61_1 : 7
		add_ln48 : 4
		tmp_82 : 5
		denom_row_addr : 4
		br_ln48 : 6
		store_ln46 : 3
		store_ln48 : 5
	State 4
		store_ln56 : 1
		store_ln56 : 1
		add_ln62_1 : 1
		tmp_76 : 2
		tmp_77 : 1
		xor_ln62 : 3
		and_ln62 : 3
		xor_ln62_1 : 3
		select_ln62 : 3
		select_ln62_1 : 4
	State 5
		add_ln63_1 : 1
		tmp_78 : 2
		tmp_79 : 1
		xor_ln63 : 3
		and_ln63 : 3
		xor_ln63_1 : 3
		select_ln63 : 3
		select_ln63_1 : 4
	State 6
		add_ln64_1 : 1
		tmp_80 : 2
		tmp_81 : 1
		xor_ln64 : 3
		and_ln64 : 3
		xor_ln64_1 : 3
		select_ln64 : 3
		select_ln64_1 : 4
		sext_ln66 : 5
		add_ln66 : 6
		tmp_83 : 7
		trunc_ln66 : 7
		tmp_84 : 7
		xor_ln66 : 8
		and_ln66 : 8
		xor_ln66_1 : 8
		select_ln66 : 8
		select_ln66_1 : 9
		store_ln66 : 10
		store_ln64 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln46_1_fu_292     |    0    |    20   |
|          |       add_ln46_fu_326      |    0    |    16   |
|          |       add_ln61_fu_422      |    0    |    31   |
|          |      add_ln61_1_fu_427     |    0    |    31   |
|          |       add_ln48_fu_483      |    0    |    13   |
|    add   |       add_ln62_fu_517      |    0    |    31   |
|          |      add_ln62_1_fu_521     |    0    |    31   |
|          |       add_ln63_fu_587      |    0    |    31   |
|          |      add_ln63_1_fu_591     |    0    |    31   |
|          |       add_ln64_fu_653      |    0    |    31   |
|          |      add_ln64_1_fu_657     |    0    |    31   |
|          |       add_ln66_fu_717      |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |     select_ln46_fu_340     |    0    |    6    |
|          |    select_ln46_1_fu_352    |    0    |    24   |
|          |    select_ln46_2_fu_360    |    0    |    8    |
|          |     select_ln61_fu_467     |    0    |    24   |
|          |    select_ln61_1_fu_475    |    0    |    24   |
|          |     select_ln62_fu_561     |    0    |    24   |
|  select  |    select_ln62_1_fu_569    |    0    |    24   |
|          |     select_ln63_fu_631     |    0    |    24   |
|          |    select_ln63_1_fu_639    |    0    |    24   |
|          |     select_ln64_fu_697     |    0    |    24   |
|          |    select_ln64_1_fu_705    |    0    |    24   |
|          |     select_ln66_fu_761     |    0    |    24   |
|          |    select_ln66_1_fu_769    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln46_fu_286      |    0    |    20   |
|          |      icmp_ln55_fu_409      |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |       xor_ln61_fu_449      |    0    |    2    |
|          |      xor_ln61_1_fu_461     |    0    |    2    |
|          |       xor_ln62_fu_543      |    0    |    2    |
|          |      xor_ln62_1_fu_555     |    0    |    2    |
|    xor   |       xor_ln63_fu_613      |    0    |    2    |
|          |      xor_ln63_1_fu_625     |    0    |    2    |
|          |       xor_ln64_fu_679      |    0    |    2    |
|          |      xor_ln64_1_fu_691     |    0    |    2    |
|          |       xor_ln66_fu_743      |    0    |    2    |
|          |      xor_ln66_1_fu_755     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln61_fu_455      |    0    |    2    |
|          |       and_ln62_fu_549      |    0    |    2    |
|    and   |       and_ln63_fu_619      |    0    |    2    |
|          |       and_ln64_fu_685      |    0    |    2    |
|          |       and_ln66_fu_749      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln46_read_read_fu_136 |    0    |    0    |
|          |       grp_read_fu_254      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln46_cast_fu_259   |    0    |    0    |
|          |      sext_ln61_fu_415      |    0    |    0    |
|          |     sext_ln61_1_fu_419     |    0    |    0    |
|          |      sext_ln62_fu_511      |    0    |    0    |
|   sext   |     sext_ln62_1_fu_514     |    0    |    0    |
|          |      sext_ln63_fu_581      |    0    |    0    |
|          |     sext_ln63_1_fu_584     |    0    |    0    |
|          |      sext_ln64_fu_647      |    0    |    0    |
|          |     sext_ln64_1_fu_650     |    0    |    0    |
|          |      sext_ln66_fu_713      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          a0_fu_309         |    0    |    0    |
|          |       empty_29_fu_322      |    0    |    0    |
|          |      trunc_ln46_fu_368     |    0    |    0    |
|   trunc  |      trunc_ln48_fu_377     |    0    |    0    |
|          |          a1_fu_405         |    0    |    0    |
|          |          a2_fu_507         |    0    |    0    |
|          |          a3_fu_577         |    0    |    0    |
|          |      trunc_ln66_fu_731     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_332         |    0    |    0    |
|          |        tmp_74_fu_433       |    0    |    0    |
|          |        tmp_75_fu_441       |    0    |    0    |
|          |        tmp_82_fu_489       |    0    |    0    |
|          |        tmp_76_fu_527       |    0    |    0    |
| bitselect|        tmp_77_fu_535       |    0    |    0    |
|          |        tmp_78_fu_597       |    0    |    0    |
|          |        tmp_79_fu_605       |    0    |    0    |
|          |        tmp_80_fu_663       |    0    |    0    |
|          |        tmp_81_fu_671       |    0    |    0    |
|          |        tmp_83_fu_723       |    0    |    0    |
|          |        tmp_84_fu_735       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln46_1_fu_348     |    0    |    0    |
|   zext   |      zext_ln46_fu_372      |    0    |    0    |
|          |      zext_ln55_fu_399      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_381       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_7_fu_391        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   666   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------+--------+
|                                                               |   FF   |
+---------------------------------------------------------------+--------+
|                         A_addr_reg_815                        |   32   |
|                           a0_reg_820                          |   24   |
|                           a1_reg_838                          |   24   |
|                           a2_reg_885                          |   24   |
|                           a3_reg_899                          |   24   |
|                     denom_row_addr_reg_860                    |    8   |
|                         empty_reg_783                         |   24   |
|                           i_reg_797                           |    9   |
|                       icmp_ln46_reg_811                       |    1   |
|                       icmp_ln55_reg_846                       |    1   |
|                     indvar_flatten_reg_804                    |   13   |
|                           jb_reg_790                          |    7   |
|                     select_ln61_1_reg_850                     |   24   |
|                     select_ln62_1_reg_893                     |   24   |
|                     select_ln63_1_reg_907                     |   24   |
|                         tmp_82_reg_856                        |    1   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875|   11   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870|   11   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865|   11   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880 |   11   |
|                       zext_ln55_reg_828                       |   64   |
+---------------------------------------------------------------+--------+
|                             Total                             |   372  |
+---------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   666  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   372  |    -   |
+-----------+--------+--------+
|   Total   |   372  |   666  |
+-----------+--------+--------+
