#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 16 18:05:24 2020
# Process ID: 11728
# Current directory: D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3804 D:\LW\Project\Vivado_Project\Panoseti\V0093\V0090\quabo_master_V0090\quabo_master\build\quabo_V0090\quabo_V0090.xpr
# Log file: D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/vivado.log
# Journal file: D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090\vivado.jou
#----------------------------------------------------------ststart_guopopen_project D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.xpINFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090'
INFO: [Project 1-313] Project file moved from '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090' since last save.
Scanning sources...
FiFinished scanning sourceINFO: [IP_Flow 19-234] Refreshing IP repositories
ININFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/ip_repo'ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/install/Vivado/2018.3/data/ip'opopen_project: Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 876.621 ; gain = 289.52update_compile_order -fileset sources_1
exopen_bd_design {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_0_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_1_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_2_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_1bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_4bit:1.0 - in_buf_ds_4bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_adcbitclk
Adding cell -- xilinx.com:module_ref:stim_gen:1.0 - stim_gen_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_10_13
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_0_fifo
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_PH
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_IM
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - GPIO
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_timebase_wdt:3.0 - axi_timebase_wdt_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
WARNING: [xilinx.com:ip:microblaze:11.0-19] /microblaze_0: When using frequency optimization it is highly recommended to enable the branch target cache, in order to improve computational performance.
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:user:maroc_slow_control:1.0 - maroc_slow_control_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_14_14
Adding cell -- xilinx.com:module_ref:SPI_MUX:1.0 - SPI_MUX_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_15_15
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding cell -- xilinx.com:module_ref:SPI_access:1.0 - SPI_access_0
Adding cell -- xilinx.com:module_ref:stepper_control:1.0 - stepper_control_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_16_18
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_19_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_24_27
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mech
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_0_15
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_16_16
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_21_21
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_22_22
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_23_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_28_28
Adding cell -- xilinx.com:module_ref:elapsed_time_gen:1.0 - elapsed_time_gen_0
Adding cell -- xilinx.com:user:maroc_dc:1.0 - maroc_dc_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_1
Adding cell -- xilinx.com:module_ref:SPI_STARTUP:1.0 - SPI_STARTUP_0
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- user.org:user:wrc_board_quabo_Light:1.2 - wrc_board_quabo_Light_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_spi_sel
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_1
Adding cell -- xilinx.com:module_ref:flash_control:1.0 - flash_control_0
Adding cell -- xilinx.com:module_ref:OBUFDS_FOR_CLK:1.0 - OBUFDS_FOR_CLK_0
Adding cell -- user.org:user:FIFO_for_AXIS:1.3.1 - FIFO_for_AXIS_0
Adding cell -- user.org:user:AXI_Stream_Switch:1.0 - AXI_Stream_Switch_0
Adding cell -- user.org:user:ETH_CORE_CTRL:1.0 - ETH_CORE_CTRL_0
Adding cell -- user.org:user:ETH_CORE_CTRL:1.0 - ETH_CORE_CTRL_1
Adding cell -- xilinx.com:module_ref:IBUFDS_FOR_CLK:1.0 - IBUFDS_FOR_CLK_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_1bit_0/outp(undef) and /maroc_dc_0/frm_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_adcbitclk/outp(undef) and /maroc_dc_0/bit_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_P(clk) and /in_buf_ds_adcbitclk/in_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_N(clk) and /in_buf_ds_adcbitclk/in_n(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_62m5(clk) and /elapsed_time_gen_0/clk_62m5(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /elapsed_time_gen_0/clk_250_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /maroc_dc_0/ET_clk_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /elapsed_time_gen_0/clk_250_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /maroc_dc_0/ET_clk_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /elapsed_time_gen_0/clk_250_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /maroc_dc_0/ET_clk_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_0(clk) and /elapsed_time_gen_0/clk_250(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /sysclkin_p(clk) and /IBUFDS_FOR_CLK_0/I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_1/clk_in1(clk)
Successfully read diagram <base_mb> from BD file <D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/bd/base_mb/base_mb.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutclk_out(undef) and /gt0_qplloutclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutrefclk_out(undef) and /gt0_qplloutrefclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutclk_in(clk) and /pcs_pma/gt0_qplloutclk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutrefclk_in(clk) and /pcs_pma/gt0_qplloutrefclk_in(undef)
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.820 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2022.766 ; gain = 0.816
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2042.004 ; gain = 0.125
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2049.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/LW/Project/Vivado_Project/Panoseti/V0093/V0090/quabo_master_V0090/quabo_master/build/quabo_V0090/quabo_V0090.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.117 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000117dd2cb01
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 19:18:32 2020...
