
---------- Begin Simulation Statistics ----------
final_tick                                26868235500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86524                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867860                       # Number of bytes of host memory used
host_op_rate                                    88443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   115.58                       # Real time elapsed on the host
host_tick_rate                              232473817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10221810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026868                       # Number of seconds simulated
sim_ticks                                 26868235500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.721256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  840359                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               842708                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2778                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1050987                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                635                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1121                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1060187                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2957414                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2957241                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2244                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     934981                       # Number of branches committed
system.cpu.commit.bw_lim_events                439859                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          626222                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000217                       # Number of instructions committed
system.cpu.commit.committedOps               10222027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53582264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.190773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.984934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50525266     94.29%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1166218      2.18%     96.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       338824      0.63%     97.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       397213      0.74%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       268379      0.50%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       208987      0.39%     98.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       113427      0.21%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       124091      0.23%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       439859      0.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53582264                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                   9265875                       # Number of committed integer instructions.
system.cpu.commit.loads                         16474                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3677170     35.97%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          30072      0.29%     36.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         30069      0.29%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16474      0.16%     36.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6467921     63.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10222027                       # Class of committed instruction
system.cpu.commit.refs                        6484395                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    298209                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10221810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.373647                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.373647                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              51672852                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   570                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               806289                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11021541                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   432331                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1131725                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14688                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1979                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                415503                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1060187                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1722332                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      51906765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2335                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11284166                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.019729                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1744945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             844000                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.209991                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53667099                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.215032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.176089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 51578943     96.11%     96.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86874      0.16%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68994      0.13%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   668651      1.25%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27720      0.05%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165876      0.31%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    64189      0.12%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62891      0.12%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   942961      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53667099                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2605                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   995976                       # Number of branches executed
system.cpu.iew.exec_nop                           292                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.202617                       # Inst execution rate
system.cpu.iew.exec_refs                      6902456                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6876808                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   71017                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21419                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               653                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6883004                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10898579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5396                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10887917                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9686041                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14688                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9677405                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        497897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              554                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          618                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4945                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       415073                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1792                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            813                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8006636                       # num instructions consuming a value
system.cpu.iew.wb_count                      10672339                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.313123                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2507060                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.198605                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10881212                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24183676                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2949157                       # number of integer regfile writes
system.cpu.ipc                               0.186093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.186093                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3922898     36.01%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  179      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    27      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32425      0.30%     36.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              32430      0.30%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26309      0.24%     36.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6878891     63.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10893316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      945762                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086820                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14976      1.58%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    448      0.05%      1.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                930323     98.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11519577                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           75762292                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10358802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11233239                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10898088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10893316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          676457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       659268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53667099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.202979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.949374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50413501     93.94%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1035332      1.93%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              406117      0.76%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              238828      0.45%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              350007      0.65%     97.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              660065      1.23%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              389548      0.73%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97983      0.18%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75718      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53667099                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.202717                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319482                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             638697                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       313537                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            341558                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               139                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              633                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21419                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6883004                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10921746                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60549                       # number of misc regfile writes
system.cpu.numCycles                         53736473                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9748529                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5663091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     52                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   642283                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28256665                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10927277                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6067902                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1329971                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               41848533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14688                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              41911673                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   404792                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         24257649                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19955                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                681                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2991211                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            210                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           320516                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     63829376                       # The number of ROB reads
system.cpu.rob.rob_writes                    21781416                       # The number of ROB writes
system.cpu.timesIdled                             624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317883                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   64522                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       756074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1545644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       789256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1580265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            725                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1006                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       755812                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq            788458                       # Transaction distribution
system.membus.trans_dist::ReadExResp           788455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1006                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2335105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2335105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98897472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98897472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              789570                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4721039500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4128455750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1544741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           788468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          788464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1490                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2369160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2371270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101048512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101123072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          756799                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48371968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1547808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1547082     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    726      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1547808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1579281500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1184984000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1374                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1438                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data                1374                       # number of overall hits
system.l2.overall_hits::total                    1438                       # number of overall hits
system.l2.demand_misses::.cpu.inst                881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             788584                       # number of demand (read+write) misses
system.l2.demand_misses::total                 789465                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               881                       # number of overall misses
system.l2.overall_misses::.cpu.data            788584                       # number of overall misses
system.l2.overall_misses::total                789465                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  83751913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83821244500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  83751913000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83821244500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               790903                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              790903                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998182                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998182                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78696.367764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106205.442920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106174.744289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78696.367764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106205.442920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106174.744289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              755812                       # number of writebacks
system.l2.writebacks::total                    755812                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        788584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            789465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       788584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           789465                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  75866112501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75926634001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  75866112501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75926634001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998182                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998182                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96205.493012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96174.794324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96205.493012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96174.794324                       # average overall mshr miss latency
system.l2.replacements                         756799                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          788459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              788459                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  83741166000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83741166000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        788468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            788468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106208.650038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106208.650038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       788459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75856615501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75856615501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96208.700137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96208.700137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78696.367764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78696.367764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68696.367764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68696.367764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        85976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        75976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        75976                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2005000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2005000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18915.094340                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18915.094340                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32190.444581                       # Cycle average of tags in use
system.l2.tags.total_refs                     1580154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    789567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001292                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.205613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.034805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32160.204163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982374                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13431679                       # Number of tag accesses
system.l2.tags.data_accesses                 13431679                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       50469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50525696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48371968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48371968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          788583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              789464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       755812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             755812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2098538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1878400686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1880499224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2098538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2098538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1800340331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1800340331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1800340331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2098538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1878400686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3680839555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    755812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    788583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171224500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2012325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             710278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      789464                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     755812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    789464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   755812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27901883500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3947320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42704333500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35342.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54092.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   634001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  631217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                789464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               755812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  179485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       280033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.156549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.389446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.151886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45432     16.22%     16.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57308     20.46%     36.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60665     21.66%     58.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30064     10.74%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22852      8.16%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28057     10.02%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31112     11.11%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2467      0.88%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2076      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       280033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.817037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.048703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.976427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        46943    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.099864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.525754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44771     95.37%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              904      1.93%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              389      0.83%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              695      1.48%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               70      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50525696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48370688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50525696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48371968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1880.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1800.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1880.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1800.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26868218500                       # Total gap between requests
system.mem_ctrls.avgGap                      17387.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50469312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48370688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2098537.509096940979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1878400686.193181514740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1800292691.345510959625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       788583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       755812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24272500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42680061000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 667868644000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27551.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54122.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    883643.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            997515120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            530184270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2816065980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1971301680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2120508000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11263506090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        832344960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20531426100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        764.152380                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2025448750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    897000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23945786750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1001956200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            532540965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2820706980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1973932560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2120508000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11338943310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        768818880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20557406895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.119351                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1861062250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24110173250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1721098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1721098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1721098                       # number of overall hits
system.cpu.icache.overall_hits::total         1721098                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1234                       # number of overall misses
system.cpu.icache.overall_misses::total          1234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89131499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89131499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89131499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89131499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1722332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1722332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1722332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1722332                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000716                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000716                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000716                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000716                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72229.739870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72229.739870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72229.739870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72229.739870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71442500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71442500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75600.529101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75600.529101                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1721098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1721098                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89131499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89131499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1722332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1722332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72229.739870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72229.739870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71442500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71442500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75600.529101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75600.529101                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           724.223485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1722043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1822.267725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   724.223485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          725                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3445609                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3445609                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4795590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4795590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4795654                       # number of overall hits
system.cpu.dcache.overall_hits::total         4795654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1691343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1691343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1691348                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 117415854316                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117415854316                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 117415854316                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117415854316                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6486933                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6486933                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6487002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6487002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.260731                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.260731                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.260729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.260729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69421.669239                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69421.669239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69421.464013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69421.464013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37338700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            502224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.346706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788929                       # number of writebacks
system.cpu.dcache.writebacks::total            788929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       901285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       901285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       901285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       901285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       790063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       790063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85782599750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85782599750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85783033750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85783033750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108577.597784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108577.597784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108577.459962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108577.459962                       # average overall mshr miss latency
system.cpu.dcache.replacements                 789036                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.111204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        22128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        22128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          641                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          641                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.077660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18833.557951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18833.557951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4778586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4778586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1689117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1689117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 117365629366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117365629366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.261162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69483.422028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69483.422028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       900644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       900644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       788473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       788473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85751548800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85751548800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108756.480945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108756.480945                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3202950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3202950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31712.376238                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31712.376238                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3101950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3101950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30712.376238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30712.376238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.565461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5585944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            790060                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.070278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.565461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13764526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13764526                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26868235500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  26868235500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
