Loading plugins phase: Elapsed time ==> 0s.112ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -d CY8C5888LTI-LP097 -s D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.084ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.039ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ReactionGame.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 12 22:35:39 2023


======================================================================
Compiling:  ReactionGame.v
Program  :   vpp
Options  :    -yv2 -q10 ReactionGame.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 12 22:35:39 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ReactionGame.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ReactionGame.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 12 22:35:40 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\codegentemp\ReactionGame.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\codegentemp\ReactionGame.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ReactionGame.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 12 22:35:41 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\codegentemp\ReactionGame.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\codegentemp\ReactionGame.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_34
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_30
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_188
	Net_189
	\RGB_PWM_red:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_183
	Net_191
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_1553
	Net_1554
	\RGB_PWM_green:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1549
	Net_1556
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_2028
	Net_2029
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2024
	Net_2031
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\PWM_Red:PWMUDB:km_run\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Red:PWMUDB:capt_rising\
	\PWM_Red:PWMUDB:capt_falling\
	\PWM_Red:PWMUDB:trig_rise\
	\PWM_Red:PWMUDB:trig_fall\
	\PWM_Red:PWMUDB:sc_kill\
	\PWM_Red:PWMUDB:min_kill\
	\PWM_Red:PWMUDB:km_tc\
	\PWM_Red:PWMUDB:db_tc\
	\PWM_Red:PWMUDB:dith_sel\
	\PWM_Red:PWMUDB:compare2\
	\PWM_Red:Net_101\
	Net_562
	Net_563
	\PWM_Red:PWMUDB:cmp2\
	\PWM_Red:PWMUDB:MODULE_9:b_31\
	\PWM_Red:PWMUDB:MODULE_9:b_30\
	\PWM_Red:PWMUDB:MODULE_9:b_29\
	\PWM_Red:PWMUDB:MODULE_9:b_28\
	\PWM_Red:PWMUDB:MODULE_9:b_27\
	\PWM_Red:PWMUDB:MODULE_9:b_26\
	\PWM_Red:PWMUDB:MODULE_9:b_25\
	\PWM_Red:PWMUDB:MODULE_9:b_24\
	\PWM_Red:PWMUDB:MODULE_9:b_23\
	\PWM_Red:PWMUDB:MODULE_9:b_22\
	\PWM_Red:PWMUDB:MODULE_9:b_21\
	\PWM_Red:PWMUDB:MODULE_9:b_20\
	\PWM_Red:PWMUDB:MODULE_9:b_19\
	\PWM_Red:PWMUDB:MODULE_9:b_18\
	\PWM_Red:PWMUDB:MODULE_9:b_17\
	\PWM_Red:PWMUDB:MODULE_9:b_16\
	\PWM_Red:PWMUDB:MODULE_9:b_15\
	\PWM_Red:PWMUDB:MODULE_9:b_14\
	\PWM_Red:PWMUDB:MODULE_9:b_13\
	\PWM_Red:PWMUDB:MODULE_9:b_12\
	\PWM_Red:PWMUDB:MODULE_9:b_11\
	\PWM_Red:PWMUDB:MODULE_9:b_10\
	\PWM_Red:PWMUDB:MODULE_9:b_9\
	\PWM_Red:PWMUDB:MODULE_9:b_8\
	\PWM_Red:PWMUDB:MODULE_9:b_7\
	\PWM_Red:PWMUDB:MODULE_9:b_6\
	\PWM_Red:PWMUDB:MODULE_9:b_5\
	\PWM_Red:PWMUDB:MODULE_9:b_4\
	\PWM_Red:PWMUDB:MODULE_9:b_3\
	\PWM_Red:PWMUDB:MODULE_9:b_2\
	\PWM_Red:PWMUDB:MODULE_9:b_1\
	\PWM_Red:PWMUDB:MODULE_9:b_0\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_557
	Net_565
	\PWM_Red:Net_113\
	\PWM_Red:Net_107\
	\PWM_Red:Net_114\
	\PWM_Green:PWMUDB:km_run\
	\PWM_Green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Green:PWMUDB:capt_rising\
	\PWM_Green:PWMUDB:capt_falling\
	\PWM_Green:PWMUDB:trig_rise\
	\PWM_Green:PWMUDB:trig_fall\
	\PWM_Green:PWMUDB:sc_kill\
	\PWM_Green:PWMUDB:min_kill\
	\PWM_Green:PWMUDB:km_tc\
	\PWM_Green:PWMUDB:db_tc\
	\PWM_Green:PWMUDB:dith_sel\
	\PWM_Green:PWMUDB:compare2\
	\PWM_Green:Net_101\
	Net_1565
	Net_1566
	\PWM_Green:PWMUDB:cmp2\
	\PWM_Green:PWMUDB:MODULE_10:b_31\
	\PWM_Green:PWMUDB:MODULE_10:b_30\
	\PWM_Green:PWMUDB:MODULE_10:b_29\
	\PWM_Green:PWMUDB:MODULE_10:b_28\
	\PWM_Green:PWMUDB:MODULE_10:b_27\
	\PWM_Green:PWMUDB:MODULE_10:b_26\
	\PWM_Green:PWMUDB:MODULE_10:b_25\
	\PWM_Green:PWMUDB:MODULE_10:b_24\
	\PWM_Green:PWMUDB:MODULE_10:b_23\
	\PWM_Green:PWMUDB:MODULE_10:b_22\
	\PWM_Green:PWMUDB:MODULE_10:b_21\
	\PWM_Green:PWMUDB:MODULE_10:b_20\
	\PWM_Green:PWMUDB:MODULE_10:b_19\
	\PWM_Green:PWMUDB:MODULE_10:b_18\
	\PWM_Green:PWMUDB:MODULE_10:b_17\
	\PWM_Green:PWMUDB:MODULE_10:b_16\
	\PWM_Green:PWMUDB:MODULE_10:b_15\
	\PWM_Green:PWMUDB:MODULE_10:b_14\
	\PWM_Green:PWMUDB:MODULE_10:b_13\
	\PWM_Green:PWMUDB:MODULE_10:b_12\
	\PWM_Green:PWMUDB:MODULE_10:b_11\
	\PWM_Green:PWMUDB:MODULE_10:b_10\
	\PWM_Green:PWMUDB:MODULE_10:b_9\
	\PWM_Green:PWMUDB:MODULE_10:b_8\
	\PWM_Green:PWMUDB:MODULE_10:b_7\
	\PWM_Green:PWMUDB:MODULE_10:b_6\
	\PWM_Green:PWMUDB:MODULE_10:b_5\
	\PWM_Green:PWMUDB:MODULE_10:b_4\
	\PWM_Green:PWMUDB:MODULE_10:b_3\
	\PWM_Green:PWMUDB:MODULE_10:b_2\
	\PWM_Green:PWMUDB:MODULE_10:b_1\
	\PWM_Green:PWMUDB:MODULE_10:b_0\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1561
	Net_1568
	\PWM_Green:Net_113\
	\PWM_Green:Net_107\
	\PWM_Green:Net_114\
	\PWM_Yellow:PWMUDB:km_run\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Yellow:PWMUDB:capt_rising\
	\PWM_Yellow:PWMUDB:capt_falling\
	\PWM_Yellow:PWMUDB:trig_rise\
	\PWM_Yellow:PWMUDB:trig_fall\
	\PWM_Yellow:PWMUDB:sc_kill\
	\PWM_Yellow:PWMUDB:min_kill\
	\PWM_Yellow:PWMUDB:km_tc\
	\PWM_Yellow:PWMUDB:db_tc\
	\PWM_Yellow:PWMUDB:dith_sel\
	\PWM_Yellow:PWMUDB:compare2\
	\PWM_Yellow:Net_101\
	Net_1056
	Net_1057
	\PWM_Yellow:PWMUDB:cmp2\
	\PWM_Yellow:PWMUDB:MODULE_11:b_31\
	\PWM_Yellow:PWMUDB:MODULE_11:b_30\
	\PWM_Yellow:PWMUDB:MODULE_11:b_29\
	\PWM_Yellow:PWMUDB:MODULE_11:b_28\
	\PWM_Yellow:PWMUDB:MODULE_11:b_27\
	\PWM_Yellow:PWMUDB:MODULE_11:b_26\
	\PWM_Yellow:PWMUDB:MODULE_11:b_25\
	\PWM_Yellow:PWMUDB:MODULE_11:b_24\
	\PWM_Yellow:PWMUDB:MODULE_11:b_23\
	\PWM_Yellow:PWMUDB:MODULE_11:b_22\
	\PWM_Yellow:PWMUDB:MODULE_11:b_21\
	\PWM_Yellow:PWMUDB:MODULE_11:b_20\
	\PWM_Yellow:PWMUDB:MODULE_11:b_19\
	\PWM_Yellow:PWMUDB:MODULE_11:b_18\
	\PWM_Yellow:PWMUDB:MODULE_11:b_17\
	\PWM_Yellow:PWMUDB:MODULE_11:b_16\
	\PWM_Yellow:PWMUDB:MODULE_11:b_15\
	\PWM_Yellow:PWMUDB:MODULE_11:b_14\
	\PWM_Yellow:PWMUDB:MODULE_11:b_13\
	\PWM_Yellow:PWMUDB:MODULE_11:b_12\
	\PWM_Yellow:PWMUDB:MODULE_11:b_11\
	\PWM_Yellow:PWMUDB:MODULE_11:b_10\
	\PWM_Yellow:PWMUDB:MODULE_11:b_9\
	\PWM_Yellow:PWMUDB:MODULE_11:b_8\
	\PWM_Yellow:PWMUDB:MODULE_11:b_7\
	\PWM_Yellow:PWMUDB:MODULE_11:b_6\
	\PWM_Yellow:PWMUDB:MODULE_11:b_5\
	\PWM_Yellow:PWMUDB:MODULE_11:b_4\
	\PWM_Yellow:PWMUDB:MODULE_11:b_3\
	\PWM_Yellow:PWMUDB:MODULE_11:b_2\
	\PWM_Yellow:PWMUDB:MODULE_11:b_1\
	\PWM_Yellow:PWMUDB:MODULE_11:b_0\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1051
	Net_1059
	\PWM_Yellow:Net_113\
	\PWM_Yellow:Net_107\
	\PWM_Yellow:Net_114\
	Net_1713

    Synthesized names
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 834 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_Button_3_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_Button_2_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_Button_1_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing \SevenSeg_Reg:clk\ to zero
Aliasing \SevenSeg_Reg:rst\ to zero
Aliasing tmpOE__Pin_7_seg_A_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_B_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_C_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_D_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_E_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_F_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_G_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_7_seg_DP_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Pin_Sel_A_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Yellow_Led_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Green_Led_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__Red_Led_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing tmpOE__RGB_B_net_0 to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Red:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Green:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Green:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Green:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Yellow:PWMUDB:trig_out\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Yellow:PWMUDB:final_kill\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Button_4_net_0
Aliasing Net_12 to zero
Aliasing \Timer_3secs:Net_260\ to zero
Aliasing \Timer_3secs:Net_102\ to tmpOE__Pin_Button_4_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ to \RGB_PWM_blue:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Green:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Aliasing \PWM_Yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Button_4_net_0
Removing Lhs of wire one[6] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_Button_3_net_0[9] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_Button_2_net_0[17] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_Button_1_net_0[23] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \SevenSeg_Reg:clk\[28] = zero[2]
Removing Lhs of wire \SevenSeg_Reg:rst\[29] = zero[2]
Removing Rhs of wire Net_18[30] = \SevenSeg_Reg:control_out_0\[31]
Removing Rhs of wire Net_18[30] = \SevenSeg_Reg:control_0\[54]
Removing Rhs of wire Net_19[32] = \SevenSeg_Reg:control_out_1\[33]
Removing Rhs of wire Net_19[32] = \SevenSeg_Reg:control_1\[53]
Removing Rhs of wire Net_20[34] = \SevenSeg_Reg:control_out_2\[35]
Removing Rhs of wire Net_20[34] = \SevenSeg_Reg:control_2\[52]
Removing Rhs of wire Net_21[36] = \SevenSeg_Reg:control_out_3\[37]
Removing Rhs of wire Net_21[36] = \SevenSeg_Reg:control_3\[51]
Removing Rhs of wire Net_22[38] = \SevenSeg_Reg:control_out_4\[39]
Removing Rhs of wire Net_22[38] = \SevenSeg_Reg:control_4\[50]
Removing Rhs of wire Net_23[40] = \SevenSeg_Reg:control_out_5\[41]
Removing Rhs of wire Net_23[40] = \SevenSeg_Reg:control_5\[49]
Removing Rhs of wire Net_24[42] = \SevenSeg_Reg:control_out_6\[43]
Removing Rhs of wire Net_24[42] = \SevenSeg_Reg:control_6\[48]
Removing Rhs of wire Net_25[44] = \SevenSeg_Reg:control_out_7\[45]
Removing Rhs of wire Net_25[44] = \SevenSeg_Reg:control_7\[47]
Removing Lhs of wire tmpOE__Pin_7_seg_A_net_0[56] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_B_net_0[62] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_C_net_0[68] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_D_net_0[74] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_E_net_0[80] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_F_net_0[86] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_G_net_0[92] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_seg_DP_net_0[98] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sel_A_net_0[104] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_39[110] = \UART_LOG:BUART:tx_interrupt_out\[129]
Removing Lhs of wire \UART_LOG:Net_61\[113] = \UART_LOG:Net_9\[112]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[117] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[118] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[119] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[120] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[121] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[122] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[123] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[124] = zero[2]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[135] = \UART_LOG:BUART:tx_bitclk_dp\[171]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[181] = \UART_LOG:BUART:tx_counter_dp\[172]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[182] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[183] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[184] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[186] = \UART_LOG:BUART:tx_fifo_empty\[149]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[188] = \UART_LOG:BUART:tx_fifo_notfull\[148]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[248] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[256] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[267]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[258] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[268]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[259] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[260] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[298]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[261] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[262]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[262] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[263] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[264]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[264] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[270] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[271] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[272] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[273] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[274] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[275] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[276] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[277] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[278] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[279] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[280] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[281] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[286] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[287] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[288] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[289] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[290] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[291] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[292] = \UART_LOG:BUART:pollcount_1\[254]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[293] = \UART_LOG:BUART:pollcount_0\[257]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[294] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[295] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[302] = zero[2]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[303] = \UART_LOG:BUART:rx_parity_error_status\[304]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[305] = \UART_LOG:BUART:rx_stop_bit_error\[306]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[316] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[365]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[320] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[387]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[321] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[322] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[323] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[324] = \UART_LOG:BUART:sRX:MODIN4_6\[325]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[325] = \UART_LOG:BUART:rx_count_6\[243]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[326] = \UART_LOG:BUART:sRX:MODIN4_5\[327]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[327] = \UART_LOG:BUART:rx_count_5\[244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[328] = \UART_LOG:BUART:sRX:MODIN4_4\[329]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[329] = \UART_LOG:BUART:rx_count_4\[245]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[330] = \UART_LOG:BUART:sRX:MODIN4_3\[331]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[331] = \UART_LOG:BUART:rx_count_3\[246]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[332] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[333] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[334] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[335] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[336] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[337] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[338] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[339] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[340] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[341] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[342] = \UART_LOG:BUART:rx_count_6\[243]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[343] = \UART_LOG:BUART:rx_count_5\[244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[344] = \UART_LOG:BUART:rx_count_4\[245]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[345] = \UART_LOG:BUART:rx_count_3\[246]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[346] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[347] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[348] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[349] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[350] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[351] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[352] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[367] = \UART_LOG:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[368] = \UART_LOG:BUART:rx_parity_bit\[319]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[369] = \UART_LOG:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[370] = \UART_LOG:BUART:rx_parity_bit\[319]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[371] = \UART_LOG:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[372] = \UART_LOG:BUART:rx_parity_bit\[319]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[374] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[375] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[373]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[376] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[373]
Removing Lhs of wire tmpOE__Rx_1_net_0[398] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[403] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[424] = \RGB_PWM_red:PWMUDB:control_7\[416]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[434] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[435] = \RGB_PWM_red:PWMUDB:control_7\[416]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[439] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[441] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[442] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[443] = \RGB_PWM_red:PWMUDB:runmode_enable\[440]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[447] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[448] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[449] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[450] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[453] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_1\[457] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\[697]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_0\[459] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\[698]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[460] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[461] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[462] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[463] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[466] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[467] = zero[2]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[468] = \RGB_PWM_red:PWMUDB:final_kill_reg\[482]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[469] = zero[2]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[470] = \RGB_PWM_red:PWMUDB:fifo_full\[489]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[472] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[481]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[473] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[480]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status\[478] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2\[479] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[483] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[484] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[485] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[486] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[487] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[488] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[490] = \RGB_PWM_red:PWMUDB:tc_i\[445]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[491] = \RGB_PWM_red:PWMUDB:runmode_enable\[440]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[492] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[525] = \RGB_PWM_red:PWMUDB:cmp1_less\[496]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[530] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[532] = zero[2]
Removing Rhs of wire \RGB_PWM_red:Net_96\[535] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[527]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[538] = \RGB_PWM_red:PWMUDB:cmp1\[476]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\[579] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\[580] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\[581] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\[582] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\[583] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\[584] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\[585] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\[586] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\[587] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\[588] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\[589] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\[590] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\[591] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\[592] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\[593] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\[594] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\[595] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\[596] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\[597] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\[598] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\[599] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\[600] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_1\[601] = \RGB_PWM_red:PWMUDB:MODIN5_1\[602]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_1\[602] = \RGB_PWM_red:PWMUDB:dith_count_1\[456]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_0\[603] = \RGB_PWM_red:PWMUDB:MODIN5_0\[604]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_0\[604] = \RGB_PWM_red:PWMUDB:dith_count_0\[458]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[736] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[737] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_187[738] = \RGB_PWM_red:Net_96\[535]
Removing Lhs of wire tmpOE__Yellow_Led_net_0[745] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_1055[746] = \PWM_Yellow:Net_96\[2172]
Removing Rhs of wire Net_1055[746] = \PWM_Yellow:PWMUDB:pwm_i_reg\[2164]
Removing Lhs of wire tmpOE__Green_Led_net_0[752] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_989[753] = \PWM_Green:Net_96\[1861]
Removing Rhs of wire Net_989[753] = \PWM_Green:PWMUDB:pwm_i_reg\[1853]
Removing Lhs of wire tmpOE__Red_Led_net_0[759] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_561[760] = \PWM_Red:Net_96\[1550]
Removing Rhs of wire Net_561[760] = \PWM_Red:PWMUDB:pwm_i_reg\[1542]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[778] = \RGB_PWM_green:PWMUDB:control_7\[770]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[788] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[789] = \RGB_PWM_green:PWMUDB:control_7\[770]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[793] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[795] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[796] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[797] = \RGB_PWM_green:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[801] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[802] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[803] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[804] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[807] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_1\[811] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\[1051]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_0\[813] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\[1052]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[814] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[815] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[816] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[817] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[820] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[821] = zero[2]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[822] = \RGB_PWM_green:PWMUDB:final_kill_reg\[836]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[823] = zero[2]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[824] = \RGB_PWM_green:PWMUDB:fifo_full\[843]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[826] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[835]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[827] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[834]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status\[832] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2\[833] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[837] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[838] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[839] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[840] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[841] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[842] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[844] = \RGB_PWM_green:PWMUDB:tc_i\[799]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[845] = \RGB_PWM_green:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[846] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[879] = \RGB_PWM_green:PWMUDB:cmp1_less\[850]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[884] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[886] = zero[2]
Removing Rhs of wire \RGB_PWM_green:Net_96\[889] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[881]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[892] = \RGB_PWM_green:PWMUDB:cmp1\[830]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\[933] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\[934] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\[935] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\[936] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\[937] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\[938] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\[939] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\[940] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\[941] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\[942] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\[943] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\[944] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\[945] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\[946] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\[947] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\[948] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\[949] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\[950] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\[951] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\[952] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\[953] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\[954] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_1\[955] = \RGB_PWM_green:PWMUDB:MODIN6_1\[956]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_1\[956] = \RGB_PWM_green:PWMUDB:dith_count_1\[810]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_0\[957] = \RGB_PWM_green:PWMUDB:MODIN6_0\[958]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_0\[958] = \RGB_PWM_green:PWMUDB:dith_count_0\[812]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1090] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1091] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_215[1092] = \RGB_PWM_green:Net_96\[889]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[1111] = \RGB_PWM_blue:PWMUDB:control_7\[1103]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[1121] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[1122] = \RGB_PWM_blue:PWMUDB:control_7\[1103]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[1126] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[1128] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[1129] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[1130] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1127]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[1134] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[1135] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[1136] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[1137] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[1140] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_1\[1144] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\[1384]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_0\[1146] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\[1385]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[1147] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[1148] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[1149] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[1150] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[1153] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[1154] = zero[2]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[1155] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[1169]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[1156] = zero[2]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[1157] = \RGB_PWM_blue:PWMUDB:fifo_full\[1176]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[1159] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[1168]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[1160] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[1167]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status\[1165] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2\[1166] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[1170] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[1171] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[1172] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[1173] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[1174] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[1175] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[1177] = \RGB_PWM_blue:PWMUDB:tc_i\[1132]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[1178] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1127]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[1179] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[1212] = \RGB_PWM_blue:PWMUDB:cmp1_less\[1183]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[1217] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[1219] = zero[2]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[1222] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[1214]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[1225] = \RGB_PWM_blue:PWMUDB:cmp1\[1163]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\[1266] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\[1267] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\[1268] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\[1269] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\[1270] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\[1271] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\[1272] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\[1273] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\[1274] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\[1275] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\[1276] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\[1277] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\[1278] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\[1279] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\[1280] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\[1281] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\[1282] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\[1283] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\[1284] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\[1285] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\[1286] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\[1287] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_1\[1288] = \RGB_PWM_blue:PWMUDB:MODIN7_1\[1289]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_1\[1289] = \RGB_PWM_blue:PWMUDB:dith_count_1\[1143]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_0\[1290] = \RGB_PWM_blue:PWMUDB:MODIN7_0\[1291]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_0\[1291] = \RGB_PWM_blue:PWMUDB:dith_count_0\[1145]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1423] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1424] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_2097[1425] = \RGB_PWM_blue:Net_96\[1222]
Removing Lhs of wire tmpOE__RGB_R_net_0[1433] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__RGB_G_net_0[1439] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire tmpOE__RGB_B_net_0[1445] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:ctrl_enable\[1463] = \PWM_Red:PWMUDB:control_7\[1455]
Removing Lhs of wire \PWM_Red:PWMUDB:hwCapture\[1473] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:hwEnable\[1474] = \PWM_Red:PWMUDB:control_7\[1455]
Removing Lhs of wire \PWM_Red:PWMUDB:trig_out\[1478] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\R\[1480] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\S\[1481] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:final_enable\[1482] = \PWM_Red:PWMUDB:runmode_enable\[1479]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\R\[1486] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\S\[1487] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\R\[1488] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\S\[1489] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:final_kill\[1492] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_1\[1496] = \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_1\[1714]
Removing Lhs of wire \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_0\[1498] = \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_0\[1715]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_1\\R\[1499] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_1\\S\[1500] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_0\\R\[1501] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_0\\S\[1502] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_2\[1504] = \PWM_Red:PWMUDB:tc_i\[1484]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_1\[1505] = \PWM_Red:PWMUDB:runmode_enable\[1479]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_0\[1506] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:compare1\[1540] = \PWM_Red:PWMUDB:cmp1_less\[1510]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm1_i\[1545] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm2_i\[1547] = zero[2]
Removing Rhs of wire \PWM_Red:PWMUDB:pwm_temp\[1553] = \PWM_Red:PWMUDB:cmp1\[1554]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_23\[1596] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_22\[1597] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_21\[1598] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_20\[1599] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_19\[1600] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_18\[1601] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_17\[1602] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_16\[1603] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_15\[1604] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_14\[1605] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_13\[1606] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_12\[1607] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_11\[1608] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_10\[1609] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_9\[1610] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_8\[1611] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_7\[1612] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_6\[1613] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_5\[1614] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_4\[1615] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_3\[1616] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_2\[1617] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_1\[1618] = \PWM_Red:PWMUDB:MODIN8_1\[1619]
Removing Lhs of wire \PWM_Red:PWMUDB:MODIN8_1\[1619] = \PWM_Red:PWMUDB:dith_count_1\[1495]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_0\[1620] = \PWM_Red:PWMUDB:MODIN8_0\[1621]
Removing Lhs of wire \PWM_Red:PWMUDB:MODIN8_0\[1621] = \PWM_Red:PWMUDB:dith_count_0\[1497]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1753] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1754] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:ctrl_enable\[1774] = \PWM_Green:PWMUDB:control_7\[1766]
Removing Lhs of wire \PWM_Green:PWMUDB:hwCapture\[1784] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:hwEnable\[1785] = \PWM_Green:PWMUDB:control_7\[1766]
Removing Lhs of wire \PWM_Green:PWMUDB:trig_out\[1789] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:runmode_enable\\R\[1791] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:runmode_enable\\S\[1792] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:final_enable\[1793] = \PWM_Green:PWMUDB:runmode_enable\[1790]
Removing Lhs of wire \PWM_Green:PWMUDB:ltch_kill_reg\\R\[1797] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:ltch_kill_reg\\S\[1798] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:min_kill_reg\\R\[1799] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:min_kill_reg\\S\[1800] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:final_kill\[1803] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_1\[1807] = \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_1\[2025]
Removing Lhs of wire \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_0\[1809] = \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_0\[2026]
Removing Lhs of wire \PWM_Green:PWMUDB:dith_count_1\\R\[1810] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:dith_count_1\\S\[1811] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:dith_count_0\\R\[1812] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:dith_count_0\\S\[1813] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:cs_addr_2\[1815] = \PWM_Green:PWMUDB:tc_i\[1795]
Removing Lhs of wire \PWM_Green:PWMUDB:cs_addr_1\[1816] = \PWM_Green:PWMUDB:runmode_enable\[1790]
Removing Lhs of wire \PWM_Green:PWMUDB:cs_addr_0\[1817] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:compare1\[1851] = \PWM_Green:PWMUDB:cmp1_less\[1821]
Removing Lhs of wire \PWM_Green:PWMUDB:pwm1_i\[1856] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:pwm2_i\[1858] = zero[2]
Removing Rhs of wire \PWM_Green:PWMUDB:pwm_temp\[1864] = \PWM_Green:PWMUDB:cmp1\[1865]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_23\[1907] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_22\[1908] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_21\[1909] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_20\[1910] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_19\[1911] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_18\[1912] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_17\[1913] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_16\[1914] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_15\[1915] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_14\[1916] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_13\[1917] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_12\[1918] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_11\[1919] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_10\[1920] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_9\[1921] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_8\[1922] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_7\[1923] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_6\[1924] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_5\[1925] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_4\[1926] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_3\[1927] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_2\[1928] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_1\[1929] = \PWM_Green:PWMUDB:MODIN9_1\[1930]
Removing Lhs of wire \PWM_Green:PWMUDB:MODIN9_1\[1930] = \PWM_Green:PWMUDB:dith_count_1\[1806]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_0\[1931] = \PWM_Green:PWMUDB:MODIN9_0\[1932]
Removing Lhs of wire \PWM_Green:PWMUDB:MODIN9_0\[1932] = \PWM_Green:PWMUDB:dith_count_0\[1808]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2064] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2065] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:ctrl_enable\[2085] = \PWM_Yellow:PWMUDB:control_7\[2077]
Removing Lhs of wire \PWM_Yellow:PWMUDB:hwCapture\[2095] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:hwEnable\[2096] = \PWM_Yellow:PWMUDB:control_7\[2077]
Removing Lhs of wire \PWM_Yellow:PWMUDB:trig_out\[2100] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:runmode_enable\\R\[2102] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:runmode_enable\\S\[2103] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:final_enable\[2104] = \PWM_Yellow:PWMUDB:runmode_enable\[2101]
Removing Lhs of wire \PWM_Yellow:PWMUDB:ltch_kill_reg\\R\[2108] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:ltch_kill_reg\\S\[2109] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:min_kill_reg\\R\[2110] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:min_kill_reg\\S\[2111] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:final_kill\[2114] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_1\[2118] = \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_1\[2336]
Removing Lhs of wire \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_0\[2120] = \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_0\[2337]
Removing Lhs of wire \PWM_Yellow:PWMUDB:dith_count_1\\R\[2121] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:dith_count_1\\S\[2122] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:dith_count_0\\R\[2123] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:dith_count_0\\S\[2124] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:cs_addr_2\[2126] = \PWM_Yellow:PWMUDB:tc_i\[2106]
Removing Lhs of wire \PWM_Yellow:PWMUDB:cs_addr_1\[2127] = \PWM_Yellow:PWMUDB:runmode_enable\[2101]
Removing Lhs of wire \PWM_Yellow:PWMUDB:cs_addr_0\[2128] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:compare1\[2162] = \PWM_Yellow:PWMUDB:cmp1_less\[2132]
Removing Lhs of wire \PWM_Yellow:PWMUDB:pwm1_i\[2167] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:pwm2_i\[2169] = zero[2]
Removing Rhs of wire \PWM_Yellow:PWMUDB:pwm_temp\[2175] = \PWM_Yellow:PWMUDB:cmp1\[2176]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_23\[2218] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_22\[2219] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_21\[2220] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_20\[2221] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_19\[2222] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_18\[2223] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_17\[2224] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_16\[2225] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_15\[2226] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_14\[2227] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_13\[2228] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_12\[2229] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_11\[2230] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_10\[2231] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_9\[2232] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_8\[2233] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_7\[2234] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_6\[2235] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_5\[2236] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_4\[2237] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_3\[2238] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_2\[2239] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_1\[2240] = \PWM_Yellow:PWMUDB:MODIN10_1\[2241]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODIN10_1\[2241] = \PWM_Yellow:PWMUDB:dith_count_1\[2117]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_0\[2242] = \PWM_Yellow:PWMUDB:MODIN10_0\[2243]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODIN10_0\[2243] = \PWM_Yellow:PWMUDB:dith_count_0\[2119]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2375] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2376] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire Net_12[2385] = zero[2]
Removing Lhs of wire \Timer_3secs:Net_260\[2387] = zero[2]
Removing Lhs of wire \Timer_3secs:Net_266\[2388] = tmpOE__Pin_Button_4_net_0[1]
Removing Rhs of wire Net_1712[2392] = \Timer_3secs:Net_57\[2391]
Removing Lhs of wire \Timer_3secs:Net_102\[2394] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2396] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2411] = \UART_LOG:BUART:rx_bitclk_pre\[237]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2420] = \UART_LOG:BUART:rx_parity_error_pre\[314]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2421] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2425] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2426] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2427] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2430] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[2433] = \RGB_PWM_red:PWMUDB:cmp1\[476]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[2434] = \RGB_PWM_red:PWMUDB:cmp1_status\[477]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[2435] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2437] = \RGB_PWM_red:PWMUDB:pwm_i\[528]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2438] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2439] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[2440] = \RGB_PWM_red:PWMUDB:status_2\[471]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2441] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2442] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2443] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2446] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[2449] = \RGB_PWM_green:PWMUDB:cmp1\[830]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[2450] = \RGB_PWM_green:PWMUDB:cmp1_status\[831]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[2451] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2453] = \RGB_PWM_green:PWMUDB:pwm_i\[882]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2454] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2455] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[2456] = \RGB_PWM_green:PWMUDB:status_2\[825]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2457] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2458] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2459] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2462] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[2465] = \RGB_PWM_blue:PWMUDB:cmp1\[1163]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[2466] = \RGB_PWM_blue:PWMUDB:cmp1_status\[1164]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[2467] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2469] = \RGB_PWM_blue:PWMUDB:pwm_i\[1215]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2470] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2471] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[2472] = \RGB_PWM_blue:PWMUDB:status_2\[1158]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\D\[2473] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:prevCapture\\D\[2474] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:trig_last\\D\[2475] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\D\[2478] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm_i_reg\\D\[2481] = \PWM_Red:PWMUDB:pwm_i\[1543]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm1_i_reg\\D\[2482] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm2_i_reg\\D\[2483] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:min_kill_reg\\D\[2485] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:prevCapture\\D\[2486] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:trig_last\\D\[2487] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:ltch_kill_reg\\D\[2490] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Green:PWMUDB:pwm_i_reg\\D\[2493] = \PWM_Green:PWMUDB:pwm_i\[1854]
Removing Lhs of wire \PWM_Green:PWMUDB:pwm1_i_reg\\D\[2494] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:pwm2_i_reg\\D\[2495] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:min_kill_reg\\D\[2497] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:prevCapture\\D\[2498] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:trig_last\\D\[2499] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:ltch_kill_reg\\D\[2502] = tmpOE__Pin_Button_4_net_0[1]
Removing Lhs of wire \PWM_Yellow:PWMUDB:pwm_i_reg\\D\[2505] = \PWM_Yellow:PWMUDB:pwm_i\[2165]
Removing Lhs of wire \PWM_Yellow:PWMUDB:pwm1_i_reg\\D\[2506] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:pwm2_i_reg\\D\[2507] = zero[2]

------------------------------------------------------
Aliased 0 equations, 571 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Button_4_net_0' (cost = 0):
tmpOE__Pin_Button_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:pwm_temp\' (cost = 0):
\PWM_Red:PWMUDB:pwm_temp\ <= (\PWM_Red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:pwm_temp\' (cost = 0):
\PWM_Green:PWMUDB:pwm_temp\ <= (\PWM_Green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_Green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Green:PWMUDB:dith_count_1\ and \PWM_Green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:pwm_temp\' (cost = 0):
\PWM_Yellow:PWMUDB:pwm_temp\ <= (\PWM_Yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_Yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Yellow:PWMUDB:dith_count_1\ and \PWM_Yellow:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:dith_count_1\)
	OR (not \PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_Green:PWMUDB:dith_count_0\ and \PWM_Green:PWMUDB:dith_count_1\)
	OR (not \PWM_Green:PWMUDB:dith_count_1\ and \PWM_Green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_Yellow:PWMUDB:dith_count_0\ and \PWM_Yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_Yellow:PWMUDB:dith_count_1\ and \PWM_Yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_31 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_31 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_31 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_31 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_31 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Red:PWMUDB:final_capture\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Green:PWMUDB:final_capture\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[201] = \UART_LOG:BUART:rx_bitclk\[249]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[300] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[309] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[494] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[707] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[717] = zero[2]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[727] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[848] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1061] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1071] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1081] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[1181] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1394] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1404] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1414] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:final_capture\[1508] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1724] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1734] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1744] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:final_capture\[1819] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2035] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2045] = zero[2]
Removing Lhs of wire \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2055] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:final_capture\[2130] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2346] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2356] = zero[2]
Removing Lhs of wire \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2366] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2403] = \UART_LOG:BUART:tx_ctrl_mark_last\[192]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2415] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2416] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2418] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2419] = \UART_LOG:BUART:rx_markspace_pre\[313]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2424] = \UART_LOG:BUART:rx_parity_bit\[319]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2428] = \RGB_PWM_red:PWMUDB:control_7\[416]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[2436] = zero[2]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2444] = \RGB_PWM_green:PWMUDB:control_7\[770]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[2452] = zero[2]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2460] = \RGB_PWM_blue:PWMUDB:control_7\[1103]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[2468] = zero[2]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\D\[2476] = \PWM_Red:PWMUDB:control_7\[1455]
Removing Lhs of wire \PWM_Green:PWMUDB:runmode_enable\\D\[2488] = \PWM_Green:PWMUDB:control_7\[1766]
Removing Lhs of wire \PWM_Yellow:PWMUDB:runmode_enable\\D\[2500] = \PWM_Yellow:PWMUDB:control_7\[2077]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_31 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_31 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.248ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 12 December 2023 22:35:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Darmstadt\College\Study\Semester1\AMA_EOS\EOS\Lab\Assignments\Git\ReactionGame.cydsn\ReactionGame.cyprj -d CY8C5888LTI-LP097 ReactionGame.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=6, Signal=Net_2140
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Button_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Button_4(0)__PA ,
            fb => Net_70 ,
            pad => Pin_Button_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Button_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Button_3(0)__PA ,
            fb => Net_69 ,
            pad => Pin_Button_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Button_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Button_2(0)__PA ,
            fb => Net_77 ,
            pad => Pin_Button_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Button_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Button_1(0)__PA ,
            fb => Net_76 ,
            pad => Pin_Button_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_A(0)__PA ,
            pin_input => Net_18 ,
            pad => Pin_7_seg_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_B(0)__PA ,
            pin_input => Net_19 ,
            pad => Pin_7_seg_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_C(0)__PA ,
            pin_input => Net_20 ,
            pad => Pin_7_seg_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_D(0)__PA ,
            pin_input => Net_21 ,
            pad => Pin_7_seg_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_E(0)__PA ,
            pin_input => Net_22 ,
            pad => Pin_7_seg_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_F(0)__PA ,
            pin_input => Net_23 ,
            pad => Pin_7_seg_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_G(0)__PA ,
            pin_input => Net_24 ,
            pad => Pin_7_seg_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7_seg_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7_seg_DP(0)__PA ,
            pin_input => Net_25 ,
            pad => Pin_7_seg_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sel_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sel_A(0)__PA ,
            pad => Pin_Sel_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_31 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_35 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Yellow_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Yellow_Led(0)__PA ,
            pin_input => Net_1055 ,
            pad => Yellow_Led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Green_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Green_Led(0)__PA ,
            pin_input => Net_989 ,
            pad => Green_Led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Red_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Red_Led(0)__PA ,
            pin_input => Net_561 ,
            pad => Red_Led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_187 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_215 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_2097 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_35, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_35 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_31 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_67, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_70 * !Net_69
        );
        Output = Net_67 (fanout=1)

    MacroCell: Name=Net_75, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_77 * !Net_76
        );
        Output = Net_75 (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_31
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_31 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_31 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_31
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_31 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_31 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_31
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_187, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_187 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_215, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_215 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2097, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_2097 (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\
        );
        Output = \PWM_Red:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_561, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:runmode_enable\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_561 (fanout=1)

    MacroCell: Name=\PWM_Green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Green:PWMUDB:control_7\
        );
        Output = \PWM_Green:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_989, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Green:PWMUDB:runmode_enable\ * 
              \PWM_Green:PWMUDB:cmp1_less\
        );
        Output = Net_989 (fanout=1)

    MacroCell: Name=\PWM_Yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Yellow:PWMUDB:control_7\
        );
        Output = \PWM_Yellow:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_1055, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Yellow:PWMUDB:runmode_enable\ * 
              \PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = Net_1055 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \PWM_Red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Red:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \PWM_Green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Green:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2140 ,
            cs_addr_2 => \PWM_Yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Yellow:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ ,
            interrupt => Net_39 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2140 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2140 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2140 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SevenSeg_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_25 ,
            control_6 => Net_24 ,
            control_5 => Net_23 ,
            control_4 => Net_22 ,
            control_3 => Net_21 ,
            control_2 => Net_20 ,
            control_1 => Net_19 ,
            control_0 => Net_18 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \PWM_Red:PWMUDB:control_7\ ,
            control_6 => \PWM_Red:PWMUDB:control_6\ ,
            control_5 => \PWM_Red:PWMUDB:control_5\ ,
            control_4 => \PWM_Red:PWMUDB:control_4\ ,
            control_3 => \PWM_Red:PWMUDB:control_3\ ,
            control_2 => \PWM_Red:PWMUDB:control_2\ ,
            control_1 => \PWM_Red:PWMUDB:control_1\ ,
            control_0 => \PWM_Red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \PWM_Green:PWMUDB:control_7\ ,
            control_6 => \PWM_Green:PWMUDB:control_6\ ,
            control_5 => \PWM_Green:PWMUDB:control_5\ ,
            control_4 => \PWM_Green:PWMUDB:control_4\ ,
            control_3 => \PWM_Green:PWMUDB:control_3\ ,
            control_2 => \PWM_Green:PWMUDB:control_2\ ,
            control_1 => \PWM_Green:PWMUDB:control_1\ ,
            control_0 => \PWM_Green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2140 ,
            control_7 => \PWM_Yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_Yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_Yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_Yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_Yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_Yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_Yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_Yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_button_press
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_start_game
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3secs
        PORT MAP (
            interrupt => Net_1712 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   67 :  317 :  384 : 17.45 %
  Total P-terms               :   76 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.086ms
Tech Mapping phase: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Green_Led(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_7_seg_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_7_seg_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_7_seg_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_7_seg_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : Pin_7_seg_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_7_seg_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_7_seg_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : Pin_7_seg_G(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_Button_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_Button_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_Button_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_Sel_A(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Red_Led(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Yellow_Led(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.65
                   Pterms :            4.35
               Macrocells :            2.82
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       8.10 :       4.80
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2097, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_2097 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2140 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_187, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_187 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_75, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_77 * !Net_76
        );
        Output = Net_75 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2140 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_31
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_31 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_31
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_31 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_31
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_31 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_31 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_31 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SevenSeg_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_25 ,
        control_6 => Net_24 ,
        control_5 => Net_23 ,
        control_4 => Net_22 ,
        control_3 => Net_21 ,
        control_2 => Net_20 ,
        control_1 => Net_19 ,
        control_0 => Net_18 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ ,
        interrupt => Net_39 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_35, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2140 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Green:PWMUDB:control_7\
        );
        Output = \PWM_Green:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \PWM_Green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Green:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_989, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Green:PWMUDB:runmode_enable\ * 
              \PWM_Green:PWMUDB:cmp1_less\
        );
        Output = Net_989 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_Green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \PWM_Green:PWMUDB:control_7\ ,
        control_6 => \PWM_Green:PWMUDB:control_6\ ,
        control_5 => \PWM_Green:PWMUDB:control_5\ ,
        control_4 => \PWM_Green:PWMUDB:control_4\ ,
        control_3 => \PWM_Green:PWMUDB:control_3\ ,
        control_2 => \PWM_Green:PWMUDB:control_2\ ,
        control_1 => \PWM_Green:PWMUDB:control_1\ ,
        control_0 => \PWM_Green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1055, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Yellow:PWMUDB:runmode_enable\ * 
              \PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = Net_1055 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Yellow:PWMUDB:control_7\
        );
        Output = \PWM_Yellow:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_67, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_70 * !Net_69
        );
        Output = Net_67 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \PWM_Yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Yellow:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \PWM_Yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_Yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_Yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_Yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_Yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_Yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_Yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_Yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_561, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:runmode_enable\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_561 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\
        );
        Output = \PWM_Red:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_215, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_215 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2140) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2140 ,
        cs_addr_2 => \PWM_Red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Red:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2140 ,
        control_7 => \PWM_Red:PWMUDB:control_7\ ,
        control_6 => \PWM_Red:PWMUDB:control_6\ ,
        control_5 => \PWM_Red:PWMUDB:control_5\ ,
        control_4 => \PWM_Red:PWMUDB:control_4\ ,
        control_3 => \PWM_Red:PWMUDB:control_3\ ,
        control_2 => \PWM_Red:PWMUDB:control_2\ ,
        control_1 => \PWM_Red:PWMUDB:control_1\ ,
        control_0 => \PWM_Red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_button_press
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_start_game
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_3secs
        PORT MAP (
            interrupt => Net_1712 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_Button_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Button_1(0)__PA ,
        fb => Net_76 ,
        pad => Pin_Button_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Button_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Button_2(0)__PA ,
        fb => Net_77 ,
        pad => Pin_Button_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Button_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Button_3(0)__PA ,
        fb => Net_69 ,
        pad => Pin_Button_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Red_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Red_Led(0)__PA ,
        pin_input => Net_561 ,
        pad => Red_Led(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Green_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Green_Led(0)__PA ,
        pin_input => Net_989 ,
        pad => Green_Led(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_7_seg_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_DP(0)__PA ,
        pin_input => Net_25 ,
        pad => Pin_7_seg_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_7_seg_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_G(0)__PA ,
        pin_input => Net_24 ,
        pad => Pin_7_seg_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_7_seg_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_F(0)__PA ,
        pin_input => Net_23 ,
        pad => Pin_7_seg_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_7_seg_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_E(0)__PA ,
        pin_input => Net_22 ,
        pad => Pin_7_seg_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_7_seg_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_D(0)__PA ,
        pin_input => Net_21 ,
        pad => Pin_7_seg_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_7_seg_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_C(0)__PA ,
        pin_input => Net_20 ,
        pad => Pin_7_seg_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7_seg_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_B(0)__PA ,
        pin_input => Net_19 ,
        pad => Pin_7_seg_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_7_seg_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7_seg_A(0)__PA ,
        pin_input => Net_18 ,
        pad => Pin_7_seg_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Yellow_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Yellow_Led(0)__PA ,
        pin_input => Net_1055 ,
        pad => Yellow_Led(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_2097 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_215 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_187 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Button_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Button_4(0)__PA ,
        fb => Net_70 ,
        pad => Pin_Button_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Sel_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sel_A(0)__PA ,
        pad => Pin_Sel_A(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_31 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_35 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_LOG:Net_9\ ,
            dclk_0 => \UART_LOG:Net_9_local\ ,
            dclk_glb_1 => Net_2140 ,
            dclk_1 => Net_2140_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_3secs:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_3secs:Net_51\ ,
            cmp => \Timer_3secs:Net_261\ ,
            irq => Net_1712 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL | Pin_Button_1(0) | FB(Net_76)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Pin_Button_2(0) | FB(Net_77)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Pin_Button_3(0) | FB(Net_69)
     |   6 |     * |      NONE |         CMOS_OUT |      Red_Led(0) | In(Net_561)
     |   7 |     * |      NONE |         CMOS_OUT |    Green_Led(0) | In(Net_989)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT | Pin_7_seg_DP(0) | In(Net_25)
     |   1 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_G(0) | In(Net_24)
     |   2 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_F(0) | In(Net_23)
     |   3 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_E(0) | In(Net_22)
     |   4 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_D(0) | In(Net_21)
     |   5 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_C(0) | In(Net_20)
     |   6 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_B(0) | In(Net_19)
     |   7 |     * |      NONE |         CMOS_OUT |  Pin_7_seg_A(0) | In(Net_18)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   Yellow_Led(0) | In(Net_1055)
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_2097)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_215)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_187)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL | Pin_Button_4(0) | FB(Net_70)
     |   5 |     * |      NONE |         CMOS_OUT |    Pin_Sel_A(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_31)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_35)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.032ms
Digital Placement phase: Elapsed time ==> 1s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ReactionGame_r.vh2" --pcf-path "ReactionGame.pco" --des-name "ReactionGame" --dsf-path "ReactionGame.dsf" --sdc-path "ReactionGame.sdc" --lib-path "ReactionGame_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ReactionGame_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.341ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.342ms
API generation phase: Elapsed time ==> 1s.718ms
Dependency generation phase: Elapsed time ==> 0s.005ms
Cleanup phase: Elapsed time ==> 0s.000ms
