

================================================================
== Synthesis Summary Report of 'example_acc'
================================================================
+ General Information: 
    * Date:           Wed Feb 19 22:04:22 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        example_acc
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ example_acc       |     -|  5.93|        -|       -|         -|        0|     -|    rewind|     -|   -|  58 (~0%)|  187 (~0%)|    -|
    | o VITIS_LOOP_22_1  |    II|  8.00|        -|       -|        16|       16|     -|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------------+
| Interface     | Register | Offset | Width | Access | Description            |
+---------------+----------+--------+-------+--------+------------------------+
| s_axi_control | start_r  | 0x10   | 32    | W      | Data signal of start_r |
+---------------+----------+--------+-------+--------+------------------------+

* Other Ports
+-----------+-------+-----------+----------+
| Port      | Mode  | Direction | Bitwidth |
+-----------+-------+-----------+----------+
| ap_return |       | out       | 32       |
| data_in   | ap_hs | in        | 1        |
+-----------+-------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| data_in  | in        | directio<ap_uint<1> >& |
| start    | in        | bool                   |
| return   | out       | int                    |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+----------------+----------+-----------------------------------+
| Argument | HW Interface   | HW Type  | HW Info                           |
+----------+----------------+----------+-----------------------------------+
| data_in  | data_in_ap_vld | port     |                                   |
| data_in  | data_in        | port     |                                   |
| data_in  | data_in_ap_ack | port     |                                   |
| start    | s_axi_control  | register | name=start_r offset=0x10 range=32 |
| return   | ap_return      | port     |                                   |
+----------+----------------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-------+--------+---------+
| Name                 | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+----------------------+-----+--------+-----------+-------+--------+---------+
| + example_acc        | 0   |        |           |       |        |         |
|   rx_3_fu_88_p2      |     |        | rx_3      | add   | fabric | 0       |
|   icmp_ln29_fu_94_p2 |     |        | icmp_ln29 | setlt | auto   | 0       |
|   and_ln29_fu_100_p2 |     |        | and_ln29  | and   | auto   | 0       |
+----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + example_acc     |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+-------------------------------------------------+
| Type      | Options                     | Location                                        |
+-----------+-----------------------------+-------------------------------------------------+
| interface | ap_hs port=data_in          | ../example_acc.cpp:18 in example_acc, data_in   |
| interface | mode=s_axilite port=start   | ../example_acc.cpp:19 in example_acc, start     |
| interface | mode=ap_ctrl_hs port=return | ../example_acc.cpp:20 in example_acc, return    |
| interface | ap_hs port=data_in          | ../receive_data.cpp:12 in receive_data, data_in |
+-----------+-----------------------------+-------------------------------------------------+


