Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  2 21:32:04 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 4.635ns (44.227%)  route 5.845ns (55.773%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.970     1.426    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.550 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.665     2.215    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     2.367 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.145     3.512    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.326     3.838 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.065     6.903    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.480 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.480    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 4.613ns (44.115%)  route 5.844ns (55.885%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.970     1.426    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.550 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.665     2.215    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     2.367 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.143     3.510    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.326     3.836 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.066     6.902    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.458 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.458    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.521ns  (logic 4.608ns (48.399%)  route 4.913ns (51.601%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.970     1.426    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.550 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.665     2.215    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     2.367 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.670     3.036    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.326     3.362 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.609     5.971    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.521 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.521    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.585ns (48.392%)  route 4.889ns (51.608%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.971     1.427    C1/S[8]
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     1.551 r  C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.403     1.954    C1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118     2.072 r  C1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.995     3.067    C1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.326     3.393 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521     5.913    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.474 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.474    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.362ns (47.998%)  route 4.725ns (52.002%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           1.037     1.493    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.617 r  C1/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.469     2.086    C1/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.124     2.210 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.124     3.334    C1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124     3.458 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095     5.553    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.087 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.087    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 4.321ns (48.751%)  route 4.543ns (51.249%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           1.037     1.493    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.617 r  C1/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.469     2.086    C1/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.124     2.210 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     3.186    C1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     3.310 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.371    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.864 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.864    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.595ns (52.462%)  route 4.164ns (47.538%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=9, routed)           0.970     1.426    C1/md[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     1.550 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.665     2.215    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     2.367 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.858     3.225    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.326     3.551 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.222    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.759 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.759    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 4.154ns (52.206%)  route 3.803ns (47.794%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=15, routed)          0.873     1.329    C1/md[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.453 r  C1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930     4.383    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.958 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.958    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 4.132ns (56.293%)  route 3.208ns (43.707%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=15, routed)          1.094     1.550    C1/md[2]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  C1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.114     3.788    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.340 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.340    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.346ns (59.339%)  route 2.978ns (40.661%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=15, routed)          1.101     1.557    C1/md[2]
    SLICE_X0Y97          LUT3 (Prop_lut3_I2_O)        0.152     1.709 r  C1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.876     3.586    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.323 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.323    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  C1/PS_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C1/PS_reg[0]/Q
                         net (fo=4, routed)           0.098     0.239    C1/PS[0]
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  C1/NS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    C1/NS[0]
    SLICE_X2Y91          FDRE                                         r  C1/NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  C1/PS_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/PS_reg[0]/Q
                         net (fo=4, routed)           0.098     0.239    C1/PS[0]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.048     0.287 r  C1/NS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.287    C1/NS[1]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  C1/NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  C1/PS_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/PS_reg[0]/Q
                         net (fo=4, routed)           0.102     0.243    C1/PS[0]
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.288 r  C1/NS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    C1/NS[2]
    SLICE_X2Y91          FDRE                                         r  C1/NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/Z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  C1/PS_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/PS_reg[0]/Q
                         net (fo=4, routed)           0.102     0.243    C1/PS[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.048     0.291 r  C1/Z_i_1/O
                         net (fo=1, routed)           0.000     0.291    C1/Z_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  C1/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/Z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/reverse_clock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  C1/Z_reg/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  C1/Z_reg/Q
                         net (fo=1, routed)           0.093     0.241    C1/Z
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.099     0.340 r  C1/reverse_clock_i_1/O
                         net (fo=1, routed)           0.000     0.340    C1/reverse_clock_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  C1/reverse_clock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/NS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  C1/NS_reg[2]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C1/NS_reg[2]/Q
                         net (fo=1, routed)           0.176     0.340    C1/NS_reg_n_0_[2]
    SLICE_X3Y91          FDRE                                         r  C1/PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/NS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  C1/NS_reg[0]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C1/NS_reg[0]/Q
                         net (fo=1, routed)           0.188     0.352    C1/NS_reg_n_0_[0]
    SLICE_X3Y91          FDRE                                         r  C1/PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  C1/cnt_reg[11]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[11]/Q
                         net (fo=1, routed)           0.161     0.302    C1/cnt_reg_n_0_[11]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.347 r  C1/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.347    C1/cnt[8]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.410 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    C1/cnt_reg[8]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[15]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[15]/Q
                         net (fo=1, routed)           0.161     0.302    C1/cnt_reg_n_0_[15]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.045     0.347 r  C1/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.347    C1/cnt[12]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.410 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    C1/cnt_reg[12]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  C1/cnt_reg[3]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[3]/Q
                         net (fo=1, routed)           0.161     0.302    C1/cnt_reg_n_0_[3]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     0.347 r  C1/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.347    C1/cnt[0]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.410 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    C1/cnt_reg[0]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





