Record=SheetSymbol|SourceDocument=FPGA_Memec_SpartanII_DemoBoard_Rev3.SchDoc|Designator=S1|SchDesignator=S1|FileName=XOR_LCD.SchDoc
Record=TopLevelDocument|FileName=FPGA_Memec_SpartanII_DemoBoard_Rev3.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U5|BaseComponentDesignator=U5|DocumentName=FPGA_Memec_SpartanII_DemoBoard_Rev3.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=HELDCKTW|Description=1 Ch x 8 Bit Digital IO|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U5|DocumentName=FPGA_Memec_SpartanII_DemoBoard_Rev3.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |Configuration= |Description=1 Ch x 8 Bit Digital IO|SubPartUniqueId1=HELDCKTW|SubPartDocPath1=FPGA_Memec_SpartanII_DemoBoard_Rev3.SchDoc|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Protel Footprint= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=XC2S100-5PQ208C|DeviceName=XC2S100-5PQ208C
