    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UART_Bridge_RXInternalInterrupt
UART_Bridge_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Bridge_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Bridge_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_Bridge_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_Bridge_RXInternalInterrupt__INTC_PRIOR_NUM EQU 4
UART_Bridge_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_Bridge_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Bridge_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_Bridge_TXInternalInterrupt
UART_Bridge_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Bridge_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Bridge_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_Bridge_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_Bridge_TXInternalInterrupt__INTC_PRIOR_NUM EQU 4
UART_Bridge_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_Bridge_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Bridge_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_Voltage_Target_Ext_CP_Clk
ADC_Voltage_Target_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_Voltage_Target_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_Voltage_Target_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_Voltage_Target_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Voltage_Target_Ext_CP_Clk__INDEX EQU 0x02
ADC_Voltage_Target_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Voltage_Target_Ext_CP_Clk__PM_ACT_MSK EQU 0x04
ADC_Voltage_Target_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Voltage_Target_Ext_CP_Clk__PM_STBY_MSK EQU 0x04

; ADC_Voltage_Target_theACLK
ADC_Voltage_Target_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Voltage_Target_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Voltage_Target_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Voltage_Target_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Voltage_Target_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Voltage_Target_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Voltage_Target_theACLK__INDEX EQU 0x00
ADC_Voltage_Target_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Voltage_Target_theACLK__PM_ACT_MSK EQU 0x01
ADC_Voltage_Target_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Voltage_Target_theACLK__PM_STBY_MSK EQU 0x01

; Timer_UsbSuspend_TimerHW
Timer_UsbSuspend_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_UsbSuspend_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_UsbSuspend_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_UsbSuspend_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_UsbSuspend_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_UsbSuspend_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_UsbSuspend_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_UsbSuspend_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_UsbSuspend_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_UsbSuspend_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_UsbSuspend_TimerHW__PM_ACT_MSK EQU 0x01
Timer_UsbSuspend_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_UsbSuspend_TimerHW__PM_STBY_MSK EQU 0x01
Timer_UsbSuspend_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_UsbSuspend_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_UsbSuspend_TimerHW__SR0 EQU CYREG_TMR0_SR0

; ADC_Voltage_Target_DSM4
ADC_Voltage_Target_DSM4__BUF0 EQU CYREG_DSM0_BUF0
ADC_Voltage_Target_DSM4__BUF1 EQU CYREG_DSM0_BUF1
ADC_Voltage_Target_DSM4__BUF2 EQU CYREG_DSM0_BUF2
ADC_Voltage_Target_DSM4__BUF3 EQU CYREG_DSM0_BUF3
ADC_Voltage_Target_DSM4__CLK EQU CYREG_DSM0_CLK
ADC_Voltage_Target_DSM4__CR0 EQU CYREG_DSM0_CR0
ADC_Voltage_Target_DSM4__CR1 EQU CYREG_DSM0_CR1
ADC_Voltage_Target_DSM4__CR10 EQU CYREG_DSM0_CR10
ADC_Voltage_Target_DSM4__CR11 EQU CYREG_DSM0_CR11
ADC_Voltage_Target_DSM4__CR12 EQU CYREG_DSM0_CR12
ADC_Voltage_Target_DSM4__CR13 EQU CYREG_DSM0_CR13
ADC_Voltage_Target_DSM4__CR14 EQU CYREG_DSM0_CR14
ADC_Voltage_Target_DSM4__CR15 EQU CYREG_DSM0_CR15
ADC_Voltage_Target_DSM4__CR16 EQU CYREG_DSM0_CR16
ADC_Voltage_Target_DSM4__CR17 EQU CYREG_DSM0_CR17
ADC_Voltage_Target_DSM4__CR2 EQU CYREG_DSM0_CR2
ADC_Voltage_Target_DSM4__CR3 EQU CYREG_DSM0_CR3
ADC_Voltage_Target_DSM4__CR4 EQU CYREG_DSM0_CR4
ADC_Voltage_Target_DSM4__CR5 EQU CYREG_DSM0_CR5
ADC_Voltage_Target_DSM4__CR6 EQU CYREG_DSM0_CR6
ADC_Voltage_Target_DSM4__CR7 EQU CYREG_DSM0_CR7
ADC_Voltage_Target_DSM4__CR8 EQU CYREG_DSM0_CR8
ADC_Voltage_Target_DSM4__CR9 EQU CYREG_DSM0_CR9
ADC_Voltage_Target_DSM4__DEM0 EQU CYREG_DSM0_DEM0
ADC_Voltage_Target_DSM4__DEM1 EQU CYREG_DSM0_DEM1
ADC_Voltage_Target_DSM4__MISC EQU CYREG_DSM0_MISC
ADC_Voltage_Target_DSM4__OUT0 EQU CYREG_DSM0_OUT0
ADC_Voltage_Target_DSM4__OUT1 EQU CYREG_DSM0_OUT1
ADC_Voltage_Target_DSM4__REF0 EQU CYREG_DSM0_REF0
ADC_Voltage_Target_DSM4__REF1 EQU CYREG_DSM0_REF1
ADC_Voltage_Target_DSM4__REF2 EQU CYREG_DSM0_REF2
ADC_Voltage_Target_DSM4__REF3 EQU CYREG_DSM0_REF3
ADC_Voltage_Target_DSM4__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_Voltage_Target_DSM4__SW0 EQU CYREG_DSM0_SW0
ADC_Voltage_Target_DSM4__SW2 EQU CYREG_DSM0_SW2
ADC_Voltage_Target_DSM4__SW3 EQU CYREG_DSM0_SW3
ADC_Voltage_Target_DSM4__SW4 EQU CYREG_DSM0_SW4
ADC_Voltage_Target_DSM4__SW6 EQU CYREG_DSM0_SW6
ADC_Voltage_Target_DSM4__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_Voltage_Target_DSM4__TST0 EQU CYREG_DSM0_TST0
ADC_Voltage_Target_DSM4__TST1 EQU CYREG_DSM0_TST1

; ADC_Voltage_Target_DEC
ADC_Voltage_Target_DEC__COHER EQU CYREG_DEC_COHER
ADC_Voltage_Target_DEC__CR EQU CYREG_DEC_CR
ADC_Voltage_Target_DEC__DR1 EQU CYREG_DEC_DR1
ADC_Voltage_Target_DEC__DR2 EQU CYREG_DEC_DR2
ADC_Voltage_Target_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_Voltage_Target_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_Voltage_Target_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_Voltage_Target_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_Voltage_Target_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_Voltage_Target_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_Voltage_Target_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_Voltage_Target_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_Voltage_Target_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_Voltage_Target_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_Voltage_Target_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_Voltage_Target_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_Voltage_Target_DEC__PM_ACT_MSK EQU 0x01
ADC_Voltage_Target_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_Voltage_Target_DEC__PM_STBY_MSK EQU 0x01
ADC_Voltage_Target_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_Voltage_Target_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_Voltage_Target_DEC__SR EQU CYREG_DEC_SR
ADC_Voltage_Target_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_Voltage_Target_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_Voltage_Target_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_Voltage_Target_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_Voltage_Target_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_Voltage_Target_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_Voltage_Target_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_Voltage_Target_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_Voltage_Target_IRQ
ADC_Voltage_Target_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Voltage_Target_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Voltage_Target_IRQ__INTC_MASK EQU 0x20000000
ADC_Voltage_Target_IRQ__INTC_NUMBER EQU 29
ADC_Voltage_Target_IRQ__INTC_PRIOR_NUM EQU 6
ADC_Voltage_Target_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_Voltage_Target_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Voltage_Target_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_SCLPullUp_Enable
Pin_SCLPullUp_Enable__0__MASK EQU 0x08
Pin_SCLPullUp_Enable__0__PC EQU CYREG_PRT12_PC3
Pin_SCLPullUp_Enable__0__PORT EQU 12
Pin_SCLPullUp_Enable__0__SHIFT EQU 3
Pin_SCLPullUp_Enable__AG EQU CYREG_PRT12_AG
Pin_SCLPullUp_Enable__BIE EQU CYREG_PRT12_BIE
Pin_SCLPullUp_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_SCLPullUp_Enable__BYP EQU CYREG_PRT12_BYP
Pin_SCLPullUp_Enable__DM0 EQU CYREG_PRT12_DM0
Pin_SCLPullUp_Enable__DM1 EQU CYREG_PRT12_DM1
Pin_SCLPullUp_Enable__DM2 EQU CYREG_PRT12_DM2
Pin_SCLPullUp_Enable__DR EQU CYREG_PRT12_DR
Pin_SCLPullUp_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_SCLPullUp_Enable__MASK EQU 0x08
Pin_SCLPullUp_Enable__PORT EQU 12
Pin_SCLPullUp_Enable__PRT EQU CYREG_PRT12_PRT
Pin_SCLPullUp_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_SCLPullUp_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_SCLPullUp_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_SCLPullUp_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_SCLPullUp_Enable__PS EQU CYREG_PRT12_PS
Pin_SCLPullUp_Enable__SHIFT EQU 3
Pin_SCLPullUp_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_SCLPullUp_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_SCLPullUp_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_SCLPullUp_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_SCLPullUp_Enable__SLW EQU CYREG_PRT12_SLW

; Pin_SDAPullUp_Enable
Pin_SDAPullUp_Enable__0__MASK EQU 0x04
Pin_SDAPullUp_Enable__0__PC EQU CYREG_PRT12_PC2
Pin_SDAPullUp_Enable__0__PORT EQU 12
Pin_SDAPullUp_Enable__0__SHIFT EQU 2
Pin_SDAPullUp_Enable__AG EQU CYREG_PRT12_AG
Pin_SDAPullUp_Enable__BIE EQU CYREG_PRT12_BIE
Pin_SDAPullUp_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_SDAPullUp_Enable__BYP EQU CYREG_PRT12_BYP
Pin_SDAPullUp_Enable__DM0 EQU CYREG_PRT12_DM0
Pin_SDAPullUp_Enable__DM1 EQU CYREG_PRT12_DM1
Pin_SDAPullUp_Enable__DM2 EQU CYREG_PRT12_DM2
Pin_SDAPullUp_Enable__DR EQU CYREG_PRT12_DR
Pin_SDAPullUp_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_SDAPullUp_Enable__MASK EQU 0x04
Pin_SDAPullUp_Enable__PORT EQU 12
Pin_SDAPullUp_Enable__PRT EQU CYREG_PRT12_PRT
Pin_SDAPullUp_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_SDAPullUp_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_SDAPullUp_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_SDAPullUp_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_SDAPullUp_Enable__PS EQU CYREG_PRT12_PS
Pin_SDAPullUp_Enable__SHIFT EQU 2
Pin_SDAPullUp_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_SDAPullUp_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_SDAPullUp_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_SDAPullUp_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_SDAPullUp_Enable__SLW EQU CYREG_PRT12_SLW

; UART_Bridge_BUART
UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_Bridge_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_Bridge_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_Bridge_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_Bridge_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_Bridge_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_Bridge_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_Bridge_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_Bridge_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_Bridge_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_Bridge_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_Bridge_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_Bridge_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_Bridge_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Bridge_BUART_sRX_RxSts__3__POS EQU 3
UART_Bridge_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Bridge_BUART_sRX_RxSts__4__POS EQU 4
UART_Bridge_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Bridge_BUART_sRX_RxSts__5__POS EQU 5
UART_Bridge_BUART_sRX_RxSts__MASK EQU 0x38
UART_Bridge_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_Bridge_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_Bridge_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_Bridge_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_Bridge_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_Bridge_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_Bridge_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_Bridge_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_Bridge_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_Bridge_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_Bridge_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_Bridge_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_Bridge_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_Bridge_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Bridge_BUART_sTX_TxSts__0__POS EQU 0
UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_Bridge_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Bridge_BUART_sTX_TxSts__1__POS EQU 1
UART_Bridge_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Bridge_BUART_sTX_TxSts__2__POS EQU 2
UART_Bridge_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Bridge_BUART_sTX_TxSts__3__POS EQU 3
UART_Bridge_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Bridge_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_Bridge_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_Bridge_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1

; Clock_UsbSuspend
Clock_UsbSuspend__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_UsbSuspend__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_UsbSuspend__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_UsbSuspend__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UsbSuspend__INDEX EQU 0x03
Clock_UsbSuspend__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UsbSuspend__PM_ACT_MSK EQU 0x08
Clock_UsbSuspend__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UsbSuspend__PM_STBY_MSK EQU 0x08

; USBFS_bus_reset
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 6
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2CHW_bI2C_UDB
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB09_A0
I2CHW_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB09_A1
I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB09_D0
I2CHW_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB09_D1
I2CHW_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB09_F0
I2CHW_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB09_F1
I2CHW_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
I2CHW_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
I2CHW_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
I2CHW_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
I2CHW_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2CHW_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
I2CHW_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
I2CHW_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
I2CHW_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
I2CHW_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
I2CHW_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
I2CHW_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
I2CHW_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
I2CHW_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2CHW_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
I2CHW_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
I2CHW_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
I2CHW_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2CHW_bI2C_UDB_StsReg__0__POS EQU 0
I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
I2CHW_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2CHW_bI2C_UDB_StsReg__1__POS EQU 1
I2CHW_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2CHW_bI2C_UDB_StsReg__2__POS EQU 2
I2CHW_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2CHW_bI2C_UDB_StsReg__3__POS EQU 3
I2CHW_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2CHW_bI2C_UDB_StsReg__4__POS EQU 4
I2CHW_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2CHW_bI2C_UDB_StsReg__5__POS EQU 5
I2CHW_bI2C_UDB_StsReg__MASK EQU 0x3F
I2CHW_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
I2CHW_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2CHW_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

; isr_UsbSuspend
isr_UsbSuspend__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UsbSuspend__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UsbSuspend__INTC_MASK EQU 0x20000
isr_UsbSuspend__INTC_NUMBER EQU 17
isr_UsbSuspend__INTC_PRIOR_NUM EQU 7
isr_UsbSuspend__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_UsbSuspend__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UsbSuspend__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_HWVersionA
Pin_HWVersionA__0__MASK EQU 0x10
Pin_HWVersionA__0__PC EQU CYREG_PRT0_PC4
Pin_HWVersionA__0__PORT EQU 0
Pin_HWVersionA__0__SHIFT EQU 4
Pin_HWVersionA__AG EQU CYREG_PRT0_AG
Pin_HWVersionA__AMUX EQU CYREG_PRT0_AMUX
Pin_HWVersionA__BIE EQU CYREG_PRT0_BIE
Pin_HWVersionA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_HWVersionA__BYP EQU CYREG_PRT0_BYP
Pin_HWVersionA__CTL EQU CYREG_PRT0_CTL
Pin_HWVersionA__DM0 EQU CYREG_PRT0_DM0
Pin_HWVersionA__DM1 EQU CYREG_PRT0_DM1
Pin_HWVersionA__DM2 EQU CYREG_PRT0_DM2
Pin_HWVersionA__DR EQU CYREG_PRT0_DR
Pin_HWVersionA__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_HWVersionA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_HWVersionA__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_HWVersionA__MASK EQU 0x10
Pin_HWVersionA__PORT EQU 0
Pin_HWVersionA__PRT EQU CYREG_PRT0_PRT
Pin_HWVersionA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_HWVersionA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_HWVersionA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_HWVersionA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_HWVersionA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_HWVersionA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_HWVersionA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_HWVersionA__PS EQU CYREG_PRT0_PS
Pin_HWVersionA__SHIFT EQU 4
Pin_HWVersionA__SLW EQU CYREG_PRT0_SLW

; Pin_HWVersionB
Pin_HWVersionB__0__MASK EQU 0x20
Pin_HWVersionB__0__PC EQU CYREG_PRT0_PC5
Pin_HWVersionB__0__PORT EQU 0
Pin_HWVersionB__0__SHIFT EQU 5
Pin_HWVersionB__AG EQU CYREG_PRT0_AG
Pin_HWVersionB__AMUX EQU CYREG_PRT0_AMUX
Pin_HWVersionB__BIE EQU CYREG_PRT0_BIE
Pin_HWVersionB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_HWVersionB__BYP EQU CYREG_PRT0_BYP
Pin_HWVersionB__CTL EQU CYREG_PRT0_CTL
Pin_HWVersionB__DM0 EQU CYREG_PRT0_DM0
Pin_HWVersionB__DM1 EQU CYREG_PRT0_DM1
Pin_HWVersionB__DM2 EQU CYREG_PRT0_DM2
Pin_HWVersionB__DR EQU CYREG_PRT0_DR
Pin_HWVersionB__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_HWVersionB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_HWVersionB__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_HWVersionB__MASK EQU 0x20
Pin_HWVersionB__PORT EQU 0
Pin_HWVersionB__PRT EQU CYREG_PRT0_PRT
Pin_HWVersionB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_HWVersionB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_HWVersionB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_HWVersionB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_HWVersionB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_HWVersionB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_HWVersionB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_HWVersionB__PS EQU CYREG_PRT0_PS
Pin_HWVersionB__SHIFT EQU 5
Pin_HWVersionB__SLW EQU CYREG_PRT0_SLW

; Pin_HWVersionC
Pin_HWVersionC__0__MASK EQU 0x40
Pin_HWVersionC__0__PC EQU CYREG_PRT0_PC6
Pin_HWVersionC__0__PORT EQU 0
Pin_HWVersionC__0__SHIFT EQU 6
Pin_HWVersionC__AG EQU CYREG_PRT0_AG
Pin_HWVersionC__AMUX EQU CYREG_PRT0_AMUX
Pin_HWVersionC__BIE EQU CYREG_PRT0_BIE
Pin_HWVersionC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_HWVersionC__BYP EQU CYREG_PRT0_BYP
Pin_HWVersionC__CTL EQU CYREG_PRT0_CTL
Pin_HWVersionC__DM0 EQU CYREG_PRT0_DM0
Pin_HWVersionC__DM1 EQU CYREG_PRT0_DM1
Pin_HWVersionC__DM2 EQU CYREG_PRT0_DM2
Pin_HWVersionC__DR EQU CYREG_PRT0_DR
Pin_HWVersionC__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_HWVersionC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_HWVersionC__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_HWVersionC__MASK EQU 0x40
Pin_HWVersionC__PORT EQU 0
Pin_HWVersionC__PRT EQU CYREG_PRT0_PRT
Pin_HWVersionC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_HWVersionC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_HWVersionC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_HWVersionC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_HWVersionC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_HWVersionC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_HWVersionC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_HWVersionC__PS EQU CYREG_PRT0_PS
Pin_HWVersionC__SHIFT EQU 6
Pin_HWVersionC__SLW EQU CYREG_PRT0_SLW

; Pin_HWVersionD
Pin_HWVersionD__0__MASK EQU 0x80
Pin_HWVersionD__0__PC EQU CYREG_PRT0_PC7
Pin_HWVersionD__0__PORT EQU 0
Pin_HWVersionD__0__SHIFT EQU 7
Pin_HWVersionD__AG EQU CYREG_PRT0_AG
Pin_HWVersionD__AMUX EQU CYREG_PRT0_AMUX
Pin_HWVersionD__BIE EQU CYREG_PRT0_BIE
Pin_HWVersionD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_HWVersionD__BYP EQU CYREG_PRT0_BYP
Pin_HWVersionD__CTL EQU CYREG_PRT0_CTL
Pin_HWVersionD__DM0 EQU CYREG_PRT0_DM0
Pin_HWVersionD__DM1 EQU CYREG_PRT0_DM1
Pin_HWVersionD__DM2 EQU CYREG_PRT0_DM2
Pin_HWVersionD__DR EQU CYREG_PRT0_DR
Pin_HWVersionD__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_HWVersionD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_HWVersionD__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_HWVersionD__MASK EQU 0x80
Pin_HWVersionD__PORT EQU 0
Pin_HWVersionD__PRT EQU CYREG_PRT0_PRT
Pin_HWVersionD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_HWVersionD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_HWVersionD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_HWVersionD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_HWVersionD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_HWVersionD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_HWVersionD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_HWVersionD__PS EQU CYREG_PRT0_PS
Pin_HWVersionD__SHIFT EQU 7
Pin_HWVersionD__SLW EQU CYREG_PRT0_SLW

; Pin_HWVersionE
Pin_HWVersionE__0__MASK EQU 0x04
Pin_HWVersionE__0__PC EQU CYREG_PRT3_PC2
Pin_HWVersionE__0__PORT EQU 3
Pin_HWVersionE__0__SHIFT EQU 2
Pin_HWVersionE__AG EQU CYREG_PRT3_AG
Pin_HWVersionE__AMUX EQU CYREG_PRT3_AMUX
Pin_HWVersionE__BIE EQU CYREG_PRT3_BIE
Pin_HWVersionE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_HWVersionE__BYP EQU CYREG_PRT3_BYP
Pin_HWVersionE__CTL EQU CYREG_PRT3_CTL
Pin_HWVersionE__DM0 EQU CYREG_PRT3_DM0
Pin_HWVersionE__DM1 EQU CYREG_PRT3_DM1
Pin_HWVersionE__DM2 EQU CYREG_PRT3_DM2
Pin_HWVersionE__DR EQU CYREG_PRT3_DR
Pin_HWVersionE__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_HWVersionE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_HWVersionE__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_HWVersionE__MASK EQU 0x04
Pin_HWVersionE__PORT EQU 3
Pin_HWVersionE__PRT EQU CYREG_PRT3_PRT
Pin_HWVersionE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_HWVersionE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_HWVersionE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_HWVersionE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_HWVersionE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_HWVersionE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_HWVersionE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_HWVersionE__PS EQU CYREG_PRT3_PS
Pin_HWVersionE__SHIFT EQU 2
Pin_HWVersionE__SLW EQU CYREG_PRT3_SLW

; Pin_HWVersionF
Pin_HWVersionF__0__MASK EQU 0x08
Pin_HWVersionF__0__PC EQU CYREG_PRT3_PC3
Pin_HWVersionF__0__PORT EQU 3
Pin_HWVersionF__0__SHIFT EQU 3
Pin_HWVersionF__AG EQU CYREG_PRT3_AG
Pin_HWVersionF__AMUX EQU CYREG_PRT3_AMUX
Pin_HWVersionF__BIE EQU CYREG_PRT3_BIE
Pin_HWVersionF__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_HWVersionF__BYP EQU CYREG_PRT3_BYP
Pin_HWVersionF__CTL EQU CYREG_PRT3_CTL
Pin_HWVersionF__DM0 EQU CYREG_PRT3_DM0
Pin_HWVersionF__DM1 EQU CYREG_PRT3_DM1
Pin_HWVersionF__DM2 EQU CYREG_PRT3_DM2
Pin_HWVersionF__DR EQU CYREG_PRT3_DR
Pin_HWVersionF__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_HWVersionF__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_HWVersionF__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_HWVersionF__MASK EQU 0x08
Pin_HWVersionF__PORT EQU 3
Pin_HWVersionF__PRT EQU CYREG_PRT3_PRT
Pin_HWVersionF__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_HWVersionF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_HWVersionF__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_HWVersionF__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_HWVersionF__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_HWVersionF__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_HWVersionF__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_HWVersionF__PS EQU CYREG_PRT3_PS
Pin_HWVersionF__SHIFT EQU 3
Pin_HWVersionF__SLW EQU CYREG_PRT3_SLW

; I2CHW_I2C_IRQ
I2CHW_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CHW_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CHW_I2C_IRQ__INTC_MASK EQU 0x01
I2CHW_I2C_IRQ__INTC_NUMBER EQU 0
I2CHW_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2CHW_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2CHW_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CHW_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_StatusLED
Pin_StatusLED__0__MASK EQU 0x02
Pin_StatusLED__0__PC EQU CYREG_PRT3_PC1
Pin_StatusLED__0__PORT EQU 3
Pin_StatusLED__0__SHIFT EQU 1
Pin_StatusLED__AG EQU CYREG_PRT3_AG
Pin_StatusLED__AMUX EQU CYREG_PRT3_AMUX
Pin_StatusLED__BIE EQU CYREG_PRT3_BIE
Pin_StatusLED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StatusLED__BYP EQU CYREG_PRT3_BYP
Pin_StatusLED__CTL EQU CYREG_PRT3_CTL
Pin_StatusLED__DM0 EQU CYREG_PRT3_DM0
Pin_StatusLED__DM1 EQU CYREG_PRT3_DM1
Pin_StatusLED__DM2 EQU CYREG_PRT3_DM2
Pin_StatusLED__DR EQU CYREG_PRT3_DR
Pin_StatusLED__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StatusLED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StatusLED__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StatusLED__MASK EQU 0x02
Pin_StatusLED__PORT EQU 3
Pin_StatusLED__PRT EQU CYREG_PRT3_PRT
Pin_StatusLED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StatusLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StatusLED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StatusLED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StatusLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StatusLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StatusLED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StatusLED__PS EQU CYREG_PRT3_PS
Pin_StatusLED__SHIFT EQU 1
Pin_StatusLED__SLW EQU CYREG_PRT3_SLW

; USBFS_arb_int
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 6
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ord_int
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 6
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_sof_int
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 6
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_dp_int
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 6
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_I2C_SCL
Pin_I2C_SCL__0__MASK EQU 0x01
Pin_I2C_SCL__0__PC EQU CYREG_PRT12_PC0
Pin_I2C_SCL__0__PORT EQU 12
Pin_I2C_SCL__0__SHIFT EQU 0
Pin_I2C_SCL__AG EQU CYREG_PRT12_AG
Pin_I2C_SCL__BIE EQU CYREG_PRT12_BIE
Pin_I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_I2C_SCL__BYP EQU CYREG_PRT12_BYP
Pin_I2C_SCL__DM0 EQU CYREG_PRT12_DM0
Pin_I2C_SCL__DM1 EQU CYREG_PRT12_DM1
Pin_I2C_SCL__DM2 EQU CYREG_PRT12_DM2
Pin_I2C_SCL__DR EQU CYREG_PRT12_DR
Pin_I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_I2C_SCL__MASK EQU 0x01
Pin_I2C_SCL__PORT EQU 12
Pin_I2C_SCL__PRT EQU CYREG_PRT12_PRT
Pin_I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_I2C_SCL__PS EQU CYREG_PRT12_PS
Pin_I2C_SCL__SHIFT EQU 0
Pin_I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_I2C_SCL__SLW EQU CYREG_PRT12_SLW

; Pin_I2C_SDA
Pin_I2C_SDA__0__MASK EQU 0x02
Pin_I2C_SDA__0__PC EQU CYREG_PRT12_PC1
Pin_I2C_SDA__0__PORT EQU 12
Pin_I2C_SDA__0__SHIFT EQU 1
Pin_I2C_SDA__AG EQU CYREG_PRT12_AG
Pin_I2C_SDA__BIE EQU CYREG_PRT12_BIE
Pin_I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_I2C_SDA__BYP EQU CYREG_PRT12_BYP
Pin_I2C_SDA__DM0 EQU CYREG_PRT12_DM0
Pin_I2C_SDA__DM1 EQU CYREG_PRT12_DM1
Pin_I2C_SDA__DM2 EQU CYREG_PRT12_DM2
Pin_I2C_SDA__DR EQU CYREG_PRT12_DR
Pin_I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_I2C_SDA__MASK EQU 0x02
Pin_I2C_SDA__PORT EQU 12
Pin_I2C_SDA__PRT EQU CYREG_PRT12_PRT
Pin_I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_I2C_SDA__PS EQU CYREG_PRT12_PS
Pin_I2C_SDA__SHIFT EQU 1
Pin_I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_I2C_SDA__SLW EQU CYREG_PRT12_SLW

; Pin_UART_Rx
Pin_UART_Rx__0__MASK EQU 0x40
Pin_UART_Rx__0__PC EQU CYREG_PRT12_PC6
Pin_UART_Rx__0__PORT EQU 12
Pin_UART_Rx__0__SHIFT EQU 6
Pin_UART_Rx__AG EQU CYREG_PRT12_AG
Pin_UART_Rx__BIE EQU CYREG_PRT12_BIE
Pin_UART_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_UART_Rx__BYP EQU CYREG_PRT12_BYP
Pin_UART_Rx__DM0 EQU CYREG_PRT12_DM0
Pin_UART_Rx__DM1 EQU CYREG_PRT12_DM1
Pin_UART_Rx__DM2 EQU CYREG_PRT12_DM2
Pin_UART_Rx__DR EQU CYREG_PRT12_DR
Pin_UART_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_UART_Rx__MASK EQU 0x40
Pin_UART_Rx__PORT EQU 12
Pin_UART_Rx__PRT EQU CYREG_PRT12_PRT
Pin_UART_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_UART_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_UART_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_UART_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_UART_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_UART_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_UART_Rx__PS EQU CYREG_PRT12_PS
Pin_UART_Rx__SHIFT EQU 6
Pin_UART_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_UART_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_UART_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_UART_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_UART_Rx__SLW EQU CYREG_PRT12_SLW

; Pin_UART_Tx
Pin_UART_Tx__0__MASK EQU 0x80
Pin_UART_Tx__0__PC EQU CYREG_PRT12_PC7
Pin_UART_Tx__0__PORT EQU 12
Pin_UART_Tx__0__SHIFT EQU 7
Pin_UART_Tx__AG EQU CYREG_PRT12_AG
Pin_UART_Tx__BIE EQU CYREG_PRT12_BIE
Pin_UART_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_UART_Tx__BYP EQU CYREG_PRT12_BYP
Pin_UART_Tx__DM0 EQU CYREG_PRT12_DM0
Pin_UART_Tx__DM1 EQU CYREG_PRT12_DM1
Pin_UART_Tx__DM2 EQU CYREG_PRT12_DM2
Pin_UART_Tx__DR EQU CYREG_PRT12_DR
Pin_UART_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_UART_Tx__MASK EQU 0x80
Pin_UART_Tx__PORT EQU 12
Pin_UART_Tx__PRT EQU CYREG_PRT12_PRT
Pin_UART_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_UART_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_UART_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_UART_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_UART_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_UART_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_UART_Tx__PS EQU CYREG_PRT12_PS
Pin_UART_Tx__SHIFT EQU 7
Pin_UART_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_UART_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_UART_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_UART_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_UART_Tx__SLW EQU CYREG_PRT12_SLW

; Pin_VTarget
Pin_VTarget__0__MASK EQU 0x80
Pin_VTarget__0__PC EQU CYREG_PRT1_PC7
Pin_VTarget__0__PORT EQU 1
Pin_VTarget__0__SHIFT EQU 7
Pin_VTarget__AG EQU CYREG_PRT1_AG
Pin_VTarget__AMUX EQU CYREG_PRT1_AMUX
Pin_VTarget__BIE EQU CYREG_PRT1_BIE
Pin_VTarget__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_VTarget__BYP EQU CYREG_PRT1_BYP
Pin_VTarget__CTL EQU CYREG_PRT1_CTL
Pin_VTarget__DM0 EQU CYREG_PRT1_DM0
Pin_VTarget__DM1 EQU CYREG_PRT1_DM1
Pin_VTarget__DM2 EQU CYREG_PRT1_DM2
Pin_VTarget__DR EQU CYREG_PRT1_DR
Pin_VTarget__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_VTarget__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_VTarget__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_VTarget__MASK EQU 0x80
Pin_VTarget__PORT EQU 1
Pin_VTarget__PRT EQU CYREG_PRT1_PRT
Pin_VTarget__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_VTarget__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_VTarget__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_VTarget__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_VTarget__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_VTarget__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_VTarget__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_VTarget__PS EQU CYREG_PRT1_PS
Pin_VTarget__SHIFT EQU 7
Pin_VTarget__SLW EQU CYREG_PRT1_SLW

; Clock_UART
Clock_UART__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_UART__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_UART__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_UART__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UART__INDEX EQU 0x01
Clock_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UART__PM_ACT_MSK EQU 0x02
Clock_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UART__PM_STBY_MSK EQU 0x02

; USBFS_ep_0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 6
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_1
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x08
USBFS_ep_1__INTC_NUMBER EQU 3
USBFS_ep_1__INTC_PRIOR_NUM EQU 6
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_2
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x10
USBFS_ep_2__INTC_NUMBER EQU 4
USBFS_ep_2__INTC_PRIOR_NUM EQU 6
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_3
USBFS_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_3__INTC_MASK EQU 0x20
USBFS_ep_3__INTC_NUMBER EQU 5
USBFS_ep_3__INTC_PRIOR_NUM EQU 6
USBFS_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBFS_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_4
USBFS_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_4__INTC_MASK EQU 0x40
USBFS_ep_4__INTC_NUMBER EQU 6
USBFS_ep_4__INTC_PRIOR_NUM EQU 6
USBFS_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBFS_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_5
USBFS_ep_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_5__INTC_MASK EQU 0x80
USBFS_ep_5__INTC_NUMBER EQU 7
USBFS_ep_5__INTC_PRIOR_NUM EQU 6
USBFS_ep_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBFS_ep_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_6
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x100
USBFS_ep_6__INTC_NUMBER EQU 8
USBFS_ep_6__INTC_PRIOR_NUM EQU 6
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_7
USBFS_ep_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_7__INTC_MASK EQU 0x200
USBFS_ep_7__INTC_NUMBER EQU 9
USBFS_ep_7__INTC_PRIOR_NUM EQU 6
USBFS_ep_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USBFS_ep_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_VBUS
USBFS_VBUS__0__MASK EQU 0x40
USBFS_VBUS__0__PC EQU CYREG_PRT1_PC6
USBFS_VBUS__0__PORT EQU 1
USBFS_VBUS__0__SHIFT EQU 6
USBFS_VBUS__AG EQU CYREG_PRT1_AG
USBFS_VBUS__AMUX EQU CYREG_PRT1_AMUX
USBFS_VBUS__BIE EQU CYREG_PRT1_BIE
USBFS_VBUS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
USBFS_VBUS__BYP EQU CYREG_PRT1_BYP
USBFS_VBUS__CTL EQU CYREG_PRT1_CTL
USBFS_VBUS__DM0 EQU CYREG_PRT1_DM0
USBFS_VBUS__DM1 EQU CYREG_PRT1_DM1
USBFS_VBUS__DM2 EQU CYREG_PRT1_DM2
USBFS_VBUS__DR EQU CYREG_PRT1_DR
USBFS_VBUS__INP_DIS EQU CYREG_PRT1_INP_DIS
USBFS_VBUS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
USBFS_VBUS__LCD_EN EQU CYREG_PRT1_LCD_EN
USBFS_VBUS__MASK EQU 0x40
USBFS_VBUS__PORT EQU 1
USBFS_VBUS__PRT EQU CYREG_PRT1_PRT
USBFS_VBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
USBFS_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
USBFS_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
USBFS_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
USBFS_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
USBFS_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
USBFS_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
USBFS_VBUS__PS EQU CYREG_PRT1_PS
USBFS_VBUS__SHIFT EQU 6
USBFS_VBUS__SLW EQU CYREG_PRT1_SLW

; Clock_I2C
Clock_I2C__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_I2C__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_I2C__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_I2C__CFG2_SRC_SEL_MASK EQU 0x07
Clock_I2C__INDEX EQU 0x00
Clock_I2C__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_I2C__PM_ACT_MSK EQU 0x01
Clock_I2C__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_I2C__PM_STBY_MSK EQU 0x01

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; USBFS_Dm
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; SWDXRES
SWDXRES__0__MASK EQU 0x10
SWDXRES__0__PC EQU CYREG_PRT2_PC4
SWDXRES__0__PORT EQU 2
SWDXRES__0__SHIFT EQU 4
SWDXRES__AG EQU CYREG_PRT2_AG
SWDXRES__AMUX EQU CYREG_PRT2_AMUX
SWDXRES__BIE EQU CYREG_PRT2_BIE
SWDXRES__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SWDXRES__BYP EQU CYREG_PRT2_BYP
SWDXRES__CTL EQU CYREG_PRT2_CTL
SWDXRES__DM0 EQU CYREG_PRT2_DM0
SWDXRES__DM1 EQU CYREG_PRT2_DM1
SWDXRES__DM2 EQU CYREG_PRT2_DM2
SWDXRES__DR EQU CYREG_PRT2_DR
SWDXRES__INP_DIS EQU CYREG_PRT2_INP_DIS
SWDXRES__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SWDXRES__LCD_EN EQU CYREG_PRT2_LCD_EN
SWDXRES__MASK EQU 0x10
SWDXRES__PORT EQU 2
SWDXRES__PRT EQU CYREG_PRT2_PRT
SWDXRES__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SWDXRES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SWDXRES__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SWDXRES__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SWDXRES__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SWDXRES__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SWDXRES__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SWDXRES__PS EQU CYREG_PRT2_PS
SWDXRES__SHIFT EQU 4
SWDXRES__SLW EQU CYREG_PRT2_SLW

; SWDCLK
SWDCLK__0__MASK EQU 0x02
SWDCLK__0__PC EQU CYREG_PRT2_PC1
SWDCLK__0__PORT EQU 2
SWDCLK__0__SHIFT EQU 1
SWDCLK__AG EQU CYREG_PRT2_AG
SWDCLK__AMUX EQU CYREG_PRT2_AMUX
SWDCLK__BIE EQU CYREG_PRT2_BIE
SWDCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SWDCLK__BYP EQU CYREG_PRT2_BYP
SWDCLK__CTL EQU CYREG_PRT2_CTL
SWDCLK__DM0 EQU CYREG_PRT2_DM0
SWDCLK__DM1 EQU CYREG_PRT2_DM1
SWDCLK__DM2 EQU CYREG_PRT2_DM2
SWDCLK__DR EQU CYREG_PRT2_DR
SWDCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SWDCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SWDCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SWDCLK__MASK EQU 0x02
SWDCLK__PORT EQU 2
SWDCLK__PRT EQU CYREG_PRT2_PRT
SWDCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SWDCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SWDCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SWDCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SWDCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SWDCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SWDCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SWDCLK__PS EQU CYREG_PRT2_PS
SWDCLK__SHIFT EQU 1
SWDCLK__SLW EQU CYREG_PRT2_SLW

; SWDIO
SWDIO__0__MASK EQU 0x01
SWDIO__0__PC EQU CYREG_PRT2_PC0
SWDIO__0__PORT EQU 2
SWDIO__0__SHIFT EQU 0
SWDIO__AG EQU CYREG_PRT2_AG
SWDIO__AMUX EQU CYREG_PRT2_AMUX
SWDIO__BIE EQU CYREG_PRT2_BIE
SWDIO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SWDIO__BYP EQU CYREG_PRT2_BYP
SWDIO__CTL EQU CYREG_PRT2_CTL
SWDIO__DM0 EQU CYREG_PRT2_DM0
SWDIO__DM1 EQU CYREG_PRT2_DM1
SWDIO__DM2 EQU CYREG_PRT2_DM2
SWDIO__DR EQU CYREG_PRT2_DR
SWDIO__INP_DIS EQU CYREG_PRT2_INP_DIS
SWDIO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SWDIO__LCD_EN EQU CYREG_PRT2_LCD_EN
SWDIO__MASK EQU 0x01
SWDIO__PORT EQU 2
SWDIO__PRT EQU CYREG_PRT2_PRT
SWDIO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SWDIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SWDIO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SWDIO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SWDIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SWDIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SWDIO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SWDIO__PS EQU CYREG_PRT2_PS
SWDIO__SHIFT EQU 0
SWDIO__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E105069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 3300
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
autoVrefComparator_0__CLK EQU CYREG_CMP2_CLK
autoVrefComparator_0__CMP_MASK EQU 0x04
autoVrefComparator_0__CMP_NUMBER EQU 2
autoVrefComparator_0__CR EQU CYREG_CMP2_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT2_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x04
autoVrefComparator_0__LUT__MSK_SHIFT EQU 2
autoVrefComparator_0__LUT__MX EQU CYREG_LUT2_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x04
autoVrefComparator_0__LUT__SR_SHIFT EQU 2
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x04
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x04
autoVrefComparator_0__SW0 EQU CYREG_CMP2_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP2_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP2_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP2_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP2_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP2_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP2_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x04
autoVrefComparator_0__WRK_SHIFT EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
