From e0714102a05c5b8bd93a84db9df6a843615265eb Mon Sep 17 00:00:00 2001
From: Arthur Shi <arthur.shi@nxp.com>
Date: Thu, 13 May 2021 14:32:43 +0800
Subject: [PATCH] disable_can2

---
 arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dts  | 4 ++--
 arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dtsi | 8 ++++----
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dts
index b62c8cbca8d4..1b5a06993fde 100644
--- a/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dts
@@ -138,13 +138,13 @@
 		reg = <0>;
 	};
 };
-
+/*
 &can2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl0_can2>, <&pinctrl1_can2>;
 	status = "okay";
 };
-
+*/
 &can3 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl0_can3>, <&pinctrl1_can3>;
diff --git a/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dtsi b/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dtsi
index b163f25b4a62..c355c77537d2 100644
--- a/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-s32g274a-rdb.dtsi
@@ -171,14 +171,14 @@
 				S32_GEN1_PAD_PB04__CAN1_RXD_OUT
 			>;
 		};
-
+/*
 		pinctrl0_can2: can2grp {
 			fsl,pins = <
 				S32_GEN1_PAD_PB11__CAN2_TXD
 				S32_GEN1_PAD_PB12__CAN2_RXD_OUT
 			>;
 		};
-
+*/
 		pinctrl0_can3: can3grp {
 		       fsl,pins = <
 				S32_GEN1_PAD_PB9__CAN3_TXD
@@ -413,13 +413,13 @@
 				S32_GEN1_PAD_PB04__CAN1_RXD_IN
 			>;
 		};
-
+/*
 		pinctrl1_can2: can2grp {
 			fsl,pins = <
 				S32_GEN1_PAD_PB12__CAN2_RXD_IN
 			>;
 		};
-
+*/
 		pinctrl1_can3: can3grp {
 			fsl,pins = <
 				S32_GEN1_PAD_PB10__CAN3_RXD_IN
-- 
2.17.1

