Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 10:30:39 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_99/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                 2961        0.017        0.000                      0                 2961        2.031        0.000                       0                  2962  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.306}        4.612           216.826         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.097        0.000                      0                 2961        0.017        0.000                      0                 2961        2.031        0.000                       0                  2962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.612ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.612ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.612ns  (vclock rise@4.612ns - vclock rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.949ns (43.621%)  route 2.519ns (56.379%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 6.370 - 4.612 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, routed)        1.253     2.214    demux/CLK
    SLICE_X131Y449       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y449       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.293 r  demux/sel_reg[2]/Q
                         net (fo=146, routed)         0.254     2.547    demux/sel[2]
    SLICE_X132Y449       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     2.747 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.398     3.145    demux/sel_reg[0]_0[4]
    SLICE_X133Y440       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.268 r  demux/sel[8]_i_234/O
                         net (fo=1, routed)           0.021     3.289    demux/sel[8]_i_234_n_0
    SLICE_X133Y440       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.450 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.476    demux/sel_reg[8]_i_196_n_0
    SLICE_X133Y441       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.553 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.211     3.764    demux_n_10
    SLICE_X133Y444       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     3.869 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.193     4.062    sel[8]_i_136_n_0
    SLICE_X133Y444       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.152 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     4.168    demux/sel[8]_i_73_0[5]
    SLICE_X133Y444       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.285 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.311    demux/sel_reg[8]_i_81_n_0
    SLICE_X133Y445       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.387 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.209     4.596    demux_n_89
    SLICE_X131Y445       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     4.735 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.133     4.868    sel[8]_i_32_n_0
    SLICE_X131Y445       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.956 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     4.978    demux/sel[8]_i_25_0[5]
    SLICE_X131Y445       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.137 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.163    demux/sel_reg[8]_i_19_n_0
    SLICE_X131Y446       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.219 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.319     5.538    demux_n_104
    SLICE_X131Y447       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.672 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.183     5.855    sel_reg[8]_i_18_n_13
    SLICE_X132Y447       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.890 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.901    demux/sel_reg[5]_0[4]
    SLICE_X132Y447       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.035 r  demux/sel_reg[8]_i_4/O[7]
                         net (fo=10, routed)          0.294     6.329    demux/sel_reg[8]_i_4_n_8
    SLICE_X131Y449       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     6.454 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.110     6.564    demux/sel[3]_i_2_n_0
    SLICE_X131Y448       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.615 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.067     6.682    demux/sel20_in[0]
    SLICE_X131Y448       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.612     4.612 r  
    AR14                                              0.000     4.612 r  clk (IN)
                         net (fo=0)                   0.000     4.612    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.971 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.971    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.971 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.258    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.282 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, routed)        1.088     6.370    demux/CLK
    SLICE_X131Y448       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.419     6.789    
                         clock uncertainty           -0.035     6.754    
    SLICE_X131Y448       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.779    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[66].z_reg[66][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.612ns})
  Destination:            genblk1[66].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.612ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.103ns (routing 0.155ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.171ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, routed)        1.103     1.773    demux/CLK
    SLICE_X126Y469       FDRE                                         r  demux/genblk1[66].z_reg[66][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y469       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.832 r  demux/genblk1[66].z_reg[66][2]/Q
                         net (fo=1, routed)           0.072     1.904    genblk1[66].reg_in/D[2]
    SLICE_X126Y470       FDRE                                         r  genblk1[66].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2961, routed)        1.279     2.240    genblk1[66].reg_in/CLK
    SLICE_X126Y470       FDRE                                         r  genblk1[66].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.415     1.825    
    SLICE_X126Y470       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.887    genblk1[66].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.306 }
Period(ns):         4.612
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.612       3.322      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.306       2.031      SLICE_X128Y466  genblk1[101].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.306       2.031      SLICE_X123Y492  genblk1[312].reg_in/reg_out_reg[0]/C



