<html><head><title>Icestorm: LD2 (multiple, 4S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2 (multiple, 4S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 4.000</p><p>Issues: 4.004</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 2.004</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>64005</td><td>30564</td><td>4033</td><td>1</td><td>2028</td><td>2004</td><td>2004</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>30115</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29699</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29691</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29682</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29698</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29662</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29696</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29661</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29701</td><td>4005</td><td>1</td><td>2004</td><td>2000</td><td>2000</td><td>2000</td><td>6000</td><td>15290</td><td>4000</td><td>2000</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>120149</td><td>90121</td><td>40101</td><td>30018</td><td>20002</td><td>30130</td><td>30024</td><td>20004</td><td>3208941</td><td>2139138</td><td>3084512</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208908</td><td>2139116</td><td>3084486</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80205</td><td>120138</td><td>90118</td><td>40106</td><td>30010</td><td>20002</td><td>30133</td><td>30032</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120058</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60284</td><td>20026</td><td>50066</td><td>40006</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120049</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80025</td><td>120159</td><td>90031</td><td>40011</td><td>30018</td><td>20002</td><td>30040</td><td>30024</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20024</td><td>3209147</td><td>2139254</td><td>3084638</td><td>80099</td><td>30062</td><td>20026</td><td>30040</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3208914</td><td>2139082</td><td>3084431</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120050</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30013</td><td>30002</td><td>20004</td><td>3208796</td><td>2139040</td><td>3084336</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60038</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120048</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30013</td><td>30002</td><td>20004</td><td>3208796</td><td>2139040</td><td>3084336</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60038</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120050</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30013</td><td>30002</td><td>20004</td><td>3208796</td><td>2139040</td><td>3084336</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60038</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30013</td><td>30002</td><td>20004</td><td>3208796</td><td>2139040</td><td>3084336</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60038</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80025</td><td>120080</td><td>90028</td><td>40016</td><td>30010</td><td>20002</td><td>30043</td><td>30032</td><td>20004</td><td>3209282</td><td>2139364</td><td>3084804</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120052</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3208779</td><td>2138996</td><td>3084309</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3208779</td><td>2138996</td><td>3084309</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6]
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0042</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>120497</td><td>90121</td><td>40101</td><td>30018</td><td>20002</td><td>30130</td><td>30024</td><td>20004</td><td>3208832</td><td>2138984</td><td>3084368</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120052</td><td>90107</td><td>40101</td><td>30006</td><td>20000</td><td>30103</td><td>30002</td><td>20024</td><td>3209435</td><td>2139480</td><td>3084947</td><td>80189</td><td>30242</td><td>20026</td><td>30040</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208870</td><td>2139050</td><td>3084441</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80205</td><td>120144</td><td>90118</td><td>40106</td><td>30010</td><td>20002</td><td>30133</td><td>30032</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3210761</td><td>2140394</td><td>3086278</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120042</td><td>90104</td><td>40101</td><td>30003</td><td>20000</td><td>30103</td><td>30002</td><td>20004</td><td>3208952</td><td>2139188</td><td>3084536</td><td>80109</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>20006</td><td>50015</td><td>40001</td><td>20000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80025</td><td>120147</td><td>90031</td><td>40011</td><td>30018</td><td>20002</td><td>30040</td><td>30024</td><td>20004</td><td>3209001</td><td>2139118</td><td>3084489</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60170</td><td>20046</td><td>50117</td><td>40011</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120071</td><td>90020</td><td>40011</td><td>30009</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60170</td><td>20046</td><td>50117</td><td>40011</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120074</td><td>90020</td><td>40011</td><td>30009</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120050</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209022</td><td>2139140</td><td>3084507</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120049</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20000</td><td>3209049</td><td>2139158</td><td>3084533</td><td>80010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120054</td><td>90017</td><td>40011</td><td>30006</td><td>20000</td><td>30010</td><td>30000</td><td>20004</td><td>3209012</td><td>2139168</td><td>3084512</td><td>80019</td><td>30029</td><td>20006</td><td>30009</td><td>60020</td><td>20000</td><td>50000</td><td>40001</td><td>20000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]
  ld2 { v0.4s, v1.4s }, [x6]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0019</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320205</td><td>80283</td><td>320267</td><td>101</td><td>160128</td><td>160038</td><td>100</td><td>160038</td><td>160012</td><td>300</td><td>480210</td><td>1280224</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320205</td><td>80226</td><td>320227</td><td>101</td><td>160088</td><td>160038</td><td>100</td><td>160054</td><td>160012</td><td>300</td><td>532334</td><td>1332166</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160054</td><td>320108</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80154</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>491764</td><td>1291772</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80150</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>480210</td><td>1280222</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80150</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>480208</td><td>1280222</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160054</td><td>320108</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80204</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>496284</td><td>1296280</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80150</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>485224</td><td>1285220</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80150</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>480210</td><td>1280222</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80150</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>482636</td><td>1282640</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>202</td><td>160054</td><td>320108</td><td>2</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>80162</td><td>320135</td><td>101</td><td>160026</td><td>160008</td><td>100</td><td>160012</td><td>160012</td><td>300</td><td>489516</td><td>1289560</td><td>320124</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>160012</td><td>320024</td><td>1</td><td>160000</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320025</td><td>80544</td><td>320177</td><td>11</td><td>160128</td><td>160038</td><td>10</td><td>160038</td><td>160012</td><td>30</td><td>480284</td><td>1280642</td><td>320034</td><td>20</td><td>160012</td><td>160012</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80064</td><td>320047</td><td>11</td><td>160036</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480174</td><td>1280326</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80069</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>512360</td><td>1312496</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480172</td><td>1280326</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80146</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>654056</td><td>1454144</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480174</td><td>1280326</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480172</td><td>1280326</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480140</td><td>1280408</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>480174</td><td>1280326</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>80056</td><td>320031</td><td>11</td><td>160020</td><td>160000</td><td>10</td><td>160000</td><td>160000</td><td>30</td><td>493602</td><td>1293754</td><td>320010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>160054</td><td>320108</td><td>1</td><td>160000</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>