
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 03:20:08
Log File: logs/risc_v_debug_20250707_032008.log
==========================

[03:20:08.155] INFO    | üöÄ Simple Logger Started
[03:20:08.156] SUCCESS | üñ•Ô∏è Processor initialized with logging
[03:20:08.156] INFO    | üìÇ Loading program from: test_program.asm
[03:20:08.157] SUCCESS | Program loaded: 7 instructions
[03:20:08.157] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[03:20:08.157] INFO    | Cycle   0 | PC:0x0001 | 0x510A | addi x1, x0, -6 | {'reg_changes': {'x1': '0‚Üí10'}}
[03:20:08.157] INFO    | Cycle   1 | PC:0x0002 | 0x5205 | addi x2, x0, 5 | {'reg_changes': {'x2': '0‚Üí5'}}
[03:20:08.158] INFO    | Cycle   2 | PC:0x0003 | 0x0312 | add x3, x1, x2 | {'reg_changes': {'x3': '0‚Üí15'}}
[03:20:08.158] INFO    | Cycle   3 | PC:0x0004 | 0x1412 | sub x4, x1, x2 | {'reg_changes': {'x4': '0‚Üí5'}}
[03:20:08.158] INFO    | Cycle   4 | PC:0x0005 | 0xA341 | beq x3, x4, 1
[03:20:08.158] INFO    | Cycle   5 | PC:0x0006 | 0xE000 | nop
[03:20:08.158] INFO    | Cycle   6 | PC:0x0006 | 0xF000 | halt
[03:20:08.158] SUCCESS | Program completed successfully in 7 cycles
[03:20:08.158] SUCCESS | Execution completed in 7 cycles


Session ended: 2025-07-07 03:20:08.159147
