

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_readB'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 6 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [../matmul_partition.cpp:57]   --->   Operation 8 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 9 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57"   --->   Operation 10 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i62 %sext_ln57_read"   --->   Operation 12 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln57 = store i31 0, i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 14 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %i_1" [../matmul_partition.cpp:57]   --->   Operation 15 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %j_2" [../matmul_partition.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%itr_1 = load i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 18 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.52ns)   --->   "%icmp_ln57 = icmp_eq  i31 %itr_1, i31 %tmp" [../matmul_partition.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln57 = add i31 %itr_1, i31 1" [../matmul_partition.cpp:57]   --->   Operation 21 'add' 'add_ln57' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body14.split, void %loop2.loopexit.exitStub" [../matmul_partition.cpp:57]   --->   Operation 22 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [../matmul_partition.cpp:59]   --->   Operation 23 'load' 'j_2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln59 = icmp_eq  i32 %j_2_load, i32 %dim_read" [../matmul_partition.cpp:59]   --->   Operation 24 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%j = select i1 %icmp_ln59, i32 0, i32 %j_2_load" [../matmul_partition.cpp:59]   --->   Operation 25 'select' 'j' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %j" [../matmul_partition.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln57 = store i31 %add_ln57, i31 %itr" [../matmul_partition.cpp:57]   --->   Operation 27 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [../matmul_partition.cpp:61]   --->   Operation 28 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57_cast" [../matmul_partition.cpp:57]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %i_1_load, i32 1" [../matmul_partition.cpp:61]   --->   Operation 30 'add' 'add_ln61' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.69ns)   --->   "%i = select i1 %icmp_ln59, i32 %add_ln61, i32 %i_1_load" [../matmul_partition.cpp:59]   --->   Operation 31 'select' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../matmul_partition.cpp:63]   --->   Operation 32 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%shl_ln63 = shl i32 %i, i32 4" [../matmul_partition.cpp:63]   --->   Operation 33 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln63 = add i32 %shl_ln63, i32 %j" [../matmul_partition.cpp:63]   --->   Operation 34 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln63, i32 4, i32 31" [../matmul_partition.cpp:63]   --->   Operation 35 'partselect' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%j_3 = add i32 %j, i32 1" [../matmul_partition.cpp:57]   --->   Operation 36 'add' 'j_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %i, i32 %i_1" [../matmul_partition.cpp:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %j_3, i32 %j_2" [../matmul_partition.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body14" [../matmul_partition.cpp:57]   --->   Operation 39 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.75>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:57]   --->   Operation 40 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:58]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../matmul_partition.cpp:57]   --->   Operation 42 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %trunc_ln59" [../matmul_partition.cpp:63]   --->   Operation 43 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 44 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 45 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 46 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 47 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 48 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 49 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 50 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 51 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr i32 %B_8, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 52 'getelementptr' 'B_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr i32 %B_9, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 53 'getelementptr' 'B_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr i32 %B_10, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 54 'getelementptr' 'B_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr i32 %B_11, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 55 'getelementptr' 'B_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr i32 %B_12, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 56 'getelementptr' 'B_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr i32 %B_13, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 57 'getelementptr' 'B_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr i32 %B_14, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 58 'getelementptr' 'B_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr i32 %B_15, i64 0, i64 %zext_ln63" [../matmul_partition.cpp:63]   --->   Operation 59 'getelementptr' 'B_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.43ns)   --->   "%switch_ln63 = switch i28 %trunc_ln63_1, void %arrayidx24.case.15, i28 0, void %arrayidx24.case.0, i28 1, void %arrayidx24.case.1, i28 2, void %arrayidx24.case.2, i28 3, void %arrayidx24.case.3, i28 4, void %arrayidx24.case.4, i28 5, void %arrayidx24.case.5, i28 6, void %arrayidx24.case.6, i28 7, void %arrayidx24.case.7, i28 8, void %arrayidx24.case.8, i28 9, void %arrayidx24.case.9, i28 10, void %arrayidx24.case.10, i28 11, void %arrayidx24.case.11, i28 12, void %arrayidx24.case.12, i28 13, void %arrayidx24.case.13, i28 14, void %arrayidx24.case.14" [../matmul_partition.cpp:63]   --->   Operation 60 'switch' 'switch_ln63' <Predicate = true> <Delay = 2.43>
ST_4 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_14_addr" [../matmul_partition.cpp:63]   --->   Operation 61 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 62 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_13_addr" [../matmul_partition.cpp:63]   --->   Operation 63 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 64 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 13)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_12_addr" [../matmul_partition.cpp:63]   --->   Operation 65 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 66 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 12)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_11_addr" [../matmul_partition.cpp:63]   --->   Operation 67 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 68 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 11)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_10_addr" [../matmul_partition.cpp:63]   --->   Operation 69 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 70 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_9_addr" [../matmul_partition.cpp:63]   --->   Operation 71 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 72 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 9)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_8_addr" [../matmul_partition.cpp:63]   --->   Operation 73 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 74 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_7_addr" [../matmul_partition.cpp:63]   --->   Operation 75 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 76 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_6_addr" [../matmul_partition.cpp:63]   --->   Operation 77 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 78 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 6)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_5_addr" [../matmul_partition.cpp:63]   --->   Operation 79 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 5)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_4_addr" [../matmul_partition.cpp:63]   --->   Operation 81 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 82 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_3_addr" [../matmul_partition.cpp:63]   --->   Operation 83 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 84 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_2_addr" [../matmul_partition.cpp:63]   --->   Operation 85 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 86 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_1_addr" [../matmul_partition.cpp:63]   --->   Operation 87 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 88 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_addr" [../matmul_partition.cpp:63]   --->   Operation 89 'store' 'store_ln63' <Predicate = (trunc_ln63_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 90 'br' 'br_ln63' <Predicate = (trunc_ln63_1 == 0)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i32 %gmem_addr_read, i4 %B_15_addr" [../matmul_partition.cpp:63]   --->   Operation 91 'store' 'store_ln63' <Predicate = (trunc_ln63_1 != 0 & trunc_ln63_1 != 1 & trunc_ln63_1 != 2 & trunc_ln63_1 != 3 & trunc_ln63_1 != 4 & trunc_ln63_1 != 5 & trunc_ln63_1 != 6 & trunc_ln63_1 != 7 & trunc_ln63_1 != 8 & trunc_ln63_1 != 9 & trunc_ln63_1 != 10 & trunc_ln63_1 != 11 & trunc_ln63_1 != 12 & trunc_ln63_1 != 13 & trunc_ln63_1 != 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx24.exit" [../matmul_partition.cpp:63]   --->   Operation 92 'br' 'br_ln63' <Predicate = (trunc_ln63_1 != 0 & trunc_ln63_1 != 1 & trunc_ln63_1 != 2 & trunc_ln63_1 != 3 & trunc_ln63_1 != 4 & trunc_ln63_1 != 5 & trunc_ln63_1 != 6 & trunc_ln63_1 != 7 & trunc_ln63_1 != 8 & trunc_ln63_1 != 9 & trunc_ln63_1 != 10 & trunc_ln63_1 != 11 & trunc_ln63_1 != 12 & trunc_ln63_1 != 13 & trunc_ln63_1 != 14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 31 bit ('itr', ../matmul_partition.cpp:57) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln57', ../matmul_partition.cpp:57) of constant 0 on local variable 'itr', ../matmul_partition.cpp:57 [29]  (1.588 ns)

 <State 2>: 4.110ns
The critical path consists of the following:
	'load' operation 31 bit ('itr', ../matmul_partition.cpp:57) on local variable 'itr', ../matmul_partition.cpp:57 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', ../matmul_partition.cpp:57) [36]  (2.522 ns)
	'store' operation 0 bit ('store_ln57', ../matmul_partition.cpp:57) of variable 'add_ln57', ../matmul_partition.cpp:57 on local variable 'itr', ../matmul_partition.cpp:57 [123]  (1.588 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../matmul_partition.cpp:57) [42]  (0.000 ns)
	bus read operation ('gmem_addr_read', ../matmul_partition.cpp:63) on port 'gmem' (../matmul_partition.cpp:63) [51]  (7.300 ns)

 <State 4>: 4.755ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', ../matmul_partition.cpp:63) of variable 'gmem_addr_read', ../matmul_partition.cpp:63 on array 'B_3' [107]  (2.322 ns)
	blocking operation 2.43325 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
