m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/simulation/modelsim
vAdder0
!s110 1771903401
!i10b 1
!s100 hPL13Hnn_jk:l7ok2W>FY0
I2gH3FZ8m8`T3i=ZLaNn`L3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1771903385
8Adder.vo
FAdder.vo
L0 31
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1771903401.000000
!s107 Adder.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|Adder.vo|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+.
Z4 tCvgOpt 0
n@adder0
vTb_Adder0
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1771903402
!i10b 1
!s100 0_Ui52o]HlmciU:UBk5YH2
IXn^HG0ogD=zk;^moX3ZjF3
R1
!s105 Tb_Adder0_sv_unit
S1
R0
w1771901697
8C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
FC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
L0 2
R2
r1
!s85 0
31
R3
!s107 C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder|C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder
R4
n@tb_@adder0
