

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Oct 21 22:25:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_Pipeline_Reverse_fu_398    |fft_Pipeline_Reverse    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
        |grp_fft_Pipeline_DFTpts_fu_434     |fft_Pipeline_DFTpts     |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
        |grp_fft_stages_fu_454              |fft_stages              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_fft_Pipeline_butterfly_fu_487  |fft_Pipeline_butterfly  |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%Stage0_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 23 'alloca' 'Stage0_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%Stage0_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 24 'alloca' 'Stage0_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%Stage0_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 25 'alloca' 'Stage0_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%Stage0_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 26 'alloca' 'Stage0_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%Stage0_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 27 'alloca' 'Stage0_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%Stage0_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 28 'alloca' 'Stage0_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%Stage0_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 29 'alloca' 'Stage0_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%Stage0_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 30 'alloca' 'Stage0_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%Stage1_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 31 'alloca' 'Stage1_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%Stage1_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 32 'alloca' 'Stage1_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%Stage1_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 33 'alloca' 'Stage1_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%Stage1_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 34 'alloca' 'Stage1_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Stage1_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 35 'alloca' 'Stage1_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%Stage1_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 36 'alloca' 'Stage1_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%Stage1_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 37 'alloca' 'Stage1_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%Stage1_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 38 'alloca' 'Stage1_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%Stage2_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 39 'alloca' 'Stage2_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%Stage2_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 40 'alloca' 'Stage2_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Stage2_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 41 'alloca' 'Stage2_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Stage2_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 42 'alloca' 'Stage2_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%Stage2_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 43 'alloca' 'Stage2_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%Stage2_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 44 'alloca' 'Stage2_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%Stage2_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 45 'alloca' 'Stage2_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%Stage2_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 46 'alloca' 'Stage2_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%Stage3_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 47 'alloca' 'Stage3_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%Stage3_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 48 'alloca' 'Stage3_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%Stage3_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 49 'alloca' 'Stage3_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%Stage3_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 50 'alloca' 'Stage3_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%Stage3_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 51 'alloca' 'Stage3_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%Stage3_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 52 'alloca' 'Stage3_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%Stage3_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 53 'alloca' 'Stage3_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%Stage3_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 54 'alloca' 'Stage3_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%Stage4_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 55 'alloca' 'Stage4_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%Stage4_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 56 'alloca' 'Stage4_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%Stage4_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 57 'alloca' 'Stage4_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%Stage4_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 58 'alloca' 'Stage4_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%Stage4_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 59 'alloca' 'Stage4_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%Stage4_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 60 'alloca' 'Stage4_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%Stage4_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 61 'alloca' 'Stage4_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%Stage4_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 62 'alloca' 'Stage4_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%Stage5_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 63 'alloca' 'Stage5_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%Stage5_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 64 'alloca' 'Stage5_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%Stage5_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 65 'alloca' 'Stage5_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%Stage5_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 66 'alloca' 'Stage5_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%Stage5_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 67 'alloca' 'Stage5_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%Stage5_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 68 'alloca' 'Stage5_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%Stage5_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 69 'alloca' 'Stage5_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%Stage5_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 70 'alloca' 'Stage5_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%Stage6_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 71 'alloca' 'Stage6_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%Stage6_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 72 'alloca' 'Stage6_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%Stage6_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 73 'alloca' 'Stage6_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%Stage6_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 74 'alloca' 'Stage6_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%Stage6_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 75 'alloca' 'Stage6_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%Stage6_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 76 'alloca' 'Stage6_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%Stage6_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 77 'alloca' 'Stage6_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%Stage6_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 78 'alloca' 'Stage6_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%Stage7_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 79 'alloca' 'Stage7_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%Stage7_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 80 'alloca' 'Stage7_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%Stage7_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 81 'alloca' 'Stage7_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%Stage7_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 82 'alloca' 'Stage7_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%Stage7_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 83 'alloca' 'Stage7_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%Stage7_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 84 'alloca' 'Stage7_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%Stage7_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 85 'alloca' 'Stage7_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%Stage7_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 86 'alloca' 'Stage7_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%Stage8_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 87 'alloca' 'Stage8_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%Stage8_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 88 'alloca' 'Stage8_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%Stage8_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 89 'alloca' 'Stage8_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%Stage8_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 90 'alloca' 'Stage8_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%Stage8_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 91 'alloca' 'Stage8_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%Stage8_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 92 'alloca' 'Stage8_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%Stage8_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 93 'alloca' 'Stage8_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%Stage8_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 94 'alloca' 'Stage8_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%Stage9_R_0 = alloca i64 1"   --->   Operation 95 'alloca' 'Stage9_R_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%Stage9_R_1 = alloca i64 1"   --->   Operation 96 'alloca' 'Stage9_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%Stage9_R_2 = alloca i64 1"   --->   Operation 97 'alloca' 'Stage9_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%Stage9_R_3 = alloca i64 1"   --->   Operation 98 'alloca' 'Stage9_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%Stage9_I_0 = alloca i64 1"   --->   Operation 99 'alloca' 'Stage9_I_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%Stage9_I_1 = alloca i64 1"   --->   Operation 100 'alloca' 'Stage9_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%Stage9_I_2 = alloca i64 1"   --->   Operation 101 'alloca' 'Stage9_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%Stage9_I_3 = alloca i64 1"   --->   Operation 102 'alloca' 'Stage9_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %Stage0_R_1, i32 %Stage0_R_3, i32 %Stage0_I_1, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %Stage0_R, i32 %Stage0_R_2, i32 %Stage0_I, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %Stage0_R_1, i32 %Stage0_R_3, i32 %Stage0_I_1, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %Stage0_R, i32 %Stage0_R_2, i32 %Stage0_I, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_DFTpts, i32 %Stage0_R_1, i32 %Stage0_I_1, i32 %Stage0_R, i32 %Stage1_R_1, i32 %Stage0_I, i32 %Stage1_I_1, i32 %Stage1_R, i32 %Stage1_I, i32 %Stage0_R_3, i32 %Stage0_I_3, i32 %Stage0_R_2, i32 %Stage1_R_3, i32 %Stage0_I_2, i32 %Stage1_I_3, i32 %Stage1_R_2, i32 %Stage1_I_2"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_DFTpts, i32 %Stage0_R_1, i32 %Stage0_I_1, i32 %Stage0_R, i32 %Stage1_R_1, i32 %Stage0_I, i32 %Stage1_I_1, i32 %Stage1_R, i32 %Stage1_I, i32 %Stage0_R_3, i32 %Stage0_I_3, i32 %Stage0_R_2, i32 %Stage1_R_3, i32 %Stage0_I_2, i32 %Stage1_I_3, i32 %Stage1_R_2, i32 %Stage1_I_2"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 107 [2/2] (3.46ns)   --->   "%call_ln89 = call void @fft_stages, i32 %Stage1_R, i32 %Stage1_R_1, i32 %Stage1_R_2, i32 %Stage1_R_3, i32 %Stage1_I, i32 %Stage1_I_1, i32 %Stage1_I_2, i32 %Stage1_I_3, i4 2, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:89]   --->   Operation 107 'call' 'call_ln89' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln89 = call void @fft_stages, i32 %Stage1_R, i32 %Stage1_R_1, i32 %Stage1_R_2, i32 %Stage1_R_3, i32 %Stage1_I, i32 %Stage1_I_1, i32 %Stage1_I_2, i32 %Stage1_I_3, i4 2, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:89]   --->   Operation 108 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.46>
ST_7 : Operation 109 [2/2] (3.46ns)   --->   "%call_ln90 = call void @fft_stages, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i4 3, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:90]   --->   Operation 109 'call' 'call_ln90' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln90 = call void @fft_stages, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i4 3, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:90]   --->   Operation 110 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 111 [2/2] (3.46ns)   --->   "%call_ln91 = call void @fft_stages, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i4 4, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:91]   --->   Operation 111 'call' 'call_ln91' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln91 = call void @fft_stages, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i4 4, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:91]   --->   Operation 112 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.46>
ST_11 : Operation 113 [2/2] (3.46ns)   --->   "%call_ln92 = call void @fft_stages, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i4 5, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:92]   --->   Operation 113 'call' 'call_ln92' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln92 = call void @fft_stages, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i4 5, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:92]   --->   Operation 114 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.46>
ST_13 : Operation 115 [2/2] (3.46ns)   --->   "%call_ln93 = call void @fft_stages, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i4 6, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:93]   --->   Operation 115 'call' 'call_ln93' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln93 = call void @fft_stages, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i4 6, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:93]   --->   Operation 116 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.46>
ST_15 : Operation 117 [2/2] (3.46ns)   --->   "%call_ln94 = call void @fft_stages, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i4 7, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:94]   --->   Operation 117 'call' 'call_ln94' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln94 = call void @fft_stages, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i4 7, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:94]   --->   Operation 118 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.46>
ST_17 : Operation 119 [2/2] (3.46ns)   --->   "%call_ln95 = call void @fft_stages, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i4 8, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:95]   --->   Operation 119 'call' 'call_ln95' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln95 = call void @fft_stages, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i4 8, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:95]   --->   Operation 120 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.46>
ST_19 : Operation 121 [2/2] (3.46ns)   --->   "%call_ln96 = call void @fft_stages, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i4 9, i32 %Stage9_R_0, i32 %Stage9_R_1, i32 %Stage9_R_2, i32 %Stage9_R_3, i32 %Stage9_I_0, i32 %Stage9_I_1, i32 %Stage9_I_2, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:96]   --->   Operation 121 'call' 'call_ln96' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln96 = call void @fft_stages, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i4 9, i32 %Stage9_R_0, i32 %Stage9_R_1, i32 %Stage9_R_2, i32 %Stage9_R_3, i32 %Stage9_I_0, i32 %Stage9_I_1, i32 %Stage9_I_2, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:96]   --->   Operation 122 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_butterfly, i32 %OUT_R_1, i32 %OUT_I_1, i32 %Stage9_R_1, i32 %Stage9_R_3, i32 %Stage9_I_1, i32 %Stage9_I_3, i32 %OUT_R_0, i32 %OUT_I_0, i32 %Stage9_R_0, i32 %Stage9_R_2, i32 %Stage9_I_0, i32 %Stage9_I_2, i32 %OUT_R_2, i32 %OUT_I_2, i32 %OUT_R_3, i32 %OUT_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%spectopmodule_ln43 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:43]   --->   Operation 124 'spectopmodule' 'spectopmodule_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_butterfly, i32 %OUT_R_1, i32 %OUT_I_1, i32 %Stage9_R_1, i32 %Stage9_R_3, i32 %Stage9_I_1, i32 %Stage9_I_3, i32 %OUT_R_0, i32 %OUT_I_0, i32 %Stage9_R_0, i32 %Stage9_R_2, i32 %Stage9_I_0, i32 %Stage9_I_2, i32 %OUT_R_2, i32 %OUT_I_2, i32 %OUT_R_3, i32 %OUT_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:99]   --->   Operation 158 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage0_R           (alloca       ) [ 00111000000000000000000]
Stage0_R_1         (alloca       ) [ 00111000000000000000000]
Stage0_R_2         (alloca       ) [ 00111000000000000000000]
Stage0_R_3         (alloca       ) [ 00111000000000000000000]
Stage0_I           (alloca       ) [ 00111000000000000000000]
Stage0_I_1         (alloca       ) [ 00111000000000000000000]
Stage0_I_2         (alloca       ) [ 00111000000000000000000]
Stage0_I_3         (alloca       ) [ 00111000000000000000000]
Stage1_R           (alloca       ) [ 00111110000000000000000]
Stage1_R_1         (alloca       ) [ 00111110000000000000000]
Stage1_R_2         (alloca       ) [ 00111110000000000000000]
Stage1_R_3         (alloca       ) [ 00111110000000000000000]
Stage1_I           (alloca       ) [ 00111110000000000000000]
Stage1_I_1         (alloca       ) [ 00111110000000000000000]
Stage1_I_2         (alloca       ) [ 00111110000000000000000]
Stage1_I_3         (alloca       ) [ 00111110000000000000000]
Stage2_R           (alloca       ) [ 00111111100000000000000]
Stage2_R_1         (alloca       ) [ 00111111100000000000000]
Stage2_R_2         (alloca       ) [ 00111111100000000000000]
Stage2_R_3         (alloca       ) [ 00111111100000000000000]
Stage2_I           (alloca       ) [ 00111111100000000000000]
Stage2_I_1         (alloca       ) [ 00111111100000000000000]
Stage2_I_2         (alloca       ) [ 00111111100000000000000]
Stage2_I_3         (alloca       ) [ 00111111100000000000000]
Stage3_R           (alloca       ) [ 00111111111000000000000]
Stage3_R_1         (alloca       ) [ 00111111111000000000000]
Stage3_R_2         (alloca       ) [ 00111111111000000000000]
Stage3_R_3         (alloca       ) [ 00111111111000000000000]
Stage3_I           (alloca       ) [ 00111111111000000000000]
Stage3_I_1         (alloca       ) [ 00111111111000000000000]
Stage3_I_2         (alloca       ) [ 00111111111000000000000]
Stage3_I_3         (alloca       ) [ 00111111111000000000000]
Stage4_R           (alloca       ) [ 00111111111110000000000]
Stage4_R_1         (alloca       ) [ 00111111111110000000000]
Stage4_R_2         (alloca       ) [ 00111111111110000000000]
Stage4_R_3         (alloca       ) [ 00111111111110000000000]
Stage4_I           (alloca       ) [ 00111111111110000000000]
Stage4_I_1         (alloca       ) [ 00111111111110000000000]
Stage4_I_2         (alloca       ) [ 00111111111110000000000]
Stage4_I_3         (alloca       ) [ 00111111111110000000000]
Stage5_R           (alloca       ) [ 00111111111111100000000]
Stage5_R_1         (alloca       ) [ 00111111111111100000000]
Stage5_R_2         (alloca       ) [ 00111111111111100000000]
Stage5_R_3         (alloca       ) [ 00111111111111100000000]
Stage5_I           (alloca       ) [ 00111111111111100000000]
Stage5_I_1         (alloca       ) [ 00111111111111100000000]
Stage5_I_2         (alloca       ) [ 00111111111111100000000]
Stage5_I_3         (alloca       ) [ 00111111111111100000000]
Stage6_R           (alloca       ) [ 00111111111111111000000]
Stage6_R_1         (alloca       ) [ 00111111111111111000000]
Stage6_R_2         (alloca       ) [ 00111111111111111000000]
Stage6_R_3         (alloca       ) [ 00111111111111111000000]
Stage6_I           (alloca       ) [ 00111111111111111000000]
Stage6_I_1         (alloca       ) [ 00111111111111111000000]
Stage6_I_2         (alloca       ) [ 00111111111111111000000]
Stage6_I_3         (alloca       ) [ 00111111111111111000000]
Stage7_R           (alloca       ) [ 00111111111111111110000]
Stage7_R_1         (alloca       ) [ 00111111111111111110000]
Stage7_R_2         (alloca       ) [ 00111111111111111110000]
Stage7_R_3         (alloca       ) [ 00111111111111111110000]
Stage7_I           (alloca       ) [ 00111111111111111110000]
Stage7_I_1         (alloca       ) [ 00111111111111111110000]
Stage7_I_2         (alloca       ) [ 00111111111111111110000]
Stage7_I_3         (alloca       ) [ 00111111111111111110000]
Stage8_R           (alloca       ) [ 00111111111111111111100]
Stage8_R_1         (alloca       ) [ 00111111111111111111100]
Stage8_R_2         (alloca       ) [ 00111111111111111111100]
Stage8_R_3         (alloca       ) [ 00111111111111111111100]
Stage8_I           (alloca       ) [ 00111111111111111111100]
Stage8_I_1         (alloca       ) [ 00111111111111111111100]
Stage8_I_2         (alloca       ) [ 00111111111111111111100]
Stage8_I_3         (alloca       ) [ 00111111111111111111100]
Stage9_R_0         (alloca       ) [ 00111111111111111111111]
Stage9_R_1         (alloca       ) [ 00111111111111111111111]
Stage9_R_2         (alloca       ) [ 00111111111111111111111]
Stage9_R_3         (alloca       ) [ 00111111111111111111111]
Stage9_I_0         (alloca       ) [ 00111111111111111111111]
Stage9_I_1         (alloca       ) [ 00111111111111111111111]
Stage9_I_2         (alloca       ) [ 00111111111111111111111]
Stage9_I_3         (alloca       ) [ 00111111111111111111111]
call_ln0           (call         ) [ 00000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000]
call_ln89          (call         ) [ 00000000000000000000000]
call_ln90          (call         ) [ 00000000000000000000000]
call_ln91          (call         ) [ 00000000000000000000000]
call_ln92          (call         ) [ 00000000000000000000000]
call_ln93          (call         ) [ 00000000000000000000000]
call_ln94          (call         ) [ 00000000000000000000000]
call_ln95          (call         ) [ 00000000000000000000000]
call_ln96          (call         ) [ 00000000000000000000000]
spectopmodule_ln43 (spectopmodule) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000]
call_ln0           (call         ) [ 00000000000000000000000]
ret_ln99           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_I_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_R_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_R_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_R_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_R_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_I_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_I_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUT_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUT_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_Pipeline_Reverse"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_Pipeline_DFTpts"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stages"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_Pipeline_butterfly"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="Stage0_R_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Stage0_R_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Stage0_R_2_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Stage0_R_3_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_R_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Stage0_I_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Stage0_I_1_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Stage0_I_2_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Stage0_I_3_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage0_I_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Stage1_R_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Stage1_R_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Stage1_R_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Stage1_R_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Stage1_I_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Stage1_I_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Stage1_I_2_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Stage1_I_3_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Stage2_R_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Stage2_R_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Stage2_R_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Stage2_R_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Stage2_I_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Stage2_I_1_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Stage2_I_2_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Stage2_I_3_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="Stage3_R_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Stage3_R_1_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Stage3_R_2_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Stage3_R_3_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="Stage3_I_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Stage3_I_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Stage3_I_2_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="Stage3_I_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Stage4_R_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Stage4_R_1_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Stage4_R_2_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Stage4_R_3_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Stage4_I_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Stage4_I_1_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Stage4_I_2_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="Stage4_I_3_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Stage5_R_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="Stage5_R_1_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Stage5_R_2_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Stage5_R_3_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Stage5_I_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Stage5_I_1_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Stage5_I_2_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Stage5_I_3_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="Stage6_R_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="Stage6_R_1_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Stage6_R_2_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="Stage6_R_3_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="Stage6_I_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Stage6_I_1_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Stage6_I_2_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Stage6_I_3_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="Stage7_R_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Stage7_R_1_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="Stage7_R_2_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Stage7_R_3_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Stage7_I_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Stage7_I_1_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Stage7_I_2_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="Stage7_I_3_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Stage8_R_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Stage8_R_1_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="Stage8_R_2_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="Stage8_R_3_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_3/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Stage8_I_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="Stage8_I_1_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="Stage8_I_2_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="Stage8_I_3_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="Stage9_R_0_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_0/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="Stage9_R_1_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="Stage9_R_2_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="Stage9_R_3_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_3/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="Stage9_I_0_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_0/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="Stage9_I_1_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Stage9_I_2_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="Stage9_I_3_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_3/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fft_Pipeline_Reverse_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="0" index="4" bw="32" slack="0"/>
<pin id="404" dir="0" index="5" bw="32" slack="0"/>
<pin id="405" dir="0" index="6" bw="32" slack="0"/>
<pin id="406" dir="0" index="7" bw="32" slack="0"/>
<pin id="407" dir="0" index="8" bw="32" slack="0"/>
<pin id="408" dir="0" index="9" bw="32" slack="0"/>
<pin id="409" dir="0" index="10" bw="32" slack="0"/>
<pin id="410" dir="0" index="11" bw="32" slack="0"/>
<pin id="411" dir="0" index="12" bw="32" slack="0"/>
<pin id="412" dir="0" index="13" bw="32" slack="0"/>
<pin id="413" dir="0" index="14" bw="32" slack="0"/>
<pin id="414" dir="0" index="15" bw="32" slack="0"/>
<pin id="415" dir="0" index="16" bw="32" slack="0"/>
<pin id="416" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fft_Pipeline_DFTpts_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="452" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fft_stages_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="9" bw="4" slack="0"/>
<pin id="465" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="18" bw="32" slack="0"/>
<pin id="474" dir="0" index="19" bw="32" slack="0"/>
<pin id="475" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/5 call_ln90/7 call_ln91/9 call_ln92/11 call_ln93/13 call_ln94/15 call_ln95/17 call_ln96/19 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fft_Pipeline_butterfly_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="0" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="7" bw="32" slack="0"/>
<pin id="496" dir="0" index="8" bw="32" slack="0"/>
<pin id="497" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="13" bw="32" slack="0"/>
<pin id="502" dir="0" index="14" bw="32" slack="0"/>
<pin id="503" dir="0" index="15" bw="32" slack="0"/>
<pin id="504" dir="0" index="16" bw="32" slack="0"/>
<pin id="505" dir="0" index="17" bw="32" slack="0"/>
<pin id="506" dir="0" index="18" bw="32" slack="0"/>
<pin id="507" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="420"><net_src comp="4" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="421"><net_src comp="6" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="422"><net_src comp="82" pin="1"/><net_sink comp="398" pin=5"/></net>

<net id="423"><net_src comp="90" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="424"><net_src comp="98" pin="1"/><net_sink comp="398" pin=7"/></net>

<net id="425"><net_src comp="8" pin="0"/><net_sink comp="398" pin=8"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="398" pin=9"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="398" pin=10"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="398" pin=11"/></net>

<net id="429"><net_src comp="78" pin="1"/><net_sink comp="398" pin=12"/></net>

<net id="430"><net_src comp="86" pin="1"/><net_sink comp="398" pin=13"/></net>

<net id="431"><net_src comp="94" pin="1"/><net_sink comp="398" pin=14"/></net>

<net id="432"><net_src comp="102" pin="1"/><net_sink comp="398" pin=15"/></net>

<net id="433"><net_src comp="106" pin="1"/><net_sink comp="398" pin=16"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="454" pin=18"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="454" pin=19"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="509"><net_src comp="18" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="511"><net_src comp="16" pin="0"/><net_sink comp="487" pin=7"/></net>

<net id="512"><net_src comp="24" pin="0"/><net_sink comp="487" pin=8"/></net>

<net id="513"><net_src comp="20" pin="0"/><net_sink comp="487" pin=13"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="487" pin=14"/></net>

<net id="515"><net_src comp="22" pin="0"/><net_sink comp="487" pin=15"/></net>

<net id="516"><net_src comp="30" pin="0"/><net_sink comp="487" pin=16"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="487" pin=17"/></net>

<net id="518"><net_src comp="34" pin="0"/><net_sink comp="487" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {21 22 }
	Port: OUT_R_1 | {21 22 }
	Port: OUT_R_2 | {21 22 }
	Port: OUT_R_3 | {21 22 }
	Port: OUT_I_0 | {21 22 }
	Port: OUT_I_1 | {21 22 }
	Port: OUT_I_2 | {21 22 }
	Port: OUT_I_3 | {21 22 }
 - Input state : 
	Port: fft : X_R_0 | {1 2 }
	Port: fft : X_R_1 | {1 2 }
	Port: fft : X_R_2 | {1 2 }
	Port: fft : X_R_3 | {1 2 }
	Port: fft : X_I_0 | {1 2 }
	Port: fft : X_I_1 | {1 2 }
	Port: fft : X_I_2 | {1 2 }
	Port: fft : X_I_3 | {1 2 }
	Port: fft : W_real | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft : W_imag | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |  grp_fft_Pipeline_Reverse_fu_398  |    0    |  25.408 |   279   |   244   |
|   call   |   grp_fft_Pipeline_DFTpts_fu_434  |    36   |  12.704 |   3940  |   6048  |
|          |       grp_fft_stages_fu_454       |    24   |  33.348 |   2804  |   4210  |
|          | grp_fft_Pipeline_butterfly_fu_487 |    48   |  31.76  |   5019  |   7581  |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   108   |  103.22 |  12042  |  18083  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| Stage0_I |    1   |    0   |    0   |    0   |
|Stage0_I_1|    1   |    0   |    0   |    0   |
|Stage0_I_2|    1   |    0   |    0   |    0   |
|Stage0_I_3|    1   |    0   |    0   |    0   |
| Stage0_R |    1   |    0   |    0   |    0   |
|Stage0_R_1|    1   |    0   |    0   |    0   |
|Stage0_R_2|    1   |    0   |    0   |    0   |
|Stage0_R_3|    1   |    0   |    0   |    0   |
| Stage1_I |    2   |    0   |    0   |    0   |
|Stage1_I_1|    2   |    0   |    0   |    0   |
|Stage1_I_2|    2   |    0   |    0   |    0   |
|Stage1_I_3|    2   |    0   |    0   |    0   |
| Stage1_R |    2   |    0   |    0   |    0   |
|Stage1_R_1|    2   |    0   |    0   |    0   |
|Stage1_R_2|    2   |    0   |    0   |    0   |
|Stage1_R_3|    2   |    0   |    0   |    0   |
| Stage2_I |    2   |    0   |    0   |    0   |
|Stage2_I_1|    2   |    0   |    0   |    0   |
|Stage2_I_2|    2   |    0   |    0   |    0   |
|Stage2_I_3|    2   |    0   |    0   |    0   |
| Stage2_R |    2   |    0   |    0   |    0   |
|Stage2_R_1|    2   |    0   |    0   |    0   |
|Stage2_R_2|    2   |    0   |    0   |    0   |
|Stage2_R_3|    2   |    0   |    0   |    0   |
| Stage3_I |    2   |    0   |    0   |    0   |
|Stage3_I_1|    2   |    0   |    0   |    0   |
|Stage3_I_2|    2   |    0   |    0   |    0   |
|Stage3_I_3|    2   |    0   |    0   |    0   |
| Stage3_R |    2   |    0   |    0   |    0   |
|Stage3_R_1|    2   |    0   |    0   |    0   |
|Stage3_R_2|    2   |    0   |    0   |    0   |
|Stage3_R_3|    2   |    0   |    0   |    0   |
| Stage4_I |    2   |    0   |    0   |    0   |
|Stage4_I_1|    2   |    0   |    0   |    0   |
|Stage4_I_2|    2   |    0   |    0   |    0   |
|Stage4_I_3|    2   |    0   |    0   |    0   |
| Stage4_R |    2   |    0   |    0   |    0   |
|Stage4_R_1|    2   |    0   |    0   |    0   |
|Stage4_R_2|    2   |    0   |    0   |    0   |
|Stage4_R_3|    2   |    0   |    0   |    0   |
| Stage5_I |    2   |    0   |    0   |    0   |
|Stage5_I_1|    2   |    0   |    0   |    0   |
|Stage5_I_2|    2   |    0   |    0   |    0   |
|Stage5_I_3|    2   |    0   |    0   |    0   |
| Stage5_R |    2   |    0   |    0   |    0   |
|Stage5_R_1|    2   |    0   |    0   |    0   |
|Stage5_R_2|    2   |    0   |    0   |    0   |
|Stage5_R_3|    2   |    0   |    0   |    0   |
| Stage6_I |    2   |    0   |    0   |    0   |
|Stage6_I_1|    2   |    0   |    0   |    0   |
|Stage6_I_2|    2   |    0   |    0   |    0   |
|Stage6_I_3|    2   |    0   |    0   |    0   |
| Stage6_R |    2   |    0   |    0   |    0   |
|Stage6_R_1|    2   |    0   |    0   |    0   |
|Stage6_R_2|    2   |    0   |    0   |    0   |
|Stage6_R_3|    2   |    0   |    0   |    0   |
| Stage7_I |    2   |    0   |    0   |    0   |
|Stage7_I_1|    2   |    0   |    0   |    0   |
|Stage7_I_2|    2   |    0   |    0   |    0   |
|Stage7_I_3|    2   |    0   |    0   |    0   |
| Stage7_R |    2   |    0   |    0   |    0   |
|Stage7_R_1|    2   |    0   |    0   |    0   |
|Stage7_R_2|    2   |    0   |    0   |    0   |
|Stage7_R_3|    2   |    0   |    0   |    0   |
| Stage8_I |    2   |    0   |    0   |    0   |
|Stage8_I_1|    2   |    0   |    0   |    0   |
|Stage8_I_2|    2   |    0   |    0   |    0   |
|Stage8_I_3|    2   |    0   |    0   |    0   |
| Stage8_R |    2   |    0   |    0   |    0   |
|Stage8_R_1|    2   |    0   |    0   |    0   |
|Stage8_R_2|    2   |    0   |    0   |    0   |
|Stage8_R_3|    2   |    0   |    0   |    0   |
|Stage9_I_0|    2   |    0   |    0   |    0   |
|Stage9_I_1|    2   |    0   |    0   |    0   |
|Stage9_I_2|    2   |    0   |    0   |    0   |
|Stage9_I_3|    2   |    0   |    0   |    0   |
|Stage9_R_0|    2   |    0   |    0   |    0   |
|Stage9_R_1|    2   |    0   |    0   |    0   |
|Stage9_R_2|    2   |    0   |    0   |    0   |
|Stage9_R_3|    2   |    0   |    0   |    0   |
|  W_imag  |    1   |    0   |    0   |    -   |
|  W_real  |    1   |    0   |    0   |    -   |
+----------+--------+--------+--------+--------+
|   Total  |   154  |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_fft_stages_fu_454 |  p9  |   8  |   4  |   32   ||    14   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   32   ||  2.3038 ||    14   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   108  |   103  |  12042 |  18083 |    -   |
|   Memory  |   154  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   14   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   154  |   108  |   105  |  12042 |  18097 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
