

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:34:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   87|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_508                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_516     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_525  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_537  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_548  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_557  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_598      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2288|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   180|    1700|    6203|    0|
|Memory           |        0|     -|     694|      23|    0|
|Multiplexer      |        -|     -|       -|    1441|    -|
|Register         |        -|     -|    2911|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   180|    5305|    9955|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     7|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_508                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_516     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|   50|    75|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_598      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_525  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|  16|   77|   520|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_537  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|   8|   62|   504|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_548  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |        0|   4|   72|   188|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_557  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  390|  2995|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U86                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U87                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U88                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U89                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U90                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U91                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U92                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U95                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U96                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U97                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U98                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U99                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U100                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U101                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U102                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U103                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U104                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U105                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U106                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U107                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U108                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U109                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U110                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U111                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U123                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U122                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U124                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U125                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 180| 1700|  6203|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arg1_r_U    |arg1_r_RAM_AUTO_1R1W  |        0|   64|   3|    0|     5|   32|     1|          160|
    |arg1_r_1_U  |arg1_r_RAM_AUTO_1R1W  |        0|   64|   3|    0|     5|   32|     1|          160|
    |arr_U       |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_1_U     |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_2_U     |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_3_U     |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |out1_w_U    |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0|  694|  23|    0|    32|  347|     7|         1358|
    +------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1348_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1382_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1416_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1446_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1476_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1562_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1595_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1629_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1675_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1314_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1712_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1501_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1688_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1745_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1507_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1725_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1513_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1519_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln118_1_fu_1525_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln118_fu_1531_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln119_1_fu_1536_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln119_fu_1541_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln120_1_fu_1645_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln120_fu_1649_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln121_fu_1655_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln122_fu_1661_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln60_1_fu_1134_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_2_fu_1140_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_3_fu_1146_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_1128_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln61_1_fu_1159_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln61_2_fu_1173_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_3_fu_1183_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_4_fu_1551_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln61_fu_1153_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln62_1_fu_1196_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_2_fu_1216_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_3_fu_1226_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_4_fu_1202_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_5_fu_1249_p2             |         +|   0|  0|  26|          26|          26|
    |add_ln62_fu_1190_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln64_1_fu_1239_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln64_2_fu_1257_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_1233_p2               |         +|   0|  0|  64|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2288|        2105|        2105|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  183|         41|    1|         41|
    |arg1_r_1_address0  |   43|          8|    3|         24|
    |arg1_r_1_address1  |   26|          5|    3|         15|
    |arg1_r_1_ce0       |   31|          6|    1|          6|
    |arg1_r_1_ce1       |   20|          4|    1|          4|
    |arg1_r_1_we0       |    9|          2|    1|          2|
    |arg1_r_address0    |   43|          8|    3|         24|
    |arg1_r_address1    |   26|          5|    3|         15|
    |arg1_r_ce0         |   31|          6|    1|          6|
    |arg1_r_ce1         |   20|          4|    1|          4|
    |arg1_r_we0         |    9|          2|    1|          2|
    |arr_1_address0     |   37|          7|    2|         14|
    |arr_1_address1     |   31|          6|    2|         12|
    |arr_1_ce0          |   26|          5|    1|          5|
    |arr_1_ce1          |   20|          4|    1|          4|
    |arr_1_d0           |   26|          5|   64|        320|
    |arr_1_d1           |   14|          3|   64|        192|
    |arr_1_we0          |   26|          5|    1|          5|
    |arr_2_address0     |   31|          6|    2|         12|
    |arr_2_address1     |   26|          5|    2|         10|
    |arr_2_ce0          |   26|          5|    1|          5|
    |arr_2_ce1          |   20|          4|    1|          4|
    |arr_2_d0           |   26|          5|   64|        320|
    |arr_2_we0          |   26|          5|    1|          5|
    |arr_3_address0     |   37|          7|    2|         14|
    |arr_3_address1     |   20|          4|    2|          8|
    |arr_3_ce0          |   26|          5|    1|          5|
    |arr_3_ce1          |   20|          4|    1|          4|
    |arr_3_d0           |   26|          5|   64|        320|
    |arr_3_we0          |   26|          5|    1|          5|
    |arr_address0       |   37|          7|    2|         14|
    |arr_address1       |   31|          6|    2|         12|
    |arr_ce0            |   26|          5|    1|          5|
    |arr_ce1            |   20|          4|    1|          4|
    |arr_d0             |   26|          5|   64|        320|
    |arr_d1             |   14|          3|   64|        192|
    |arr_we0            |   26|          5|    1|          5|
    |grp_fu_766_p0      |   20|          4|   32|        128|
    |grp_fu_766_p1      |   14|          3|    7|         21|
    |mem_ARADDR         |   14|          3|   64|        192|
    |mem_ARLEN          |   14|          3|   32|         96|
    |mem_ARVALID        |   14|          3|    1|          3|
    |mem_AWADDR         |   14|          3|   64|        192|
    |mem_AWLEN          |   14|          3|   32|         96|
    |mem_AWVALID        |   14|          3|    1|          3|
    |mem_BREADY         |   14|          3|    1|          3|
    |mem_RREADY         |    9|          2|    1|          2|
    |mem_WVALID         |    9|          2|    1|          2|
    |mem_blk_n_AR       |    9|          2|    1|          2|
    |mem_blk_n_AW       |    9|          2|    1|          2|
    |mem_blk_n_B        |    9|          2|    1|          2|
    |out1_w_address0    |   37|          7|    4|         28|
    |out1_w_address1    |   31|          6|    4|         24|
    |out1_w_ce0         |   14|          3|    1|          3|
    |out1_w_d0          |   31|          6|   27|        162|
    |out1_w_d1          |   31|          6|   27|        162|
    |reg_798            |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1441|        289|  797|       3210|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2212                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2218                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2223                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2228                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2233                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2238                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2248                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2253                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2258                                                        |  25|   0|   25|          0|
    |add_ln60_3_reg_2117                                                       |  64|   0|   64|          0|
    |add_ln61_3_reg_2137                                                       |  64|   0|   64|          0|
    |add_ln62_3_reg_2157                                                       |  64|   0|   64|          0|
    |add_ln64_1_reg_2162                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  40|   0|   40|          0|
    |arg1_r_1_load_2_reg_1950                                                  |  32|   0|   32|          0|
    |arg1_r_1_load_3_reg_1963                                                  |  32|   0|   32|          0|
    |arg1_r_1_load_reg_1854                                                    |  32|   0|   32|          0|
    |arg1_r_load_2_reg_1945                                                    |  32|   0|   32|          0|
    |arg1_r_load_3_reg_1957                                                    |  32|   0|   32|          0|
    |arg1_r_load_reg_1871                                                      |  32|   0|   32|          0|
    |arr_2_load_2_reg_2182                                                     |  64|   0|   64|          0|
    |arr_3_load_2_reg_2177                                                     |  64|   0|   64|          0|
    |arr_load_3_reg_2172                                                       |  64|   0|   64|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_508_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_516_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_598_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_525_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_537_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_548_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_557_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2202                                                     |  38|   0|   38|          0|
    |mul16_reg_1859                                                            |  32|   0|   32|          0|
    |mul202_reg_2017                                                           |  64|   0|   64|          0|
    |mul211_reg_2022                                                           |  64|   0|   64|          0|
    |mul219_reg_1971                                                           |  32|   0|   32|          0|
    |mul221_reg_2027                                                           |  64|   0|   64|          0|
    |mul229_reg_2032                                                           |  64|   0|   64|          0|
    |mul237_reg_2037                                                           |  64|   0|   64|          0|
    |mul244_reg_1983                                                           |  32|   0|   32|          0|
    |mul246_reg_2042                                                           |  64|   0|   64|          0|
    |mul254_reg_2047                                                           |  64|   0|   64|          0|
    |mul262_reg_2052                                                           |  64|   0|   64|          0|
    |mul290_reg_2067                                                           |  64|   0|   64|          0|
    |mul299_reg_2072                                                           |  64|   0|   64|          0|
    |mul2_reg_2057                                                             |  63|   0|   64|          1|
    |mul316_reg_2006                                                           |  32|   0|   32|          0|
    |mul318_reg_2082                                                           |  64|   0|   64|          0|
    |mul325_reg_2087                                                           |  64|   0|   64|          0|
    |mul344_reg_2097                                                           |  64|   0|   64|          0|
    |mul353_reg_2102                                                           |  64|   0|   64|          0|
    |mul360_reg_2107                                                           |  64|   0|   64|          0|
    |mul369_reg_2112                                                           |  64|   0|   64|          0|
    |mul3_reg_2062                                                             |  63|   0|   64|          1|
    |mul45_reg_1877                                                            |  32|   0|   32|          0|
    |mul4_reg_2077                                                             |  63|   0|   64|          1|
    |mul5_reg_2092                                                             |  63|   0|   64|          1|
    |reg_792                                                                   |  64|   0|   64|          0|
    |reg_798                                                                   |  64|   0|   64|          0|
    |tmp_reg_2263                                                              |   1|   0|    1|          0|
    |trunc_ln113_10_reg_2207                                                   |  25|   0|   25|          0|
    |trunc_ln113_15_reg_2243                                                   |  39|   0|   39|          0|
    |trunc_ln113_reg_2196                                                      |  26|   0|   26|          0|
    |trunc_ln1_reg_1838                                                        |  62|   0|   62|          0|
    |trunc_ln61_1_reg_2127                                                     |  25|   0|   25|          0|
    |trunc_ln61_2_reg_2132                                                     |  25|   0|   25|          0|
    |trunc_ln61_reg_2122                                                       |  25|   0|   25|          0|
    |trunc_ln62_1_reg_2147                                                     |  26|   0|   26|          0|
    |trunc_ln62_2_reg_2152                                                     |  26|   0|   26|          0|
    |trunc_ln62_reg_2142                                                       |  26|   0|   26|          0|
    |trunc_ln64_1_reg_2167                                                     |  25|   0|   25|          0|
    |trunc_ln_reg_1832                                                         |  62|   0|   62|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2911|   0| 2915|          4|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

