flows:
- name: Vivado
  description: Run Xilinx Vivado from RTL to bitstream
  module: vivado
  class: Vivado
  external_tools:
  - vivado

- name: VivadoOoc
  description: Run Xilinx Vivado with out-of-context synth
  module: vivado_ooc
  class: VivadoOoc
  external_tools:
  - vivado

- name: VivadoPhysNetlist
  description: Transform Vivado netlist into phys netlist
  module: vivado_phys_netlist
  class: VivadoPhysNetlist
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels

- name: VivadoPhysNetlistCmp
  description: Reverse bitstream and compare to netlist
  module: vivado_phys_netlist_cmp
  class: VivadoPhysNetlistCmp
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels


- name: VivadoStructuralErrorInjection
  description: Perform fault-injection test of comp tool
  module: vivado_structural_error_injection
  class: VivadoStructuralErrorInjection
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels


- name: VivadoYosysCmp
  description: Verify design implementation with Yosys
  module: vivado_yosys_cmp
  class: VivadoYosysCmp
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels
  - yosys

- name: VivadoConformal
  description: Verify design implementation with Conformal
  module: vivado_conformal
  class: VivadoConformal
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels
  - conformal

- name: VivadoBitAnalysis
  description: Reverse bitstream into a logical netlist
  module: vivado_bit_analysis
  class: VivadoBitAnalysis
  external_tools:
  - vivado
  - rapidwright
  - fasm2bels
  - gmt_tools

- name: VivadoBitToNetlist
  description: Reverse bitstream into a phys netlist
  module: vivado_bit_to_netlist
  class: VivadoBitToNetlist
  external_tools:
  - vivado
  - fasm2bels


- name: RandSoc
  description: Create random block design(s) in Vivado
  module: rand_soc
  class: RandSoc
  external_tools:
  - vivado
  - gmt_tools

- name: RandSocDumped
  description: Dump random block design(s)
  module: rand_soc_dumped
  class: RandSocDumped
  external_tools:
  - vivado
  - gmt_tools

- name: VivadoWafove
  description: Verify netlist equivalence with Wafove
  module: vivado_wafove
  class: VivadoWafove
  external_tools:
  - vivado
  - wafove

- name: Ic2LseConformal
  description: Verify Lattice RTL-2-Bit with Conformal (LSE Synth)
  module: ic2_lse_conformal
  class: Ic2LseConformal
  external_tools:
  - ic2
  - icestorm
  - conformal

- name: Ic2SynplifyConformal
  description: Verify Lattice RTL-2-Bit with Conformal (Synp Synth)
  module: ic2_synplify_conformal
  class: Ic2SynplifyConformal
  external_tools:
  - ic2
  - icestorm
  - conformal

- name: YosysLseConformal
  description: Verify Yosys RTL-2-Bit with Conformal (LSE Synth)
  module: yosys_lse_conformal
  class: YosysLseConformal
  external_tools:
  - yosys
  - ic2
  - icestorm
  - conformal

- name: YosysSynplifyConformal
  description: Verify Yosys RTL-2-Bit with Conformal (Synp Synth)
  module: yosys_synplify_conformal
  class: YosysSynplifyConformal
  external_tools:
  - yosys
  - ic2
  - icestorm
  - conformal

- name: ClockCrank
  description: Find the fastest clock period for a design.
  module: clock_crank
  class: ClockCrank
  external_tools:
  - vivado

- name: OpenTitan
  description: Run OpenTitan through Vivado. For a more fine grain run, use the opentitan build instead.
  module: opentitan
  class: OpenTitan
  external_tools:
  - vivado
  - opentitan

- name: AnalyzeDataset
  description: Compute Metrics on an FPGA Circuit dataset for GNNs.
  module: analyze_dataset
  class: AnalyzeDataset
  