library ieee;
use ieee.std_logic_1164.all;

entity comp10 is
	port (
		a9, a8, a7, a6, a5, a4, a3, a2, a1, a0, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0 : in std_logic;
		
	);