<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/stm32/include/fdcandev_stm32.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('fdcandev__stm32_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">fdcandev_stm32.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fdcandev__stm32_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2024 COGIP Robotics association</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef FDCANDEV_STM32_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_H</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="candev_8h.html">can/candev.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#if defined(FDCAN3)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_CHAN_NUMOF 3</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(FDCAN2)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_CHAN_NUMOF 2</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#elif defined(FDCAN1) || DOXYGEN</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a434ab6986daa99d119e6a67f3543eafe">   46</a></span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_CHAN_NUMOF 1</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#error &quot;FDCAN STM32: CPU not supported&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#abf0759f7acee71adebbca7614f3cb464">   55</a></span>&#160;<span class="preprocessor">#define ISR_FDCAN1_IT0  isr_fdcan1_it0  </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac2550c0942bf7bcb7b9f865db6d54316">   56</a></span>&#160;<span class="preprocessor">#define ISR_FDCAN1_IT1  isr_fdcan1_it1  </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a0e25b4abefc3fb5baaa573ffd6c5b5e4">   63</a></span>&#160;<span class="preprocessor">#define FDCAN_STM32_NB_STD_FILTER   28U </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a3acbc689fcabb998f6e26ab401fdd5d6">   64</a></span>&#160;<span class="preprocessor">#define FDCAN_STM32_NB_EXT_FILTER   8U  </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#abea9a9e21a1afaac3d8ef9c7ca4ab3c5">   65</a></span>&#160;<span class="preprocessor">#define FDCAN_STM32_NB_FILTER \</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">        (FDCAN_STM32_NB_STD_FILTER + FDCAN_STM32_NB_EXT_FILTER) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#ifndef FDCANDEV_STM32_DEFAULT_BITRATE</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a336421f6b2cc93a9e4b057e076408baf">   74</a></span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_DEFAULT_BITRATE 500000U</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#ifndef FDCANDEV_STM32_DEFAULT_FD_DATA_BITRATE</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#afec4c18c4a76fcde75ac39c3a1eba633">   78</a></span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_DEFAULT_FD_DATA_BITRATE 1000000U</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#ifndef FDCANDEV_STM32_DEFAULT_SPT</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a782ca4b97a4c215fc98f745ae4d82d4a">   85</a></span>&#160;<span class="preprocessor">#define FDCANDEV_STM32_DEFAULT_SPT     875</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structcan__conf__t.html#a15a5ae512b858013d549506eb9156afe">   90</a></span>&#160;    FDCAN_GlobalTypeDef *<a class="code" href="structcan__conf__t.html#a15a5ae512b858013d549506eb9156afe">can</a>;   </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint32_t rcc_mask;          </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    gpio_t rx_pin;              </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    gpio_t tx_pin;              </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> af;               </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">bool</span> en_deep_sleep_wake_up; </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structcan__conf__t.html#aa8fd28355ba1d9b70d19dbc340771559">   96</a></span>&#160;    uint8_t <a class="code" href="structcan__conf__t.html#aa8fd28355ba1d9b70d19dbc340771559">it0_irqn</a>;           </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structcan__conf__t.html#a1eb61eeaa1f5715b8f57a2ed22824dfb">   97</a></span>&#160;    uint8_t <a class="code" href="structcan__conf__t.html#a1eb61eeaa1f5715b8f57a2ed22824dfb">it1_irqn</a>;           </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    uint8_t ttcm : 1;           </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint8_t abom : 1;           </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint8_t awum : 1;           </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    uint8_t nart : 1;           </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    uint8_t rflm : 1;           </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint8_t txfp : 1;           </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    uint8_t lbkm : 1;           </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint8_t silm : 1;           </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;} <a class="code" href="group__drivers__candev__linux.html#gad0adcedb4086af54261cb93db2ff9351">can_conf_t</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a1f144ca1575a4ebb59b99cd6273b5389">  108</a></span>&#160;<span class="preprocessor">#define HAVE_CAN_CONF_T</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a33b0b7f58f41e2165f8c913b54769e84">  114</a></span>&#160;<span class="preprocessor">#define FDCAN_STM32_TX_MAILBOXES 3</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a05c32c6a85bdefca9e25868946fbae9d">  116</a></span>&#160;<span class="preprocessor">#define FDCAN_STM32_RX_MAILBOXES (FDCANDEV_STM32_CHAN_NUMOF * 6)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a61345f5fff169e11c88d5166bb7632a1">  122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcan.html">can</a> <a class="code" href="structcan.html">can_t</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#af157b88f267810575b5f71a48691e548">  124</a></span>&#160;<span class="preprocessor">#define HAVE_CAN_T</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#afa9d7aeaf92e7ae359231f4928df3612">  126</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_MESSAGE_RAM_SIZE     0x350   </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aeff4c21481d35e4681890fae00b63776">  132</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLESA                0x1CU   </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a43a5729ac2caa6ad0a14744d869c7bec">  133</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_F0SA                 0x2CU   </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a177c7532e08f9409aef73542d8de44a6">  134</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_F1SA                 0x62U   </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a533a276662b2d8a5f259afb6cdd1cf49">  135</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_EFSA                 0x98U   </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aff1fea9c16af186777916887b39bb738">  136</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TBSA                 0x9EU   </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a31a8ada8465cecff8f35ab61059b4175">  143</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFID1_Pos        (16U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa2e3bdb768e40ac32f5ff114951b445d">  145</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFID1_Msk        (0x7FFU &lt;&lt; FDCAN_SRAM_FLS_SFID1_Pos)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a61f9369f256d44cdf4fc08ee551a2b12">  147</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFID1            FDCAN_SRAM_FLS_SFID1_Msk</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a1e2bb13aa08f29602fdd6781325a854f">  149</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFID2_Msk        (0x7FFU)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aff2e65490f9d06ddabfb18b7dcedd2fa">  151</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFID2            FDCAN_SRAM_FLS_SFID2_Msk</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a9339e6c203b3525fca61f74ef33b185f">  153</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFT_Pos          (30U)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a0fe2f01aad678dbe8e6eebf09e6487f9">  155</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFT_Msk          (0x3U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac35158149215132d39c60f207da45495">  157</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFT              FDCAN_SRAM_FLS_SFT_Msk</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a07bc0827b6871c0a00299ec95de2dc6d">  159</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC_Pos         (27U)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa01605ee2257d1f147e4ace1fa103574">  161</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC_Msk         (0x7U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a01266b146d58f3c047eea15e63c26f3a">  163</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC             FDCAN_SRAM_FLS_SFEC_Msk</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa1bccc39cc725f18cfc9b0c4b2059ddb">  171</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_FILTER_SIZE      1U</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae51561c34e2380cdfcddcf625487be82">  173</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFT_DISABLED     (0x3U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a9586e6dc7cefdbbc3687a79f50411b59">  175</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFT_CLASSIC      (0x2U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#af4e0211d168fc38febd78a59ab44f237">  177</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC_DISABLED    (0x0U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a5928b06ce19261ebc787ddee8f4033ea">  179</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC_FIFO0       (0x1U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a69866eb7444d9488671d0efaa1b9cd23">  181</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLS_SFEC_FIFO1       (0x2U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a9a22ff5d458129ae85e0ffec2b959450">  189</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFID1_Msk     0x1FFFFFFFU</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ad8032b01ba5d81c9ecb92984ef616e99">  191</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFID1         FDCAN_SRAM_FLE_F0_EFID1_Msk</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a400c1f37d14ab3db9fcacd4a6e3bbefb">  193</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFID2_Msk     0x1FFFFFFFU</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a5eedc14824387e8cf1658ce3306e762c">  195</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFID2         FDCAN_SRAM_FLE_F1_EFID2_Msk</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ab6c06085838869f5484bb97f0dde9817">  197</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFT_Pos       30U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a75d6377c8d89e6d7bfc96e8743644b59">  199</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFT_Msk       (0x3U &lt;&lt; FDCAN_SRAM_FLE_F1_EFT_Pos)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a8cf4dd74ce5c118c13459cdb377d22fb">  201</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFT           FDCAN_SRAM_FLE_F1_EFT_Msk</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a2fd1016adb8112dffc7342d516ad1e1b">  203</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC_Pos      29U</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a8619f5399a06e1cfae0224b7eafe287c">  205</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC_Msk      (0x7U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a4827d3b1e74d1cf8720f8ceafd6cc833">  207</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC          FDCAN_SRAM_FLE_F0_EFEC_Msk</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa6da85cf760c54b04a34eae709ed0b61">  215</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_FILTER_SIZE      2U</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ad69d55da243c98b11f2e5ba1e1a9c0e8">  217</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F1_EFT_CLASSIC   (0x2U &lt;&lt; FDCAN_SRAM_FLE_F1_EFT_Pos)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a5186364103b74487cecca2254b9a3bd8">  219</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC_DISABLED (0x0U)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a1d00393d61f3a2061a3bc2377a5f410f">  221</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC_FIFO0    (0x1U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a65a7c4eed176b9c1bd25477c27ee4d66">  223</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_FLE_F0_EFEC_FIFO1    (0x2U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a7a59b560bf337597ea056fe4be7b417a">  231</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ESI_Pos  31U</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a65aa1a382bdc473ba8ac39cdc02c7141">  233</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ESI_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#adc0d5186dbbabb44c27ac7d54895b745">  235</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ESI      FDCAN_SRAM_TXBUFFER_T0_ESI_Msk</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a57a3fe99e7a2d679fbdcb14170719d13">  237</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_XTD_Pos  30U</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae127a07e7ee8122a55fbb187f68320e0">  239</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_XTD_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_XTD_Pos)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a0c703f0a024ead552433c49df19fe711">  241</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_XTD      FDCAN_SRAM_TXBUFFER_T0_XTD_Msk</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac4a395c0ce761df594d735839a19e50a">  243</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_RTR_Pos  29U</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a1695ee242ccffec0d31012b05f03e9f5">  245</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_RTR_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_RTR_Pos)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aaf810e3fb7631949e85b1f9e82806632">  247</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_RTR      FDCAN_SRAM_TXBUFFER_T0_RTR_Msk</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ab75826461a604d07e87084903c76ec4a">  249</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ID_Pos   18U</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa522bd5640a78fb7935ab020ddeb01c1">  251</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_EFC_Pos  23U</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a7e4cf17cc50e946bb5dbf9741f4f3e9b">  253</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_EFC_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae4a9e98da7fa8c0af45dd642ef0e56fc">  255</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_EFC      FDCAN_SRAM_TXBUFFER_T1_EFC_Msk</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a49630e7288fa69e34eaace19e1b6d47f">  257</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_FDF_Pos  21U</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a22b32dea27a8a57b5d5054e6ab0d06b0">  259</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_FDF_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae5edc0ec0a41ceafca8b23074ecd8940">  261</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_FDF      FDCAN_SRAM_TXBUFFER_T1_FDF_Msk</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a776d289b5d30f0ab8bdec767aba67e10">  263</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_BRS_Pos  20U</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a4d7d8fe8ae28e57807c5ae7e91a1043a">  265</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_BRS_Msk  (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#afdd4e789ee358b879c4917ce8797c9eb">  267</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_BRS      FDCAN_SRAM_TXBUFFER_T1_BRS_Msk</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a65a5f41b45139941452206d852f961b4">  269</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_DLC_Pos  16U</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#acde0230cd928604a6eac667054c56b77">  271</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_DLC_Msk  (0xFU &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_DLC_Pos)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae4a9106268b87062a7e59fe3a87c12ab">  273</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_DLC      FDCAN_SRAM_TXBUFFER_T1_DLC_Msk</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aafc4107c2f5137d8c16e044ed7766359">  281</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_SIZE                18U</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a03018653ac7a6ba8f5ad07bd6c866021">  283</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ESI_PASSIVE_FLAG (0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a276d308b4cbbf54a97feeb512c5b191f">  285</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T0_ESI_RECESSIVE    (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a1f843ef3fc51a46c78ba816019d98349">  287</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_EFC_DISABLE      (0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a099dbbbbac7d4f6307894bb7edd93d00">  289</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_EFC_STORE_EVENTS (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a8340563d28e583d8c221db01b5162b0d">  291</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_FDF_CLASSIC      (0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ad8ddc764b8e1e66cfb572b20037643de">  293</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_FDF_FD           (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a239b002063a13a779453a29e78843953">  295</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_BRS_OFF          (0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a72f7d3e9c3bab67979a90dedf30adea0">  297</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_TXBUFFER_T1_BRS_ON           (0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a8ccb2f900f8402c7e40bc1036b5f435a">  305</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ESI_Pos    31U</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a03a22aefb8eedfc4de8340da0c42ff26">  307</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ESI_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a3f79633b8a4616c0179eb3deeb4d1774">  309</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ESI        FDCAN_SRAM_RXFIFO_R0_ESI_Msk</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a9fe7763963eb6d25afd4c2c8f6788e15">  311</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_XTD_Pos    30U</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a4d5b5ff35afea5b0c8b65c739f12b3ba">  313</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_XTD_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_XTD_Pos)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a0564bf40f888eb45e29b77d3ed47828b">  315</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_XTD        FDCAN_SRAM_RXFIFO_R0_XTD_Msk</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a6077edce3705cbf84c1b5959a653f5b2">  317</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_RTR_Pos    29U</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#af7f252a552be09ec53b4e273fdbe6083">  319</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_RTR_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_RTR_Pos)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#af2bb9387aab056f0f4c52e484c32b7d1">  321</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_RTR        FDCAN_SRAM_RXFIFO_R0_RTR_Msk</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a510b8ecc5bdd6305b938cc9efc12b355">  323</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ID_Pos     18U</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a4af324899a9652d7382e00e512f41779">  325</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ID_Msk     0x1FFFFFFFU</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a958cf5417206f5b8eaf8d6482de3bc27">  327</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ID         FDCAN_SRAM_RXFIFO_R0_ID_Msk</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae9c7206d3b866c126d28a5f68ef3167c">  329</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_EFC_Pos    23U</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a7a89b3dbef7e25d94ea3d073b01591d5">  331</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_EFC_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ad7dee844ed8ab5c067ac427775f03547">  333</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_EFC        FDCAN_SRAM_RXFIFO_R1_EFC_Msk</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a4eb10ea38682561340f12f57c917da00">  335</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_FDF_Pos    21U</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a6dae1a4a6b943bb4cbc9f7216a4e5002">  337</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_FDF_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac9c3560a38ec84313800de41bcc5a7bc">  339</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_FDF        FDCAN_SRAM_RXFIFO_R1_FDF_Msk</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ae407d2bac3237f89db7f235ab57bf7d0">  341</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_BRS_Pos    20U</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a24f88c62ad9116bef9161ed07417abad">  343</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_BRS_Msk    (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac5972c296723765aa068d3e56a6a2a5a">  345</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_BRS        FDCAN_SRAM_RXFIFO_R1_BRS_Msk</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a67937dbf0b6f754c11b232c4d20a33ae">  347</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_DLC_Pos    16U</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ab975ff00823cf8ff91c9fc6588b88be3">  349</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_DLC_Msk    (0xFU &lt;&lt; FDCAN_SRAM_RXFIFO_R1_DLC_Pos)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#abe328d5131364a1ed34b86404528768a">  351</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_DLC        FDCAN_SRAM_RXFIFO_R1_DLC_Msk</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ac6dd9d482e7d7be9ee3261f9549ad429">  359</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_SIZE          54U</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a62da9a6b381963c1c369edcc8b12a2ad">  361</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_ELEMENT_SIZE  18U</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#ab9c25c85df1046705fbe503c6c58cff2">  363</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ESI_PASSIVE_FLAG   (0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a27a532cbedb4e473e405f19c76d7d2f4">  365</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R0_ESI_RECESSIVE      (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#acad997dcaf4d1390d037a3d9ea18811e">  367</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_EFC_DISABLE        (0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#aa897818e11ff6d2bfea38ae21b7098c8">  369</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_EFC_STORE_EVENTS   (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a41c90e7b45c4e4d17cc362df708b999d">  371</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_FDF_CLASSIC        (0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a12c23080d3e9d0f74a5361062f95be2f">  373</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_FDF_FD             (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a978bab7256e0863625b1f97c1da6c144">  375</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_BRS_OFF            (0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="fdcandev__stm32_8h.html#a8ceaad35bf98d8e478ff2ec8596cd236">  377</a></span>&#160;<span class="preprocessor">#define FDCAN_SRAM_RXFIFO_R1_BRS_ON             (0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structcandev__stm32__rx__mailbox.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcandev__stm32__rx__mailbox.html">candev_stm32_rx_mailbox</a> {</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structcandev__stm32__rx__mailbox.html#a54576837f25befe07feda6c127c10ce5">  383</a></span>&#160;    <a class="code" href="structcan__frame.html">can_frame_t</a> <a class="code" href="structcandev__stm32__rx__mailbox.html#a54576837f25befe07feda6c127c10ce5">frame</a>[<a class="code" href="fdcandev__stm32_8h.html#a05c32c6a85bdefca9e25868946fbae9d">FDCAN_STM32_RX_MAILBOXES</a>];</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structcandev__stm32__rx__mailbox.html#a0d16a0afcb4db75dca7fe2d57ec29b86">  385</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__rx__mailbox.html#a0d16a0afcb4db75dca7fe2d57ec29b86">write_idx</a>;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structcandev__stm32__rx__mailbox.html#a9340b549ceb9603101a04ba46d88c1f9">  387</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__rx__mailbox.html#a9340b549ceb9603101a04ba46d88c1f9">read_idx</a>;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structcandev__stm32__rx__mailbox.html#aa3896c78c3fc5a5a510012ab58f31da9">  389</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__rx__mailbox.html#aa3896c78c3fc5a5a510012ab58f31da9">is_full</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;} <a class="code" href="fdcandev__stm32_8h.html#acb91a55a6089dc338362e22cda8501b7">candev_stm32_rx_mailbox_t</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcandev__stm32__isr.html">candev_stm32_isr</a> {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__isr.html#a9e997658aab6c94b24cc85a1541f755b">isr_tx</a> : 3;     </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__isr.html#a699f142b500c360e8e39e52255b3e820">isr_rx</a> : 2;     </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structcandev__stm32__isr.html#ab06ddcbe05374d962bb92eb503aa2939">isr_wkup</a> : 1;   </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;} <a class="code" href="fdcandev__stm32_8h.html#a99eb63017ffccb062dec606133c2f026">candev_stm32_isr_t</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keyword">struct </span><a class="code" href="structcan.html">can</a> {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="structcandev.html">candev_t</a> <a class="code" href="structcan.html#a85b10fb35e23e87ee7b6243894d07f8a">candev</a>;                    </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keyword">const</span> <a class="code" href="structcan__conf__t.html">can_conf_t</a> *<a class="code" href="structcan.html#aab9c5ef18f76b758812e45408ae30a76">conf</a>;             </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    gpio_t <a class="code" href="structcan.html#a76a2d8cf476fc3e17f9174c51754e5fb">rx_pin</a>;                      </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    gpio_t <a class="code" href="structcan.html#a9229d4e0a30fb6adfbd75af4e7b2d237">tx_pin</a>;                      </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> <a class="code" href="structcan.html#aafa77df536ce8151811e7c59cc1e1871">af</a>;                       </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keyword">const</span> <a class="code" href="structcan__frame.html">can_frame_t</a></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structcan.html#a53b049bdc31d2777e8d021c0e4855d1a">  408</a></span>&#160;        *<a class="code" href="structcan.html#a1b316a4220fb242b76de916b8fb19c45">tx_mailbox</a>[<a class="code" href="fdcandev__stm32_8h.html#a33b0b7f58f41e2165f8c913b54769e84">FDCAN_STM32_TX_MAILBOXES</a>];  </div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structcan.html#a7bb4597fed31fee438fe270ab8e2ef09">  409</a></span>&#160;    <a class="code" href="structcandev__stm32__rx__mailbox.html">candev_stm32_rx_mailbox_t</a> <a class="code" href="structcan.html#a7bb4597fed31fee438fe270ab8e2ef09">rx_mailbox</a>;       </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="structcandev__stm32__isr.html">candev_stm32_isr_t</a> <a class="code" href="structcan.html#a5ac58679913a20a72978123034d7aedf">isr_flags</a>;               </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;};</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="keywordtype">void</span> <a class="code" href="fdcandev__stm32_8h.html#a849a6ced7cb0b22ca736735e3d1335fd">candev_stm32_set_pins</a>(<a class="code" href="structcan.html">can_t</a> *dev, gpio_t tx_pin, gpio_t rx_pin,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                           <a class="code" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> af);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCANDEV_STM32_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structcandev_html"><div class="ttname"><a href="structcandev.html">candev</a></div><div class="ttdoc">Structure to hold driver state. </div><div class="ttdef"><b>Definition:</b> <a href="candev_8h_source.html#l00077">candev.h:77</a></div></div>
<div class="ttc" id="structcan__conf__t_html_a1eb61eeaa1f5715b8f57a2ed22824dfb"><div class="ttname"><a href="structcan__conf__t.html#a1eb61eeaa1f5715b8f57a2ed22824dfb">can_conf_t::it1_irqn</a></div><div class="ttdeci">uint8_t it1_irqn</div><div class="ttdoc">Interrupt line 1 IRQ channel. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00097">fdcandev_stm32.h:97</a></div></div>
<div class="ttc" id="group__drivers__candev__linux_html_gad0adcedb4086af54261cb93db2ff9351"><div class="ttname"><a href="group__drivers__candev__linux.html#gad0adcedb4086af54261cb93db2ff9351">can_conf_t</a></div><div class="ttdeci">struct candev_conf can_conf_t</div><div class="ttdoc">Linux candev configuration. </div></div>
<div class="ttc" id="structcandev__stm32__isr_html_ab06ddcbe05374d962bb92eb503aa2939"><div class="ttname"><a href="structcandev__stm32__isr.html#ab06ddcbe05374d962bb92eb503aa2939">candev_stm32_isr::isr_wkup</a></div><div class="ttdeci">int isr_wkup</div><div class="ttdoc">Wake up interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00161">candev_stm32.h:161</a></div></div>
<div class="ttc" id="structcan_html_aafa77df536ce8151811e7c59cc1e1871"><div class="ttname"><a href="structcan.html#aafa77df536ce8151811e7c59cc1e1871">can::af</a></div><div class="ttdeci">gpio_af_t af</div><div class="ttdoc">Alternate pin function to use. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00170">candev_stm32.h:170</a></div></div>
<div class="ttc" id="structcan__conf__t_html_aa8fd28355ba1d9b70d19dbc340771559"><div class="ttname"><a href="structcan__conf__t.html#aa8fd28355ba1d9b70d19dbc340771559">can_conf_t::it0_irqn</a></div><div class="ttdeci">uint8_t it0_irqn</div><div class="ttdoc">Interrupt line 0 IRQ channel. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00096">fdcandev_stm32.h:96</a></div></div>
<div class="ttc" id="structcan_html_a9229d4e0a30fb6adfbd75af4e7b2d237"><div class="ttname"><a href="structcan.html#a9229d4e0a30fb6adfbd75af4e7b2d237">can::tx_pin</a></div><div class="ttdeci">gpio_t tx_pin</div><div class="ttdoc">TX pin. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00169">candev_stm32.h:169</a></div></div>
<div class="ttc" id="structcandev__stm32__isr_html_a9e997658aab6c94b24cc85a1541f755b"><div class="ttname"><a href="structcandev__stm32__isr.html#a9e997658aab6c94b24cc85a1541f755b">candev_stm32_isr::isr_tx</a></div><div class="ttdeci">int isr_tx</div><div class="ttdoc">Tx mailboxes interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00159">candev_stm32.h:159</a></div></div>
<div class="ttc" id="structcan_html_aab9c5ef18f76b758812e45408ae30a76"><div class="ttname"><a href="structcan.html#aab9c5ef18f76b758812e45408ae30a76">can::conf</a></div><div class="ttdeci">const can_conf_t * conf</div><div class="ttdoc">Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00167">candev_stm32.h:167</a></div></div>
<div class="ttc" id="fdcandev__stm32_8h_html_a849a6ced7cb0b22ca736735e3d1335fd"><div class="ttname"><a href="fdcandev__stm32_8h.html#a849a6ced7cb0b22ca736735e3d1335fd">candev_stm32_set_pins</a></div><div class="ttdeci">void candev_stm32_set_pins(can_t *dev, gpio_t tx_pin, gpio_t rx_pin, gpio_af_t af)</div><div class="ttdoc">Set the pins of an stm32 CAN device. </div></div>
<div class="ttc" id="structcan_html_a76a2d8cf476fc3e17f9174c51754e5fb"><div class="ttname"><a href="structcan.html#a76a2d8cf476fc3e17f9174c51754e5fb">can::rx_pin</a></div><div class="ttdeci">gpio_t rx_pin</div><div class="ttdoc">RX pin. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00168">candev_stm32.h:168</a></div></div>
<div class="ttc" id="structcan_html_a7bb4597fed31fee438fe270ab8e2ef09"><div class="ttname"><a href="structcan.html#a7bb4597fed31fee438fe270ab8e2ef09">can::rx_mailbox</a></div><div class="ttdeci">candev_stm32_rx_mailbox_t rx_mailbox</div><div class="ttdoc">Rx mailboxes. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00409">fdcandev_stm32.h:409</a></div></div>
<div class="ttc" id="structcandev__stm32__rx__mailbox_html_aa3896c78c3fc5a5a510012ab58f31da9"><div class="ttname"><a href="structcandev__stm32__rx__mailbox.html#aa3896c78c3fc5a5a510012ab58f31da9">candev_stm32_rx_mailbox::is_full</a></div><div class="ttdeci">int is_full</div><div class="ttdoc">Flag set when the FIFO is full. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00389">fdcandev_stm32.h:389</a></div></div>
<div class="ttc" id="structcan__frame_html"><div class="ttname"><a href="structcan__frame.html">can_frame</a></div><div class="ttdoc">Controller Area Network frame. </div><div class="ttdef"><b>Definition:</b> <a href="sys_2include_2can_2can_8h_source.html#l00101">can.h:101</a></div></div>
<div class="ttc" id="structcan_html_a85b10fb35e23e87ee7b6243894d07f8a"><div class="ttname"><a href="structcan.html#a85b10fb35e23e87ee7b6243894d07f8a">can::candev</a></div><div class="ttdeci">candev_t candev</div><div class="ttdoc">candev base structure </div><div class="ttdef"><b>Definition:</b> <a href="can__esp_8h_source.html#l00065">can_esp.h:65</a></div></div>
<div class="ttc" id="structcan_html_a5ac58679913a20a72978123034d7aedf"><div class="ttname"><a href="structcan.html#a5ac58679913a20a72978123034d7aedf">can::isr_flags</a></div><div class="ttdeci">candev_stm32_isr_t isr_flags</div><div class="ttdoc">ISR flags. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00174">candev_stm32.h:174</a></div></div>
<div class="ttc" id="structcan__conf__t_html_a15a5ae512b858013d549506eb9156afe"><div class="ttname"><a href="structcan__conf__t.html#a15a5ae512b858013d549506eb9156afe">can_conf_t::can</a></div><div class="ttdeci">FDCAN_GlobalTypeDef * can</div><div class="ttdoc">CAN device. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00090">fdcandev_stm32.h:90</a></div></div>
<div class="ttc" id="structcandev__stm32__rx__mailbox_html_a54576837f25befe07feda6c127c10ce5"><div class="ttname"><a href="structcandev__stm32__rx__mailbox.html#a54576837f25befe07feda6c127c10ce5">candev_stm32_rx_mailbox::frame</a></div><div class="ttdeci">can_frame_t frame[FDCAN_STM32_RX_MAILBOXES]</div><div class="ttdoc">Receive FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00383">fdcandev_stm32.h:383</a></div></div>
<div class="ttc" id="fdcandev__stm32_8h_html_a33b0b7f58f41e2165f8c913b54769e84"><div class="ttname"><a href="fdcandev__stm32_8h.html#a33b0b7f58f41e2165f8c913b54769e84">FDCAN_STM32_TX_MAILBOXES</a></div><div class="ttdeci">#define FDCAN_STM32_TX_MAILBOXES</div><div class="ttdoc">Number of frame the driver can transmit simultaneously. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00114">fdcandev_stm32.h:114</a></div></div>
<div class="ttc" id="structcandev__stm32__rx__mailbox_html_a0d16a0afcb4db75dca7fe2d57ec29b86"><div class="ttname"><a href="structcandev__stm32__rx__mailbox.html#a0d16a0afcb4db75dca7fe2d57ec29b86">candev_stm32_rx_mailbox::write_idx</a></div><div class="ttdeci">int write_idx</div><div class="ttdoc">Write index in the receive FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00385">fdcandev_stm32.h:385</a></div></div>
<div class="ttc" id="structcan_html"><div class="ttname"><a href="structcan.html">can</a></div><div class="ttdoc">Low level device structure for ESP32 CAN (extension of candev_t) </div><div class="ttdef"><b>Definition:</b> <a href="can__esp_8h_source.html#l00064">can_esp.h:64</a></div></div>
<div class="ttc" id="candev_8h_html"><div class="ttname"><a href="candev_8h.html">candev.h</a></div><div class="ttdoc">Definitions for low-level CAN driver interface. </div></div>
<div class="ttc" id="fdcandev__stm32_8h_html_a99eb63017ffccb062dec606133c2f026"><div class="ttname"><a href="fdcandev__stm32_8h.html#a99eb63017ffccb062dec606133c2f026">candev_stm32_isr_t</a></div><div class="ttdeci">struct candev_stm32_isr candev_stm32_isr_t</div><div class="ttdoc">Internal interrupt flags. </div></div>
<div class="ttc" id="structcan__conf__t_html"><div class="ttname"><a href="structcan__conf__t.html">can_conf_t</a></div><div class="ttdoc">ESP CAN device configuration. </div><div class="ttdef"><b>Definition:</b> <a href="can__esp_8h_source.html#l00088">can_esp.h:88</a></div></div>
<div class="ttc" id="structcandev__stm32__isr_html_a699f142b500c360e8e39e52255b3e820"><div class="ttname"><a href="structcandev__stm32__isr.html#a699f142b500c360e8e39e52255b3e820">candev_stm32_isr::isr_rx</a></div><div class="ttdeci">int isr_rx</div><div class="ttdoc">Rx FIFO interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00160">candev_stm32.h:160</a></div></div>
<div class="ttc" id="structcandev__stm32__rx__mailbox_html_a9340b549ceb9603101a04ba46d88c1f9"><div class="ttname"><a href="structcandev__stm32__rx__mailbox.html#a9340b549ceb9603101a04ba46d88c1f9">candev_stm32_rx_mailbox::read_idx</a></div><div class="ttdeci">int read_idx</div><div class="ttdoc">Read index in the receive FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00387">fdcandev_stm32.h:387</a></div></div>
<div class="ttc" id="fdcandev__stm32_8h_html_acb91a55a6089dc338362e22cda8501b7"><div class="ttname"><a href="fdcandev__stm32_8h.html#acb91a55a6089dc338362e22cda8501b7">candev_stm32_rx_mailbox_t</a></div><div class="ttdeci">struct candev_stm32_rx_mailbox candev_stm32_rx_mailbox_t</div><div class="ttdoc">This structure holds anything related to the receive part. </div></div>
<div class="ttc" id="structcan_html_a1b316a4220fb242b76de916b8fb19c45"><div class="ttname"><a href="structcan.html#a1b316a4220fb242b76de916b8fb19c45">can::tx_mailbox</a></div><div class="ttdeci">const struct can_frame * tx_mailbox[CAN_STM32_TX_MAILBOXES]</div><div class="ttdoc">Tx mailboxes. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00172">candev_stm32.h:172</a></div></div>
<div class="ttc" id="structcandev__stm32__rx__mailbox_html"><div class="ttname"><a href="structcandev__stm32__rx__mailbox.html">candev_stm32_rx_mailbox</a></div><div class="ttdoc">This structure holds anything related to the receive part. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00382">fdcandev_stm32.h:382</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_a06ed6aad7d9b996fee989c31338138cd"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a></div><div class="ttdeci">gpio_af_t</div><div class="ttdoc">Override alternative GPIO mode options. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00166">periph_cpu.h:166</a></div></div>
<div class="ttc" id="structcandev__stm32__isr_html"><div class="ttname"><a href="structcandev__stm32__isr.html">candev_stm32_isr</a></div><div class="ttdoc">Internal interrupt flags. </div><div class="ttdef"><b>Definition:</b> <a href="candev__stm32_8h_source.html#l00158">candev_stm32.h:158</a></div></div>
<div class="ttc" id="fdcandev__stm32_8h_html_a05c32c6a85bdefca9e25868946fbae9d"><div class="ttname"><a href="fdcandev__stm32_8h.html#a05c32c6a85bdefca9e25868946fbae9d">FDCAN_STM32_RX_MAILBOXES</a></div><div class="ttdeci">#define FDCAN_STM32_RX_MAILBOXES</div><div class="ttdoc">Maximum number of frame the driver can receive simultaneously. </div><div class="ttdef"><b>Definition:</b> <a href="fdcandev__stm32_8h_source.html#l00116">fdcandev_stm32.h:116</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:21 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
