
sensor_TFG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab14  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  0800aca0  0800aca0  0001aca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af98  0800af98  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afa0  0800afa0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afa0  0800afa0  0001afa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afa4  0800afa4  0001afa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800afa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001e0  0800b188  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  0800b188  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f82d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f07  00000000  00000000  0002fa3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f90  00000000  00000000  00031948  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ec0  00000000  00000000  000328d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021c24  00000000  00000000  00033798  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b7f6  00000000  00000000  000553bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d0862  00000000  00000000  00060bb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00131414  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005030  00000000  00000000  00131490  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ac84 	.word	0x0800ac84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	0800ac84 	.word	0x0800ac84

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b972 	b.w	8000e9c <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9e08      	ldr	r6, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	4688      	mov	r8, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14b      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4615      	mov	r5, r2
 8000be2:	d967      	bls.n	8000cb4 <__udivmoddi4+0xe4>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b14a      	cbz	r2, 8000bfe <__udivmoddi4+0x2e>
 8000bea:	f1c2 0720 	rsb	r7, r2, #32
 8000bee:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bf6:	4095      	lsls	r5, r2
 8000bf8:	ea47 0803 	orr.w	r8, r7, r3
 8000bfc:	4094      	lsls	r4, r2
 8000bfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c02:	0c23      	lsrs	r3, r4, #16
 8000c04:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c08:	fa1f fc85 	uxth.w	ip, r5
 8000c0c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c10:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c14:	fb07 f10c 	mul.w	r1, r7, ip
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x60>
 8000c1c:	18eb      	adds	r3, r5, r3
 8000c1e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c22:	f080 811b 	bcs.w	8000e5c <__udivmoddi4+0x28c>
 8000c26:	4299      	cmp	r1, r3
 8000c28:	f240 8118 	bls.w	8000e5c <__udivmoddi4+0x28c>
 8000c2c:	3f02      	subs	r7, #2
 8000c2e:	442b      	add	r3, r5
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x8c>
 8000c48:	192c      	adds	r4, r5, r4
 8000c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4e:	f080 8107 	bcs.w	8000e60 <__udivmoddi4+0x290>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	f240 8104 	bls.w	8000e60 <__udivmoddi4+0x290>
 8000c58:	3802      	subs	r0, #2
 8000c5a:	442c      	add	r4, r5
 8000c5c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c60:	eba4 040c 	sub.w	r4, r4, ip
 8000c64:	2700      	movs	r7, #0
 8000c66:	b11e      	cbz	r6, 8000c70 <__udivmoddi4+0xa0>
 8000c68:	40d4      	lsrs	r4, r2
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c70:	4639      	mov	r1, r7
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0xbe>
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f000 80eb 	beq.w	8000e56 <__udivmoddi4+0x286>
 8000c80:	2700      	movs	r7, #0
 8000c82:	e9c6 0100 	strd	r0, r1, [r6]
 8000c86:	4638      	mov	r0, r7
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f783 	clz	r7, r3
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d147      	bne.n	8000d26 <__udivmoddi4+0x156>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xd0>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 80fa 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4698      	mov	r8, r3
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d0e0      	beq.n	8000c70 <__udivmoddi4+0xa0>
 8000cae:	e9c6 4800 	strd	r4, r8, [r6]
 8000cb2:	e7dd      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000cb4:	b902      	cbnz	r2, 8000cb8 <__udivmoddi4+0xe8>
 8000cb6:	deff      	udf	#255	; 0xff
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	f040 808f 	bne.w	8000de0 <__udivmoddi4+0x210>
 8000cc2:	1b49      	subs	r1, r1, r5
 8000cc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc8:	fa1f f885 	uxth.w	r8, r5
 8000ccc:	2701      	movs	r7, #1
 8000cce:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cd2:	0c23      	lsrs	r3, r4, #16
 8000cd4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x124>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x122>
 8000cec:	4299      	cmp	r1, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2bc>
 8000cf2:	4684      	mov	ip, r0
 8000cf4:	1a59      	subs	r1, r3, r1
 8000cf6:	b2a3      	uxth	r3, r4
 8000cf8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cfc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d04:	fb08 f800 	mul.w	r8, r8, r0
 8000d08:	45a0      	cmp	r8, r4
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x14c>
 8000d0c:	192c      	adds	r4, r5, r4
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x14a>
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	f200 80b6 	bhi.w	8000e86 <__udivmoddi4+0x2b6>
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	eba4 0408 	sub.w	r4, r4, r8
 8000d20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d24:	e79f      	b.n	8000c66 <__udivmoddi4+0x96>
 8000d26:	f1c7 0c20 	rsb	ip, r7, #32
 8000d2a:	40bb      	lsls	r3, r7
 8000d2c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d30:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d34:	fa01 f407 	lsl.w	r4, r1, r7
 8000d38:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d3c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d40:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d44:	4325      	orrs	r5, r4
 8000d46:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d4a:	0c2c      	lsrs	r4, r5, #16
 8000d4c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d50:	fa1f fa8e 	uxth.w	sl, lr
 8000d54:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d58:	fb09 f40a 	mul.w	r4, r9, sl
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d62:	fa00 f107 	lsl.w	r1, r0, r7
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b0>
 8000d68:	eb1e 0303 	adds.w	r3, lr, r3
 8000d6c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d70:	f080 8087 	bcs.w	8000e82 <__udivmoddi4+0x2b2>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f240 8084 	bls.w	8000e82 <__udivmoddi4+0x2b2>
 8000d7a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d7e:	4473      	add	r3, lr
 8000d80:	1b1b      	subs	r3, r3, r4
 8000d82:	b2ad      	uxth	r5, r5
 8000d84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d88:	fb08 3310 	mls	r3, r8, r0, r3
 8000d8c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d90:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d94:	45a2      	cmp	sl, r4
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1da>
 8000d98:	eb1e 0404 	adds.w	r4, lr, r4
 8000d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da0:	d26b      	bcs.n	8000e7a <__udivmoddi4+0x2aa>
 8000da2:	45a2      	cmp	sl, r4
 8000da4:	d969      	bls.n	8000e7a <__udivmoddi4+0x2aa>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4474      	add	r4, lr
 8000daa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dae:	fba0 8902 	umull	r8, r9, r0, r2
 8000db2:	eba4 040a 	sub.w	r4, r4, sl
 8000db6:	454c      	cmp	r4, r9
 8000db8:	46c2      	mov	sl, r8
 8000dba:	464b      	mov	r3, r9
 8000dbc:	d354      	bcc.n	8000e68 <__udivmoddi4+0x298>
 8000dbe:	d051      	beq.n	8000e64 <__udivmoddi4+0x294>
 8000dc0:	2e00      	cmp	r6, #0
 8000dc2:	d069      	beq.n	8000e98 <__udivmoddi4+0x2c8>
 8000dc4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dcc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	40fc      	lsrs	r4, r7
 8000dd4:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd8:	e9c6 5400 	strd	r5, r4, [r6]
 8000ddc:	2700      	movs	r7, #0
 8000dde:	e747      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f703 	lsr.w	r7, r0, r3
 8000de8:	4095      	lsls	r5, r2
 8000dea:	fa01 f002 	lsl.w	r0, r1, r2
 8000dee:	fa21 f303 	lsr.w	r3, r1, r3
 8000df2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df6:	4338      	orrs	r0, r7
 8000df8:	0c01      	lsrs	r1, r0, #16
 8000dfa:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dfe:	fa1f f885 	uxth.w	r8, r5
 8000e02:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb07 f308 	mul.w	r3, r7, r8
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x256>
 8000e16:	1869      	adds	r1, r5, r1
 8000e18:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e1c:	d22f      	bcs.n	8000e7e <__udivmoddi4+0x2ae>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d92d      	bls.n	8000e7e <__udivmoddi4+0x2ae>
 8000e22:	3f02      	subs	r7, #2
 8000e24:	4429      	add	r1, r5
 8000e26:	1acb      	subs	r3, r1, r3
 8000e28:	b281      	uxth	r1, r0
 8000e2a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e36:	fb00 f308 	mul.w	r3, r0, r8
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x27e>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e44:	d217      	bcs.n	8000e76 <__udivmoddi4+0x2a6>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d915      	bls.n	8000e76 <__udivmoddi4+0x2a6>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1ac9      	subs	r1, r1, r3
 8000e50:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e54:	e73b      	b.n	8000cce <__udivmoddi4+0xfe>
 8000e56:	4637      	mov	r7, r6
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e709      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000e5c:	4607      	mov	r7, r0
 8000e5e:	e6e7      	b.n	8000c30 <__udivmoddi4+0x60>
 8000e60:	4618      	mov	r0, r3
 8000e62:	e6fb      	b.n	8000c5c <__udivmoddi4+0x8c>
 8000e64:	4541      	cmp	r1, r8
 8000e66:	d2ab      	bcs.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e68:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e6c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e70:	3801      	subs	r0, #1
 8000e72:	4613      	mov	r3, r2
 8000e74:	e7a4      	b.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e76:	4660      	mov	r0, ip
 8000e78:	e7e9      	b.n	8000e4e <__udivmoddi4+0x27e>
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	e795      	b.n	8000daa <__udivmoddi4+0x1da>
 8000e7e:	4667      	mov	r7, ip
 8000e80:	e7d1      	b.n	8000e26 <__udivmoddi4+0x256>
 8000e82:	4681      	mov	r9, r0
 8000e84:	e77c      	b.n	8000d80 <__udivmoddi4+0x1b0>
 8000e86:	3802      	subs	r0, #2
 8000e88:	442c      	add	r4, r5
 8000e8a:	e747      	b.n	8000d1c <__udivmoddi4+0x14c>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	442b      	add	r3, r5
 8000e92:	e72f      	b.n	8000cf4 <__udivmoddi4+0x124>
 8000e94:	4638      	mov	r0, r7
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xda>
 8000e98:	4637      	mov	r7, r6
 8000e9a:	e6e9      	b.n	8000c70 <__udivmoddi4+0xa0>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MPU6050_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int MPU6050_Init (I2C_HandleTypeDef hi2c)
{
 8000ea0:	b084      	sub	sp, #16
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af04      	add	r7, sp, #16
 8000ea8:	f107 0c10 	add.w	ip, r7, #16
 8000eac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t check;
		uint8_t Data;

		// check device ID WHO_AM_I
		Data = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71bb      	strb	r3, [r7, #6]
		check= 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8000eb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebc:	9302      	str	r3, [sp, #8]
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	1dbb      	adds	r3, r7, #6
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	226b      	movs	r2, #107	; 0x6b
 8000eca:	21d0      	movs	r1, #208	; 0xd0
 8000ecc:	f107 0010 	add.w	r0, r7, #16
 8000ed0:	f002 fb72 	bl	80035b8 <HAL_I2C_Mem_Write>

		HAL_I2C_Mem_Read (&hi2c, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8000ed4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed8:	9302      	str	r3, [sp, #8]
 8000eda:	2301      	movs	r3, #1
 8000edc:	9301      	str	r3, [sp, #4]
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	2275      	movs	r2, #117	; 0x75
 8000ee6:	21d0      	movs	r1, #208	; 0xd0
 8000ee8:	f107 0010 	add.w	r0, r7, #16
 8000eec:	f002 fc5e 	bl	80037ac <HAL_I2C_Mem_Read>

		if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	2b68      	cmp	r3, #104	; 0x68
 8000ef4:	d131      	bne.n	8000f5a <MPU6050_Init+0xba>
		{
			// power management register 0X6B we should write all 0's to wake the sensor up


			// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
			Data = 0x07;
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	71bb      	strb	r3, [r7, #6]
			HAL_I2C_Mem_Write(&hi2c, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8000efa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000efe:	9302      	str	r3, [sp, #8]
 8000f00:	2301      	movs	r3, #1
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	1dbb      	adds	r3, r7, #6
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	2219      	movs	r2, #25
 8000f0c:	21d0      	movs	r1, #208	; 0xd0
 8000f0e:	f107 0010 	add.w	r0, r7, #16
 8000f12:	f002 fb51 	bl	80035b8 <HAL_I2C_Mem_Write>

			// Set accelerometer configuration in ACCEL_CONFIG Register
			// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
			Data = 0x00;
 8000f16:	2300      	movs	r3, #0
 8000f18:	71bb      	strb	r3, [r7, #6]
			HAL_I2C_Mem_Write(&hi2c, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8000f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	2301      	movs	r3, #1
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	1dbb      	adds	r3, r7, #6
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	221c      	movs	r2, #28
 8000f2c:	21d0      	movs	r1, #208	; 0xd0
 8000f2e:	f107 0010 	add.w	r0, r7, #16
 8000f32:	f002 fb41 	bl	80035b8 <HAL_I2C_Mem_Write>

			// Set Gyroscopic configuration in GYRO_CONFIG Register
			// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
			Data = 0x00;
 8000f36:	2300      	movs	r3, #0
 8000f38:	71bb      	strb	r3, [r7, #6]
			HAL_I2C_Mem_Write(&hi2c, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8000f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3e:	9302      	str	r3, [sp, #8]
 8000f40:	2301      	movs	r3, #1
 8000f42:	9301      	str	r3, [sp, #4]
 8000f44:	1dbb      	adds	r3, r7, #6
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2301      	movs	r3, #1
 8000f4a:	221b      	movs	r2, #27
 8000f4c:	21d0      	movs	r1, #208	; 0xd0
 8000f4e:	f107 0010 	add.w	r0, r7, #16
 8000f52:	f002 fb31 	bl	80035b8 <HAL_I2C_Mem_Write>
			return 1;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e000      	b.n	8000f5c <MPU6050_Init+0xbc>
		}
 return 0;
 8000f5a:	2300      	movs	r3, #0
	}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f66:	b004      	add	sp, #16
 8000f68:	4770      	bx	lr
	...

08000f6c <MPU6050_Read_Accel>:

void MPU6050_Read_Accel (I2C_HandleTypeDef hi2c)
{
 8000f6c:	b084      	sub	sp, #16
 8000f6e:	b590      	push	{r4, r7, lr}
 8000f70:	b087      	sub	sp, #28
 8000f72:	af04      	add	r7, sp, #16
 8000f74:	f107 0418 	add.w	r4, r7, #24
 8000f78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8000f7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f80:	9302      	str	r3, [sp, #8]
 8000f82:	2306      	movs	r3, #6
 8000f84:	9301      	str	r3, [sp, #4]
 8000f86:	463b      	mov	r3, r7
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	223b      	movs	r2, #59	; 0x3b
 8000f8e:	21d0      	movs	r1, #208	; 0xd0
 8000f90:	f107 0018 	add.w	r0, r7, #24
 8000f94:	f002 fc0a 	bl	80037ac <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000f98:	783b      	ldrb	r3, [r7, #0]
 8000f9a:	021b      	lsls	r3, r3, #8
 8000f9c:	b21a      	sxth	r2, r3
 8000f9e:	787b      	ldrb	r3, [r7, #1]
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	; (8001054 <MPU6050_Read_Accel+0xe8>)
 8000fa8:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000faa:	78bb      	ldrb	r3, [r7, #2]
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	b21a      	sxth	r2, r3
 8000fb8:	4b27      	ldr	r3, [pc, #156]	; (8001058 <MPU6050_Read_Accel+0xec>)
 8000fba:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000fbc:	793b      	ldrb	r3, [r7, #4]
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	797b      	ldrb	r3, [r7, #5]
 8000fc4:	b21b      	sxth	r3, r3
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	4b24      	ldr	r3, [pc, #144]	; (800105c <MPU6050_Read_Accel+0xf0>)
 8000fcc:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <MPU6050_Read_Accel+0xe8>)
 8000fd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fa51 	bl	800047c <__aeabi_i2d>
 8000fda:	f04f 0200 	mov.w	r2, #0
 8000fde:	4b20      	ldr	r3, [pc, #128]	; (8001060 <MPU6050_Read_Accel+0xf4>)
 8000fe0:	f7ff fbe0 	bl	80007a4 <__aeabi_ddiv>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	460c      	mov	r4, r1
 8000fe8:	4618      	mov	r0, r3
 8000fea:	4621      	mov	r1, r4
 8000fec:	f7ff fd88 	bl	8000b00 <__aeabi_d2f>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	; (8001064 <MPU6050_Read_Accel+0xf8>)
 8000ff4:	601a      	str	r2, [r3, #0]
	Ay = Accel_Y_RAW/16384.0;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <MPU6050_Read_Accel+0xec>)
 8000ff8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fa3d 	bl	800047c <__aeabi_i2d>
 8001002:	f04f 0200 	mov.w	r2, #0
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <MPU6050_Read_Accel+0xf4>)
 8001008:	f7ff fbcc 	bl	80007a4 <__aeabi_ddiv>
 800100c:	4603      	mov	r3, r0
 800100e:	460c      	mov	r4, r1
 8001010:	4618      	mov	r0, r3
 8001012:	4621      	mov	r1, r4
 8001014:	f7ff fd74 	bl	8000b00 <__aeabi_d2f>
 8001018:	4602      	mov	r2, r0
 800101a:	4b13      	ldr	r3, [pc, #76]	; (8001068 <MPU6050_Read_Accel+0xfc>)
 800101c:	601a      	str	r2, [r3, #0]
	Az = Accel_Z_RAW/16384.0;
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <MPU6050_Read_Accel+0xf0>)
 8001020:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fa29 	bl	800047c <__aeabi_i2d>
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <MPU6050_Read_Accel+0xf4>)
 8001030:	f7ff fbb8 	bl	80007a4 <__aeabi_ddiv>
 8001034:	4603      	mov	r3, r0
 8001036:	460c      	mov	r4, r1
 8001038:	4618      	mov	r0, r3
 800103a:	4621      	mov	r1, r4
 800103c:	f7ff fd60 	bl	8000b00 <__aeabi_d2f>
 8001040:	4602      	mov	r2, r0
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <MPU6050_Read_Accel+0x100>)
 8001044:	601a      	str	r2, [r3, #0]
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001050:	b004      	add	sp, #16
 8001052:	4770      	bx	lr
 8001054:	200001fc 	.word	0x200001fc
 8001058:	200001fe 	.word	0x200001fe
 800105c:	20000200 	.word	0x20000200
 8001060:	40d00000 	.word	0x40d00000
 8001064:	200003fc 	.word	0x200003fc
 8001068:	20000348 	.word	0x20000348
 800106c:	20000418 	.word	0x20000418

08001070 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (I2C_HandleTypeDef hi2c)
{
 8001070:	b084      	sub	sp, #16
 8001072:	b590      	push	{r4, r7, lr}
 8001074:	b087      	sub	sp, #28
 8001076:	af04      	add	r7, sp, #16
 8001078:	f107 0418 	add.w	r4, r7, #24
 800107c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2306      	movs	r3, #6
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	463b      	mov	r3, r7
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	2243      	movs	r2, #67	; 0x43
 8001092:	21d0      	movs	r1, #208	; 0xd0
 8001094:	f107 0018 	add.w	r0, r7, #24
 8001098:	f002 fb88 	bl	80037ac <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 800109c:	783b      	ldrb	r3, [r7, #0]
 800109e:	021b      	lsls	r3, r3, #8
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	787b      	ldrb	r3, [r7, #1]
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	4b2d      	ldr	r3, [pc, #180]	; (8001160 <MPU6050_Read_Gyro+0xf0>)
 80010ac:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80010ae:	78bb      	ldrb	r3, [r7, #2]
 80010b0:	021b      	lsls	r3, r3, #8
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	4b29      	ldr	r3, [pc, #164]	; (8001164 <MPU6050_Read_Gyro+0xf4>)
 80010be:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80010c0:	793b      	ldrb	r3, [r7, #4]
 80010c2:	021b      	lsls	r3, r3, #8
 80010c4:	b21a      	sxth	r2, r3
 80010c6:	797b      	ldrb	r3, [r7, #5]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b26      	ldr	r3, [pc, #152]	; (8001168 <MPU6050_Read_Gyro+0xf8>)
 80010d0:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 80010d2:	4b23      	ldr	r3, [pc, #140]	; (8001160 <MPU6050_Read_Gyro+0xf0>)
 80010d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f9cf 	bl	800047c <__aeabi_i2d>
 80010de:	a31e      	add	r3, pc, #120	; (adr r3, 8001158 <MPU6050_Read_Gyro+0xe8>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fb5e 	bl	80007a4 <__aeabi_ddiv>
 80010e8:	4603      	mov	r3, r0
 80010ea:	460c      	mov	r4, r1
 80010ec:	4618      	mov	r0, r3
 80010ee:	4621      	mov	r1, r4
 80010f0:	f7ff fd06 	bl	8000b00 <__aeabi_d2f>
 80010f4:	4602      	mov	r2, r0
 80010f6:	4b1d      	ldr	r3, [pc, #116]	; (800116c <MPU6050_Read_Gyro+0xfc>)
 80010f8:	601a      	str	r2, [r3, #0]
	Gy = Gyro_Y_RAW/131.0;
 80010fa:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <MPU6050_Read_Gyro+0xf4>)
 80010fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff f9bb 	bl	800047c <__aeabi_i2d>
 8001106:	a314      	add	r3, pc, #80	; (adr r3, 8001158 <MPU6050_Read_Gyro+0xe8>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fb4a 	bl	80007a4 <__aeabi_ddiv>
 8001110:	4603      	mov	r3, r0
 8001112:	460c      	mov	r4, r1
 8001114:	4618      	mov	r0, r3
 8001116:	4621      	mov	r1, r4
 8001118:	f7ff fcf2 	bl	8000b00 <__aeabi_d2f>
 800111c:	4602      	mov	r2, r0
 800111e:	4b14      	ldr	r3, [pc, #80]	; (8001170 <MPU6050_Read_Gyro+0x100>)
 8001120:	601a      	str	r2, [r3, #0]
	Gz = Gyro_Z_RAW/131.0;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MPU6050_Read_Gyro+0xf8>)
 8001124:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff f9a7 	bl	800047c <__aeabi_i2d>
 800112e:	a30a      	add	r3, pc, #40	; (adr r3, 8001158 <MPU6050_Read_Gyro+0xe8>)
 8001130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001134:	f7ff fb36 	bl	80007a4 <__aeabi_ddiv>
 8001138:	4603      	mov	r3, r0
 800113a:	460c      	mov	r4, r1
 800113c:	4618      	mov	r0, r3
 800113e:	4621      	mov	r1, r4
 8001140:	f7ff fcde 	bl	8000b00 <__aeabi_d2f>
 8001144:	4602      	mov	r2, r0
 8001146:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MPU6050_Read_Gyro+0x104>)
 8001148:	601a      	str	r2, [r3, #0]


}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001154:	b004      	add	sp, #16
 8001156:	4770      	bx	lr
 8001158:	00000000 	.word	0x00000000
 800115c:	40606000 	.word	0x40606000
 8001160:	20000202 	.word	0x20000202
 8001164:	20000204 	.word	0x20000204
 8001168:	20000206 	.word	0x20000206
 800116c:	20000220 	.word	0x20000220
 8001170:	20000390 	.word	0x20000390
 8001174:	20000450 	.word	0x20000450

08001178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800117c:	b0ad      	sub	sp, #180	; 0xb4
 800117e:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN 1 */
int start = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	667b      	str	r3, [r7, #100]	; 0x64



//valores stadisticos
	float desv_tipica = 2.0231;
 8001184:	4b28      	ldr	r3, [pc, #160]	; (8001228 <main+0xb0>)
 8001186:	65fb      	str	r3, [r7, #92]	; 0x5c
	float desv_estado = 2.0231;
 8001188:	4b27      	ldr	r3, [pc, #156]	; (8001228 <main+0xb0>)
 800118a:	65bb      	str	r3, [r7, #88]	; 0x58
	float var = desv_tipica*desv_tipica;
 800118c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001190:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001198:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	float var_estado = desv_estado*desv_estado;
 800119c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011a0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80011a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	float P = var_estado;
 80011ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011ae:	663b      	str	r3, [r7, #96]	; 0x60

	float P_previa;


	char info_real[32], info_kalman[32];
		char ln[] = "\n\r";
 80011b0:	4a1e      	ldr	r2, [pc, #120]	; (800122c <main+0xb4>)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	6812      	ldr	r2, [r2, #0]
 80011b6:	4611      	mov	r1, r2
 80011b8:	8019      	strh	r1, [r3, #0]
 80011ba:	3302      	adds	r3, #2
 80011bc:	0c12      	lsrs	r2, r2, #16
 80011be:	701a      	strb	r2, [r3, #0]
		char comma[] = ",";
 80011c0:	232c      	movs	r3, #44	; 0x2c
 80011c2:	803b      	strh	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c4:	f001 f9b8 	bl	8002538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c8:	f000 fd42 	bl	8001c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011cc:	f000 fedc 	bl	8001f88 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011d0:	f000 fdfa 	bl	8001dc8 <MX_I2C1_Init>
  MX_TIM4_Init();
 80011d4:	f000 fe54 	bl	8001e80 <MX_TIM4_Init>
  MX_UART5_Init();
 80011d8:	f000 feac 	bl	8001f34 <MX_UART5_Init>
  MX_ADC1_Init();
 80011dc:	f000 fda2 	bl	8001d24 <MX_ADC1_Init>
  MX_I2C2_Init();
 80011e0:	f000 fe20 	bl	8001e24 <MX_I2C2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	while(start == 0){
 80011e4:	e02a      	b.n	800123c <main+0xc4>
		 start = MPU6050_Init(hi2c2) && MPU6050_Init(hi2c1);
 80011e6:	4c12      	ldr	r4, [pc, #72]	; (8001230 <main+0xb8>)
 80011e8:	4668      	mov	r0, sp
 80011ea:	f104 0310 	add.w	r3, r4, #16
 80011ee:	2244      	movs	r2, #68	; 0x44
 80011f0:	4619      	mov	r1, r3
 80011f2:	f006 fc27 	bl	8007a44 <memcpy>
 80011f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011fa:	f7ff fe51 	bl	8000ea0 <MPU6050_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d019      	beq.n	8001238 <main+0xc0>
 8001204:	4c0b      	ldr	r4, [pc, #44]	; (8001234 <main+0xbc>)
 8001206:	4668      	mov	r0, sp
 8001208:	f104 0310 	add.w	r3, r4, #16
 800120c:	2244      	movs	r2, #68	; 0x44
 800120e:	4619      	mov	r1, r3
 8001210:	f006 fc18 	bl	8007a44 <memcpy>
 8001214:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001218:	f7ff fe42 	bl	8000ea0 <MPU6050_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00a      	beq.n	8001238 <main+0xc0>
 8001222:	2301      	movs	r3, #1
 8001224:	e009      	b.n	800123a <main+0xc2>
 8001226:	bf00      	nop
 8001228:	40017a78 	.word	0x40017a78
 800122c:	0800aca0 	.word	0x0800aca0
 8001230:	200002ec 	.word	0x200002ec
 8001234:	20000294 	.word	0x20000294
 8001238:	2300      	movs	r3, #0
 800123a:	667b      	str	r3, [r7, #100]	; 0x64
	while(start == 0){
 800123c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0d1      	beq.n	80011e6 <main+0x6e>

	  // read the Accelerometer and Gyro values and tranform into angles


	// 	  MPU6050_Read_Accel(hi2c2,Ax1,Ay1,Az1); // error AL asignar? proque no coge las void
		  MPU6050_Read_Accel(hi2c2);
 8001242:	4ccb      	ldr	r4, [pc, #812]	; (8001570 <main+0x3f8>)
 8001244:	4668      	mov	r0, sp
 8001246:	f104 0310 	add.w	r3, r4, #16
 800124a:	2244      	movs	r2, #68	; 0x44
 800124c:	4619      	mov	r1, r3
 800124e:	f006 fbf9 	bl	8007a44 <memcpy>
 8001252:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001256:	f7ff fe89 	bl	8000f6c <MPU6050_Read_Accel>

		  Ax1 = Ax;
 800125a:	4bc6      	ldr	r3, [pc, #792]	; (8001574 <main+0x3fc>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4ac6      	ldr	r2, [pc, #792]	; (8001578 <main+0x400>)
 8001260:	6013      	str	r3, [r2, #0]
		  Ay1 = Ay;
 8001262:	4bc6      	ldr	r3, [pc, #792]	; (800157c <main+0x404>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4ac6      	ldr	r2, [pc, #792]	; (8001580 <main+0x408>)
 8001268:	6013      	str	r3, [r2, #0]
		  Az1 = Az;
 800126a:	4bc6      	ldr	r3, [pc, #792]	; (8001584 <main+0x40c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4ac6      	ldr	r2, [pc, #792]	; (8001588 <main+0x410>)
 8001270:	6013      	str	r3, [r2, #0]
		  MPU6050_Read_Accel(hi2c1);
 8001272:	4cc6      	ldr	r4, [pc, #792]	; (800158c <main+0x414>)
 8001274:	4668      	mov	r0, sp
 8001276:	f104 0310 	add.w	r3, r4, #16
 800127a:	2244      	movs	r2, #68	; 0x44
 800127c:	4619      	mov	r1, r3
 800127e:	f006 fbe1 	bl	8007a44 <memcpy>
 8001282:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001286:	f7ff fe71 	bl	8000f6c <MPU6050_Read_Accel>
			Ax2 = Ax;
 800128a:	4bba      	ldr	r3, [pc, #744]	; (8001574 <main+0x3fc>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4ac0      	ldr	r2, [pc, #768]	; (8001590 <main+0x418>)
 8001290:	6013      	str	r3, [r2, #0]
			Ay2 = Ay;
 8001292:	4bba      	ldr	r3, [pc, #744]	; (800157c <main+0x404>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4abf      	ldr	r2, [pc, #764]	; (8001594 <main+0x41c>)
 8001298:	6013      	str	r3, [r2, #0]
			 Az2 = Az;
 800129a:	4bba      	ldr	r3, [pc, #744]	; (8001584 <main+0x40c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4abe      	ldr	r2, [pc, #760]	; (8001598 <main+0x420>)
 80012a0:	6013      	str	r3, [r2, #0]

	 	  MPU6050_Read_Gyro(hi2c2);
 80012a2:	4cb3      	ldr	r4, [pc, #716]	; (8001570 <main+0x3f8>)
 80012a4:	4668      	mov	r0, sp
 80012a6:	f104 0310 	add.w	r3, r4, #16
 80012aa:	2244      	movs	r2, #68	; 0x44
 80012ac:	4619      	mov	r1, r3
 80012ae:	f006 fbc9 	bl	8007a44 <memcpy>
 80012b2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012b6:	f7ff fedb 	bl	8001070 <MPU6050_Read_Gyro>
	 	  Gx1 = Gx;
 80012ba:	4bb8      	ldr	r3, [pc, #736]	; (800159c <main+0x424>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4ab8      	ldr	r2, [pc, #736]	; (80015a0 <main+0x428>)
 80012c0:	6013      	str	r3, [r2, #0]
	 	  Gy1 = Gy;
 80012c2:	4bb8      	ldr	r3, [pc, #736]	; (80015a4 <main+0x42c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4ab8      	ldr	r2, [pc, #736]	; (80015a8 <main+0x430>)
 80012c8:	6013      	str	r3, [r2, #0]
	 	  Gz1 = Gz;
 80012ca:	4bb8      	ldr	r3, [pc, #736]	; (80015ac <main+0x434>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4ab8      	ldr	r2, [pc, #736]	; (80015b0 <main+0x438>)
 80012d0:	6013      	str	r3, [r2, #0]
	 	 MPU6050_Read_Gyro(hi2c1);
 80012d2:	4cae      	ldr	r4, [pc, #696]	; (800158c <main+0x414>)
 80012d4:	4668      	mov	r0, sp
 80012d6:	f104 0310 	add.w	r3, r4, #16
 80012da:	2244      	movs	r2, #68	; 0x44
 80012dc:	4619      	mov	r1, r3
 80012de:	f006 fbb1 	bl	8007a44 <memcpy>
 80012e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012e6:	f7ff fec3 	bl	8001070 <MPU6050_Read_Gyro>
	 		 	  Gx2 = Gx;
 80012ea:	4bac      	ldr	r3, [pc, #688]	; (800159c <main+0x424>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4ab1      	ldr	r2, [pc, #708]	; (80015b4 <main+0x43c>)
 80012f0:	6013      	str	r3, [r2, #0]
	 		 	  Gy2 = Gy;
 80012f2:	4bac      	ldr	r3, [pc, #688]	; (80015a4 <main+0x42c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4ab0      	ldr	r2, [pc, #704]	; (80015b8 <main+0x440>)
 80012f8:	6013      	str	r3, [r2, #0]
	 		 	  Gz2 = Gz;
 80012fa:	4bac      	ldr	r3, [pc, #688]	; (80015ac <main+0x434>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4aaf      	ldr	r2, [pc, #700]	; (80015bc <main+0x444>)
 8001300:	6013      	str	r3, [r2, #0]

accel_x1= atan(Ay1/sqrt(pow(Ax1,2) + pow(Az1,2)))*(180.0/3.14);
 8001302:	4b9f      	ldr	r3, [pc, #636]	; (8001580 <main+0x408>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f8ca 	bl	80004a0 <__aeabi_f2d>
 800130c:	4680      	mov	r8, r0
 800130e:	4689      	mov	r9, r1
 8001310:	4b99      	ldr	r3, [pc, #612]	; (8001578 <main+0x400>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff f8c3 	bl	80004a0 <__aeabi_f2d>
 800131a:	4603      	mov	r3, r0
 800131c:	460c      	mov	r4, r1
 800131e:	ed9f 1b90 	vldr	d1, [pc, #576]	; 8001560 <main+0x3e8>
 8001322:	ec44 3b10 	vmov	d0, r3, r4
 8001326:	f008 fc09 	bl	8009b3c <pow>
 800132a:	ec5b ab10 	vmov	sl, fp, d0
 800132e:	4b96      	ldr	r3, [pc, #600]	; (8001588 <main+0x410>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f8b4 	bl	80004a0 <__aeabi_f2d>
 8001338:	4603      	mov	r3, r0
 800133a:	460c      	mov	r4, r1
 800133c:	ed9f 1b88 	vldr	d1, [pc, #544]	; 8001560 <main+0x3e8>
 8001340:	ec44 3b10 	vmov	d0, r3, r4
 8001344:	f008 fbfa 	bl	8009b3c <pow>
 8001348:	ec54 3b10 	vmov	r3, r4, d0
 800134c:	461a      	mov	r2, r3
 800134e:	4623      	mov	r3, r4
 8001350:	4650      	mov	r0, sl
 8001352:	4659      	mov	r1, fp
 8001354:	f7fe ff46 	bl	80001e4 <__adddf3>
 8001358:	4603      	mov	r3, r0
 800135a:	460c      	mov	r4, r1
 800135c:	ec44 3b17 	vmov	d7, r3, r4
 8001360:	eeb0 0a47 	vmov.f32	s0, s14
 8001364:	eef0 0a67 	vmov.f32	s1, s15
 8001368:	f008 fd58 	bl	8009e1c <sqrt>
 800136c:	ec54 3b10 	vmov	r3, r4, d0
 8001370:	461a      	mov	r2, r3
 8001372:	4623      	mov	r3, r4
 8001374:	4640      	mov	r0, r8
 8001376:	4649      	mov	r1, r9
 8001378:	f7ff fa14 	bl	80007a4 <__aeabi_ddiv>
 800137c:	4603      	mov	r3, r0
 800137e:	460c      	mov	r4, r1
 8001380:	ec44 3b17 	vmov	d7, r3, r4
 8001384:	eeb0 0a47 	vmov.f32	s0, s14
 8001388:	eef0 0a67 	vmov.f32	s1, s15
 800138c:	f008 fa2c 	bl	80097e8 <atan>
 8001390:	ec51 0b10 	vmov	r0, r1, d0
 8001394:	a374      	add	r3, pc, #464	; (adr r3, 8001568 <main+0x3f0>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	f7ff f8d9 	bl	8000550 <__aeabi_dmul>
 800139e:	4603      	mov	r3, r0
 80013a0:	460c      	mov	r4, r1
 80013a2:	4618      	mov	r0, r3
 80013a4:	4621      	mov	r1, r4
 80013a6:	f7ff fbab 	bl	8000b00 <__aeabi_d2f>
 80013aa:	4602      	mov	r2, r0
 80013ac:	4b84      	ldr	r3, [pc, #528]	; (80015c0 <main+0x448>)
 80013ae:	601a      	str	r2, [r3, #0]
accel_y1=atan(-Ax1/sqrt(pow(Ay1,2) + pow(Az1,2)))*(180.0/3.14);
 80013b0:	4b71      	ldr	r3, [pc, #452]	; (8001578 <main+0x400>)
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	eef1 7a67 	vneg.f32	s15, s15
 80013ba:	ee17 3a90 	vmov	r3, s15
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f86e 	bl	80004a0 <__aeabi_f2d>
 80013c4:	4680      	mov	r8, r0
 80013c6:	4689      	mov	r9, r1
 80013c8:	4b6d      	ldr	r3, [pc, #436]	; (8001580 <main+0x408>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f867 	bl	80004a0 <__aeabi_f2d>
 80013d2:	4603      	mov	r3, r0
 80013d4:	460c      	mov	r4, r1
 80013d6:	ed9f 1b62 	vldr	d1, [pc, #392]	; 8001560 <main+0x3e8>
 80013da:	ec44 3b10 	vmov	d0, r3, r4
 80013de:	f008 fbad 	bl	8009b3c <pow>
 80013e2:	ec5b ab10 	vmov	sl, fp, d0
 80013e6:	4b68      	ldr	r3, [pc, #416]	; (8001588 <main+0x410>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f858 	bl	80004a0 <__aeabi_f2d>
 80013f0:	4603      	mov	r3, r0
 80013f2:	460c      	mov	r4, r1
 80013f4:	ed9f 1b5a 	vldr	d1, [pc, #360]	; 8001560 <main+0x3e8>
 80013f8:	ec44 3b10 	vmov	d0, r3, r4
 80013fc:	f008 fb9e 	bl	8009b3c <pow>
 8001400:	ec54 3b10 	vmov	r3, r4, d0
 8001404:	461a      	mov	r2, r3
 8001406:	4623      	mov	r3, r4
 8001408:	4650      	mov	r0, sl
 800140a:	4659      	mov	r1, fp
 800140c:	f7fe feea 	bl	80001e4 <__adddf3>
 8001410:	4603      	mov	r3, r0
 8001412:	460c      	mov	r4, r1
 8001414:	ec44 3b17 	vmov	d7, r3, r4
 8001418:	eeb0 0a47 	vmov.f32	s0, s14
 800141c:	eef0 0a67 	vmov.f32	s1, s15
 8001420:	f008 fcfc 	bl	8009e1c <sqrt>
 8001424:	ec54 3b10 	vmov	r3, r4, d0
 8001428:	461a      	mov	r2, r3
 800142a:	4623      	mov	r3, r4
 800142c:	4640      	mov	r0, r8
 800142e:	4649      	mov	r1, r9
 8001430:	f7ff f9b8 	bl	80007a4 <__aeabi_ddiv>
 8001434:	4603      	mov	r3, r0
 8001436:	460c      	mov	r4, r1
 8001438:	ec44 3b17 	vmov	d7, r3, r4
 800143c:	eeb0 0a47 	vmov.f32	s0, s14
 8001440:	eef0 0a67 	vmov.f32	s1, s15
 8001444:	f008 f9d0 	bl	80097e8 <atan>
 8001448:	ec51 0b10 	vmov	r0, r1, d0
 800144c:	a346      	add	r3, pc, #280	; (adr r3, 8001568 <main+0x3f0>)
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	f7ff f87d 	bl	8000550 <__aeabi_dmul>
 8001456:	4603      	mov	r3, r0
 8001458:	460c      	mov	r4, r1
 800145a:	4618      	mov	r0, r3
 800145c:	4621      	mov	r1, r4
 800145e:	f7ff fb4f 	bl	8000b00 <__aeabi_d2f>
 8001462:	4602      	mov	r2, r0
 8001464:	4b57      	ldr	r3, [pc, #348]	; (80015c4 <main+0x44c>)
 8001466:	601a      	str	r2, [r3, #0]

accel_x2= atan(Ay2/sqrt(pow(Ax2,2) + pow(Az2,2)))*(180.0/3.14);
 8001468:	4b4a      	ldr	r3, [pc, #296]	; (8001594 <main+0x41c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f817 	bl	80004a0 <__aeabi_f2d>
 8001472:	4680      	mov	r8, r0
 8001474:	4689      	mov	r9, r1
 8001476:	4b46      	ldr	r3, [pc, #280]	; (8001590 <main+0x418>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f810 	bl	80004a0 <__aeabi_f2d>
 8001480:	4603      	mov	r3, r0
 8001482:	460c      	mov	r4, r1
 8001484:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8001560 <main+0x3e8>
 8001488:	ec44 3b10 	vmov	d0, r3, r4
 800148c:	f008 fb56 	bl	8009b3c <pow>
 8001490:	ec5b ab10 	vmov	sl, fp, d0
 8001494:	4b40      	ldr	r3, [pc, #256]	; (8001598 <main+0x420>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f801 	bl	80004a0 <__aeabi_f2d>
 800149e:	4603      	mov	r3, r0
 80014a0:	460c      	mov	r4, r1
 80014a2:	ed9f 1b2f 	vldr	d1, [pc, #188]	; 8001560 <main+0x3e8>
 80014a6:	ec44 3b10 	vmov	d0, r3, r4
 80014aa:	f008 fb47 	bl	8009b3c <pow>
 80014ae:	ec54 3b10 	vmov	r3, r4, d0
 80014b2:	461a      	mov	r2, r3
 80014b4:	4623      	mov	r3, r4
 80014b6:	4650      	mov	r0, sl
 80014b8:	4659      	mov	r1, fp
 80014ba:	f7fe fe93 	bl	80001e4 <__adddf3>
 80014be:	4603      	mov	r3, r0
 80014c0:	460c      	mov	r4, r1
 80014c2:	ec44 3b17 	vmov	d7, r3, r4
 80014c6:	eeb0 0a47 	vmov.f32	s0, s14
 80014ca:	eef0 0a67 	vmov.f32	s1, s15
 80014ce:	f008 fca5 	bl	8009e1c <sqrt>
 80014d2:	ec54 3b10 	vmov	r3, r4, d0
 80014d6:	461a      	mov	r2, r3
 80014d8:	4623      	mov	r3, r4
 80014da:	4640      	mov	r0, r8
 80014dc:	4649      	mov	r1, r9
 80014de:	f7ff f961 	bl	80007a4 <__aeabi_ddiv>
 80014e2:	4603      	mov	r3, r0
 80014e4:	460c      	mov	r4, r1
 80014e6:	ec44 3b17 	vmov	d7, r3, r4
 80014ea:	eeb0 0a47 	vmov.f32	s0, s14
 80014ee:	eef0 0a67 	vmov.f32	s1, s15
 80014f2:	f008 f979 	bl	80097e8 <atan>
 80014f6:	ec51 0b10 	vmov	r0, r1, d0
 80014fa:	a31b      	add	r3, pc, #108	; (adr r3, 8001568 <main+0x3f0>)
 80014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001500:	f7ff f826 	bl	8000550 <__aeabi_dmul>
 8001504:	4603      	mov	r3, r0
 8001506:	460c      	mov	r4, r1
 8001508:	4618      	mov	r0, r3
 800150a:	4621      	mov	r1, r4
 800150c:	f7ff faf8 	bl	8000b00 <__aeabi_d2f>
 8001510:	4602      	mov	r2, r0
 8001512:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <main+0x450>)
 8001514:	601a      	str	r2, [r3, #0]
accel_y2=atan(-Ax2/sqrt(pow(Ay2,2) + pow(Az2,2)))*(180.0/3.14);
 8001516:	4b1e      	ldr	r3, [pc, #120]	; (8001590 <main+0x418>)
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	eef1 7a67 	vneg.f32	s15, s15
 8001520:	ee17 3a90 	vmov	r3, s15
 8001524:	4618      	mov	r0, r3
 8001526:	f7fe ffbb 	bl	80004a0 <__aeabi_f2d>
 800152a:	4680      	mov	r8, r0
 800152c:	4689      	mov	r9, r1
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <main+0x41c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe ffb4 	bl	80004a0 <__aeabi_f2d>
 8001538:	4603      	mov	r3, r0
 800153a:	460c      	mov	r4, r1
 800153c:	ed9f 1b08 	vldr	d1, [pc, #32]	; 8001560 <main+0x3e8>
 8001540:	ec44 3b10 	vmov	d0, r3, r4
 8001544:	f008 fafa 	bl	8009b3c <pow>
 8001548:	ec5b ab10 	vmov	sl, fp, d0
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <main+0x420>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe ffa5 	bl	80004a0 <__aeabi_f2d>
 8001556:	4603      	mov	r3, r0
 8001558:	460c      	mov	r4, r1
 800155a:	e037      	b.n	80015cc <main+0x454>
 800155c:	f3af 8000 	nop.w
 8001560:	00000000 	.word	0x00000000
 8001564:	40000000 	.word	0x40000000
 8001568:	61d59ae7 	.word	0x61d59ae7
 800156c:	404ca994 	.word	0x404ca994
 8001570:	200002ec 	.word	0x200002ec
 8001574:	200003fc 	.word	0x200003fc
 8001578:	200003e4 	.word	0x200003e4
 800157c:	20000348 	.word	0x20000348
 8001580:	20000250 	.word	0x20000250
 8001584:	20000418 	.word	0x20000418
 8001588:	200003f0 	.word	0x200003f0
 800158c:	20000294 	.word	0x20000294
 8001590:	20000344 	.word	0x20000344
 8001594:	20000454 	.word	0x20000454
 8001598:	2000021c 	.word	0x2000021c
 800159c:	20000220 	.word	0x20000220
 80015a0:	20000218 	.word	0x20000218
 80015a4:	20000390 	.word	0x20000390
 80015a8:	20000400 	.word	0x20000400
 80015ac:	20000450 	.word	0x20000450
 80015b0:	200003f4 	.word	0x200003f4
 80015b4:	20000248 	.word	0x20000248
 80015b8:	200003dc 	.word	0x200003dc
 80015bc:	20000340 	.word	0x20000340
 80015c0:	20000408 	.word	0x20000408
 80015c4:	20000414 	.word	0x20000414
 80015c8:	20000214 	.word	0x20000214
 80015cc:	ed9f 1bcc 	vldr	d1, [pc, #816]	; 8001900 <main+0x788>
 80015d0:	ec44 3b10 	vmov	d0, r3, r4
 80015d4:	f008 fab2 	bl	8009b3c <pow>
 80015d8:	ec54 3b10 	vmov	r3, r4, d0
 80015dc:	461a      	mov	r2, r3
 80015de:	4623      	mov	r3, r4
 80015e0:	4650      	mov	r0, sl
 80015e2:	4659      	mov	r1, fp
 80015e4:	f7fe fdfe 	bl	80001e4 <__adddf3>
 80015e8:	4603      	mov	r3, r0
 80015ea:	460c      	mov	r4, r1
 80015ec:	ec44 3b17 	vmov	d7, r3, r4
 80015f0:	eeb0 0a47 	vmov.f32	s0, s14
 80015f4:	eef0 0a67 	vmov.f32	s1, s15
 80015f8:	f008 fc10 	bl	8009e1c <sqrt>
 80015fc:	ec54 3b10 	vmov	r3, r4, d0
 8001600:	461a      	mov	r2, r3
 8001602:	4623      	mov	r3, r4
 8001604:	4640      	mov	r0, r8
 8001606:	4649      	mov	r1, r9
 8001608:	f7ff f8cc 	bl	80007a4 <__aeabi_ddiv>
 800160c:	4603      	mov	r3, r0
 800160e:	460c      	mov	r4, r1
 8001610:	ec44 3b17 	vmov	d7, r3, r4
 8001614:	eeb0 0a47 	vmov.f32	s0, s14
 8001618:	eef0 0a67 	vmov.f32	s1, s15
 800161c:	f008 f8e4 	bl	80097e8 <atan>
 8001620:	ec51 0b10 	vmov	r0, r1, d0
 8001624:	a3d4      	add	r3, pc, #848	; (adr r3, 8001978 <main+0x800>)
 8001626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162a:	f7fe ff91 	bl	8000550 <__aeabi_dmul>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff fa63 	bl	8000b00 <__aeabi_d2f>
 800163a:	4602      	mov	r2, r0
 800163c:	4bba      	ldr	r3, [pc, #744]	; (8001928 <main+0x7b0>)
 800163e:	601a      	str	r2, [r3, #0]

	  dt =  HAL_GetTick()-time;
 8001640:	f000 ffe0 	bl	8002604 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	4bb9      	ldr	r3, [pc, #740]	; (800192c <main+0x7b4>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	4ab8      	ldr	r2, [pc, #736]	; (8001930 <main+0x7b8>)
 800164e:	6013      	str	r3, [r2, #0]
	  time = HAL_GetTick();
 8001650:	f000 ffd8 	bl	8002604 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	4bb5      	ldr	r3, [pc, #724]	; (800192c <main+0x7b4>)
 8001658:	601a      	str	r2, [r3, #0]
	 	gyro_y1 += dt*(Gy1-2.579)/1000;
 800165a:	4bb6      	ldr	r3, [pc, #728]	; (8001934 <main+0x7bc>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff1e 	bl	80004a0 <__aeabi_f2d>
 8001664:	4680      	mov	r8, r0
 8001666:	4689      	mov	r9, r1
 8001668:	4bb1      	ldr	r3, [pc, #708]	; (8001930 <main+0x7b8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe fef5 	bl	800045c <__aeabi_ui2d>
 8001672:	4682      	mov	sl, r0
 8001674:	468b      	mov	fp, r1
 8001676:	4bb0      	ldr	r3, [pc, #704]	; (8001938 <main+0x7c0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff10 	bl	80004a0 <__aeabi_f2d>
 8001680:	a3a1      	add	r3, pc, #644	; (adr r3, 8001908 <main+0x790>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe fdab 	bl	80001e0 <__aeabi_dsub>
 800168a:	4603      	mov	r3, r0
 800168c:	460c      	mov	r4, r1
 800168e:	461a      	mov	r2, r3
 8001690:	4623      	mov	r3, r4
 8001692:	4650      	mov	r0, sl
 8001694:	4659      	mov	r1, fp
 8001696:	f7fe ff5b 	bl	8000550 <__aeabi_dmul>
 800169a:	4603      	mov	r3, r0
 800169c:	460c      	mov	r4, r1
 800169e:	4618      	mov	r0, r3
 80016a0:	4621      	mov	r1, r4
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	4ba5      	ldr	r3, [pc, #660]	; (800193c <main+0x7c4>)
 80016a8:	f7ff f87c 	bl	80007a4 <__aeabi_ddiv>
 80016ac:	4603      	mov	r3, r0
 80016ae:	460c      	mov	r4, r1
 80016b0:	461a      	mov	r2, r3
 80016b2:	4623      	mov	r3, r4
 80016b4:	4640      	mov	r0, r8
 80016b6:	4649      	mov	r1, r9
 80016b8:	f7fe fd94 	bl	80001e4 <__adddf3>
 80016bc:	4603      	mov	r3, r0
 80016be:	460c      	mov	r4, r1
 80016c0:	4618      	mov	r0, r3
 80016c2:	4621      	mov	r1, r4
 80016c4:	f7ff fa1c 	bl	8000b00 <__aeabi_d2f>
 80016c8:	4602      	mov	r2, r0
 80016ca:	4b9a      	ldr	r3, [pc, #616]	; (8001934 <main+0x7bc>)
 80016cc:	601a      	str	r2, [r3, #0]
	 	gyro_x1 += dt*(Gx1-0.3)/1000;
 80016ce:	4b9c      	ldr	r3, [pc, #624]	; (8001940 <main+0x7c8>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe fee4 	bl	80004a0 <__aeabi_f2d>
 80016d8:	4680      	mov	r8, r0
 80016da:	4689      	mov	r9, r1
 80016dc:	4b94      	ldr	r3, [pc, #592]	; (8001930 <main+0x7b8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe febb 	bl	800045c <__aeabi_ui2d>
 80016e6:	4682      	mov	sl, r0
 80016e8:	468b      	mov	fp, r1
 80016ea:	4b96      	ldr	r3, [pc, #600]	; (8001944 <main+0x7cc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe fed6 	bl	80004a0 <__aeabi_f2d>
 80016f4:	a386      	add	r3, pc, #536	; (adr r3, 8001910 <main+0x798>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe fd71 	bl	80001e0 <__aeabi_dsub>
 80016fe:	4603      	mov	r3, r0
 8001700:	460c      	mov	r4, r1
 8001702:	461a      	mov	r2, r3
 8001704:	4623      	mov	r3, r4
 8001706:	4650      	mov	r0, sl
 8001708:	4659      	mov	r1, fp
 800170a:	f7fe ff21 	bl	8000550 <__aeabi_dmul>
 800170e:	4603      	mov	r3, r0
 8001710:	460c      	mov	r4, r1
 8001712:	4618      	mov	r0, r3
 8001714:	4621      	mov	r1, r4
 8001716:	f04f 0200 	mov.w	r2, #0
 800171a:	4b88      	ldr	r3, [pc, #544]	; (800193c <main+0x7c4>)
 800171c:	f7ff f842 	bl	80007a4 <__aeabi_ddiv>
 8001720:	4603      	mov	r3, r0
 8001722:	460c      	mov	r4, r1
 8001724:	461a      	mov	r2, r3
 8001726:	4623      	mov	r3, r4
 8001728:	4640      	mov	r0, r8
 800172a:	4649      	mov	r1, r9
 800172c:	f7fe fd5a 	bl	80001e4 <__adddf3>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	4618      	mov	r0, r3
 8001736:	4621      	mov	r1, r4
 8001738:	f7ff f9e2 	bl	8000b00 <__aeabi_d2f>
 800173c:	4602      	mov	r2, r0
 800173e:	4b80      	ldr	r3, [pc, #512]	; (8001940 <main+0x7c8>)
 8001740:	601a      	str	r2, [r3, #0]
	 	gyro_z1 += dt*(Gz1)/1000;
 8001742:	4b7b      	ldr	r3, [pc, #492]	; (8001930 <main+0x7b8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800174e:	4b7e      	ldr	r3, [pc, #504]	; (8001948 <main+0x7d0>)
 8001750:	edd3 7a00 	vldr	s15, [r3]
 8001754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001758:	eddf 6a7c 	vldr	s13, [pc, #496]	; 800194c <main+0x7d4>
 800175c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001760:	4b7b      	ldr	r3, [pc, #492]	; (8001950 <main+0x7d8>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176a:	4b79      	ldr	r3, [pc, #484]	; (8001950 <main+0x7d8>)
 800176c:	edc3 7a00 	vstr	s15, [r3]

	 	gyro_y2 += dt*(Gy2-2.579)/1000;
 8001770:	4b78      	ldr	r3, [pc, #480]	; (8001954 <main+0x7dc>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fe93 	bl	80004a0 <__aeabi_f2d>
 800177a:	4680      	mov	r8, r0
 800177c:	4689      	mov	r9, r1
 800177e:	4b6c      	ldr	r3, [pc, #432]	; (8001930 <main+0x7b8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fe6a 	bl	800045c <__aeabi_ui2d>
 8001788:	4682      	mov	sl, r0
 800178a:	468b      	mov	fp, r1
 800178c:	4b72      	ldr	r3, [pc, #456]	; (8001958 <main+0x7e0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fe85 	bl	80004a0 <__aeabi_f2d>
 8001796:	a35c      	add	r3, pc, #368	; (adr r3, 8001908 <main+0x790>)
 8001798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179c:	f7fe fd20 	bl	80001e0 <__aeabi_dsub>
 80017a0:	4603      	mov	r3, r0
 80017a2:	460c      	mov	r4, r1
 80017a4:	461a      	mov	r2, r3
 80017a6:	4623      	mov	r3, r4
 80017a8:	4650      	mov	r0, sl
 80017aa:	4659      	mov	r1, fp
 80017ac:	f7fe fed0 	bl	8000550 <__aeabi_dmul>
 80017b0:	4603      	mov	r3, r0
 80017b2:	460c      	mov	r4, r1
 80017b4:	4618      	mov	r0, r3
 80017b6:	4621      	mov	r1, r4
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	4b5f      	ldr	r3, [pc, #380]	; (800193c <main+0x7c4>)
 80017be:	f7fe fff1 	bl	80007a4 <__aeabi_ddiv>
 80017c2:	4603      	mov	r3, r0
 80017c4:	460c      	mov	r4, r1
 80017c6:	461a      	mov	r2, r3
 80017c8:	4623      	mov	r3, r4
 80017ca:	4640      	mov	r0, r8
 80017cc:	4649      	mov	r1, r9
 80017ce:	f7fe fd09 	bl	80001e4 <__adddf3>
 80017d2:	4603      	mov	r3, r0
 80017d4:	460c      	mov	r4, r1
 80017d6:	4618      	mov	r0, r3
 80017d8:	4621      	mov	r1, r4
 80017da:	f7ff f991 	bl	8000b00 <__aeabi_d2f>
 80017de:	4602      	mov	r2, r0
 80017e0:	4b5c      	ldr	r3, [pc, #368]	; (8001954 <main+0x7dc>)
 80017e2:	601a      	str	r2, [r3, #0]
	 	gyro_x2 += dt*(Gx2-0.3)/1000;
 80017e4:	4b5d      	ldr	r3, [pc, #372]	; (800195c <main+0x7e4>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fe59 	bl	80004a0 <__aeabi_f2d>
 80017ee:	4680      	mov	r8, r0
 80017f0:	4689      	mov	r9, r1
 80017f2:	4b4f      	ldr	r3, [pc, #316]	; (8001930 <main+0x7b8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe fe30 	bl	800045c <__aeabi_ui2d>
 80017fc:	4682      	mov	sl, r0
 80017fe:	468b      	mov	fp, r1
 8001800:	4b57      	ldr	r3, [pc, #348]	; (8001960 <main+0x7e8>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fe4b 	bl	80004a0 <__aeabi_f2d>
 800180a:	a341      	add	r3, pc, #260	; (adr r3, 8001910 <main+0x798>)
 800180c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001810:	f7fe fce6 	bl	80001e0 <__aeabi_dsub>
 8001814:	4603      	mov	r3, r0
 8001816:	460c      	mov	r4, r1
 8001818:	461a      	mov	r2, r3
 800181a:	4623      	mov	r3, r4
 800181c:	4650      	mov	r0, sl
 800181e:	4659      	mov	r1, fp
 8001820:	f7fe fe96 	bl	8000550 <__aeabi_dmul>
 8001824:	4603      	mov	r3, r0
 8001826:	460c      	mov	r4, r1
 8001828:	4618      	mov	r0, r3
 800182a:	4621      	mov	r1, r4
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	4b42      	ldr	r3, [pc, #264]	; (800193c <main+0x7c4>)
 8001832:	f7fe ffb7 	bl	80007a4 <__aeabi_ddiv>
 8001836:	4603      	mov	r3, r0
 8001838:	460c      	mov	r4, r1
 800183a:	461a      	mov	r2, r3
 800183c:	4623      	mov	r3, r4
 800183e:	4640      	mov	r0, r8
 8001840:	4649      	mov	r1, r9
 8001842:	f7fe fccf 	bl	80001e4 <__adddf3>
 8001846:	4603      	mov	r3, r0
 8001848:	460c      	mov	r4, r1
 800184a:	4618      	mov	r0, r3
 800184c:	4621      	mov	r1, r4
 800184e:	f7ff f957 	bl	8000b00 <__aeabi_d2f>
 8001852:	4602      	mov	r2, r0
 8001854:	4b41      	ldr	r3, [pc, #260]	; (800195c <main+0x7e4>)
 8001856:	601a      	str	r2, [r3, #0]
	 	gyro_z2 += dt*(Gz2)/1000;
 8001858:	4b35      	ldr	r3, [pc, #212]	; (8001930 <main+0x7b8>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001864:	4b3f      	ldr	r3, [pc, #252]	; (8001964 <main+0x7ec>)
 8001866:	edd3 7a00 	vldr	s15, [r3]
 800186a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800186e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800194c <main+0x7d4>
 8001872:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001876:	4b3c      	ldr	r3, [pc, #240]	; (8001968 <main+0x7f0>)
 8001878:	edd3 7a00 	vldr	s15, [r3]
 800187c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001880:	4b39      	ldr	r3, [pc, #228]	; (8001968 <main+0x7f0>)
 8001882:	edc3 7a00 	vstr	s15, [r3]



angulo_y = 0.01*(accel_y1) + 0.9*gyro_y1;
 8001886:	4b39      	ldr	r3, [pc, #228]	; (800196c <main+0x7f4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe08 	bl	80004a0 <__aeabi_f2d>
 8001890:	a321      	add	r3, pc, #132	; (adr r3, 8001918 <main+0x7a0>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe fe5b 	bl	8000550 <__aeabi_dmul>
 800189a:	4603      	mov	r3, r0
 800189c:	460c      	mov	r4, r1
 800189e:	4698      	mov	r8, r3
 80018a0:	46a1      	mov	r9, r4
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <main+0x7bc>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fdfa 	bl	80004a0 <__aeabi_f2d>
 80018ac:	a31c      	add	r3, pc, #112	; (adr r3, 8001920 <main+0x7a8>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	f7fe fe4d 	bl	8000550 <__aeabi_dmul>
 80018b6:	4603      	mov	r3, r0
 80018b8:	460c      	mov	r4, r1
 80018ba:	461a      	mov	r2, r3
 80018bc:	4623      	mov	r3, r4
 80018be:	4640      	mov	r0, r8
 80018c0:	4649      	mov	r1, r9
 80018c2:	f7fe fc8f 	bl	80001e4 <__adddf3>
 80018c6:	4603      	mov	r3, r0
 80018c8:	460c      	mov	r4, r1
 80018ca:	4618      	mov	r0, r3
 80018cc:	4621      	mov	r1, r4
 80018ce:	f7ff f917 	bl	8000b00 <__aeabi_d2f>
 80018d2:	4602      	mov	r2, r0
 80018d4:	4b26      	ldr	r3, [pc, #152]	; (8001970 <main+0x7f8>)
 80018d6:	601a      	str	r2, [r3, #0]
angulo_x = 0.01*(accel_x1) + 0.9*gyro_x1;
 80018d8:	4b26      	ldr	r3, [pc, #152]	; (8001974 <main+0x7fc>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fddf 	bl	80004a0 <__aeabi_f2d>
 80018e2:	a30d      	add	r3, pc, #52	; (adr r3, 8001918 <main+0x7a0>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7fe fe32 	bl	8000550 <__aeabi_dmul>
 80018ec:	4603      	mov	r3, r0
 80018ee:	460c      	mov	r4, r1
 80018f0:	4698      	mov	r8, r3
 80018f2:	46a1      	mov	r9, r4
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <main+0x7c8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fdd1 	bl	80004a0 <__aeabi_f2d>
 80018fe:	e03f      	b.n	8001980 <main+0x808>
 8001900:	00000000 	.word	0x00000000
 8001904:	40000000 	.word	0x40000000
 8001908:	c083126f 	.word	0xc083126f
 800190c:	4004a1ca 	.word	0x4004a1ca
 8001910:	33333333 	.word	0x33333333
 8001914:	3fd33333 	.word	0x3fd33333
 8001918:	47ae147b 	.word	0x47ae147b
 800191c:	3f847ae1 	.word	0x3f847ae1
 8001920:	cccccccd 	.word	0xcccccccd
 8001924:	3feccccc 	.word	0x3feccccc
 8001928:	20000224 	.word	0x20000224
 800192c:	20000410 	.word	0x20000410
 8001930:	20000444 	.word	0x20000444
 8001934:	200003ec 	.word	0x200003ec
 8001938:	20000400 	.word	0x20000400
 800193c:	408f4000 	.word	0x408f4000
 8001940:	200003e0 	.word	0x200003e0
 8001944:	20000218 	.word	0x20000218
 8001948:	200003f4 	.word	0x200003f4
 800194c:	447a0000 	.word	0x447a0000
 8001950:	200003e8 	.word	0x200003e8
 8001954:	2000044c 	.word	0x2000044c
 8001958:	200003dc 	.word	0x200003dc
 800195c:	200002e8 	.word	0x200002e8
 8001960:	20000248 	.word	0x20000248
 8001964:	20000340 	.word	0x20000340
 8001968:	2000041c 	.word	0x2000041c
 800196c:	20000414 	.word	0x20000414
 8001970:	2000034c 	.word	0x2000034c
 8001974:	20000408 	.word	0x20000408
 8001978:	61d59ae7 	.word	0x61d59ae7
 800197c:	404ca994 	.word	0x404ca994
 8001980:	a3a3      	add	r3, pc, #652	; (adr r3, 8001c10 <main+0xa98>)
 8001982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001986:	f7fe fde3 	bl	8000550 <__aeabi_dmul>
 800198a:	4603      	mov	r3, r0
 800198c:	460c      	mov	r4, r1
 800198e:	461a      	mov	r2, r3
 8001990:	4623      	mov	r3, r4
 8001992:	4640      	mov	r0, r8
 8001994:	4649      	mov	r1, r9
 8001996:	f7fe fc25 	bl	80001e4 <__adddf3>
 800199a:	4603      	mov	r3, r0
 800199c:	460c      	mov	r4, r1
 800199e:	4618      	mov	r0, r3
 80019a0:	4621      	mov	r1, r4
 80019a2:	f7ff f8ad 	bl	8000b00 <__aeabi_d2f>
 80019a6:	4602      	mov	r2, r0
 80019a8:	4b9b      	ldr	r3, [pc, #620]	; (8001c18 <main+0xaa0>)
 80019aa:	601a      	str	r2, [r3, #0]

angulo_y2 = 0.01*(accel_y2) + 0.9*gyro_y2;
 80019ac:	4b9b      	ldr	r3, [pc, #620]	; (8001c1c <main+0xaa4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fd75 	bl	80004a0 <__aeabi_f2d>
 80019b6:	a394      	add	r3, pc, #592	; (adr r3, 8001c08 <main+0xa90>)
 80019b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019bc:	f7fe fdc8 	bl	8000550 <__aeabi_dmul>
 80019c0:	4603      	mov	r3, r0
 80019c2:	460c      	mov	r4, r1
 80019c4:	4698      	mov	r8, r3
 80019c6:	46a1      	mov	r9, r4
 80019c8:	4b95      	ldr	r3, [pc, #596]	; (8001c20 <main+0xaa8>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7fe fd67 	bl	80004a0 <__aeabi_f2d>
 80019d2:	a38f      	add	r3, pc, #572	; (adr r3, 8001c10 <main+0xa98>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	f7fe fdba 	bl	8000550 <__aeabi_dmul>
 80019dc:	4603      	mov	r3, r0
 80019de:	460c      	mov	r4, r1
 80019e0:	461a      	mov	r2, r3
 80019e2:	4623      	mov	r3, r4
 80019e4:	4640      	mov	r0, r8
 80019e6:	4649      	mov	r1, r9
 80019e8:	f7fe fbfc 	bl	80001e4 <__adddf3>
 80019ec:	4603      	mov	r3, r0
 80019ee:	460c      	mov	r4, r1
 80019f0:	4618      	mov	r0, r3
 80019f2:	4621      	mov	r1, r4
 80019f4:	f7ff f884 	bl	8000b00 <__aeabi_d2f>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4b8a      	ldr	r3, [pc, #552]	; (8001c24 <main+0xaac>)
 80019fc:	601a      	str	r2, [r3, #0]
angulo_x2 = 0.01*(accel_x2) + 0.9*gyro_x2;
 80019fe:	4b8a      	ldr	r3, [pc, #552]	; (8001c28 <main+0xab0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7fe fd4c 	bl	80004a0 <__aeabi_f2d>
 8001a08:	a37f      	add	r3, pc, #508	; (adr r3, 8001c08 <main+0xa90>)
 8001a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0e:	f7fe fd9f 	bl	8000550 <__aeabi_dmul>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	4698      	mov	r8, r3
 8001a18:	46a1      	mov	r9, r4
 8001a1a:	4b84      	ldr	r3, [pc, #528]	; (8001c2c <main+0xab4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd3e 	bl	80004a0 <__aeabi_f2d>
 8001a24:	a37a      	add	r3, pc, #488	; (adr r3, 8001c10 <main+0xa98>)
 8001a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2a:	f7fe fd91 	bl	8000550 <__aeabi_dmul>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	460c      	mov	r4, r1
 8001a32:	461a      	mov	r2, r3
 8001a34:	4623      	mov	r3, r4
 8001a36:	4640      	mov	r0, r8
 8001a38:	4649      	mov	r1, r9
 8001a3a:	f7fe fbd3 	bl	80001e4 <__adddf3>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460c      	mov	r4, r1
 8001a42:	4618      	mov	r0, r3
 8001a44:	4621      	mov	r1, r4
 8001a46:	f7ff f85b 	bl	8000b00 <__aeabi_d2f>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b78      	ldr	r3, [pc, #480]	; (8001c30 <main+0xab8>)
 8001a4e:	601a      	str	r2, [r3, #0]

//ADC read

P_previa =  P;
 8001a50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a52:	64fb      	str	r3, [r7, #76]	; 0x4c


	 	  Kalman = P/(P+var);
 8001a54:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001a58:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001a5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a60:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8001a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a68:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48


HAL_ADC_Start(&hadc1);
 8001a6c:	4871      	ldr	r0, [pc, #452]	; (8001c34 <main+0xabc>)
 8001a6e:	f000 fe19 	bl	80026a4 <HAL_ADC_Start>
	 if(HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY)==HAL_OK){
 8001a72:	f04f 31ff 	mov.w	r1, #4294967295
 8001a76:	486f      	ldr	r0, [pc, #444]	; (8001c34 <main+0xabc>)
 8001a78:	f000 feda 	bl	8002830 <HAL_ADC_PollForConversion>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d109      	bne.n	8001a96 <main+0x91e>
		 ADC_val=HAL_ADC_GetValue(&hadc1) ;  // entre 2500 y 1500 . quzs ajusatble tocando la resolucion
 8001a82:	486c      	ldr	r0, [pc, #432]	; (8001c34 <main+0xabc>)
 8001a84:	f000 ff58 	bl	8002938 <HAL_ADC_GetValue>
 8001a88:	ee07 0a90 	vmov	s15, r0
 8001a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a90:	4b69      	ldr	r3, [pc, #420]	; (8001c38 <main+0xac0>)
 8001a92:	edc3 7a00 	vstr	s15, [r3]
	 }
	 X_estimate = X + Kalman*(ADC_val-X);
 8001a96:	4b69      	ldr	r3, [pc, #420]	; (8001c3c <main+0xac4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa2:	4b65      	ldr	r3, [pc, #404]	; (8001c38 <main+0xac0>)
 8001aa4:	edd3 6a00 	vldr	s13, [r3]
 8001aa8:	4b64      	ldr	r3, [pc, #400]	; (8001c3c <main+0xac4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ab4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ab8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001abc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac8:	ee17 2a90 	vmov	r2, s15
 8001acc:	4b5c      	ldr	r3, [pc, #368]	; (8001c40 <main+0xac8>)
 8001ace:	601a      	str	r2, [r3, #0]
		 	  P = (1-Kalman)*P_previa + fabs(X - X_estimate)*0.01;
 8001ad0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ad4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001adc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae4:	ee17 0a90 	vmov	r0, s15
 8001ae8:	f7fe fcda 	bl	80004a0 <__aeabi_f2d>
 8001aec:	4680      	mov	r8, r0
 8001aee:	4689      	mov	r9, r1
 8001af0:	4b52      	ldr	r3, [pc, #328]	; (8001c3c <main+0xac4>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b52      	ldr	r3, [pc, #328]	; (8001c40 <main+0xac8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fcbe 	bl	800047c <__aeabi_i2d>
 8001b00:	4603      	mov	r3, r0
 8001b02:	460c      	mov	r4, r1
 8001b04:	461d      	mov	r5, r3
 8001b06:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 8001b0a:	a33f      	add	r3, pc, #252	; (adr r3, 8001c08 <main+0xa90>)
 8001b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b10:	4628      	mov	r0, r5
 8001b12:	4631      	mov	r1, r6
 8001b14:	f7fe fd1c 	bl	8000550 <__aeabi_dmul>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4623      	mov	r3, r4
 8001b20:	4640      	mov	r0, r8
 8001b22:	4649      	mov	r1, r9
 8001b24:	f7fe fb5e 	bl	80001e4 <__adddf3>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	460c      	mov	r4, r1
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	4621      	mov	r1, r4
 8001b30:	f7fe ffe6 	bl	8000b00 <__aeabi_d2f>
 8001b34:	4603      	mov	r3, r0
 8001b36:	663b      	str	r3, [r7, #96]	; 0x60
		 	  X = X_estimate;
 8001b38:	4b41      	ldr	r3, [pc, #260]	; (8001c40 <main+0xac8>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a3f      	ldr	r2, [pc, #252]	; (8001c3c <main+0xac4>)
 8001b3e:	6013      	str	r3, [r2, #0]


//UART
		 	 gcvt(angulo_x,10,palabra);
 8001b40:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <main+0xaa0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fcab 	bl	80004a0 <__aeabi_f2d>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	493d      	ldr	r1, [pc, #244]	; (8001c44 <main+0xacc>)
 8001b50:	200a      	movs	r0, #10
 8001b52:	ec44 3b10 	vmov	d0, r3, r4
 8001b56:	f005 ff05 	bl	8007964 <gcvt>
		 	 gcvt(angulo_x2,10,palabra2);
 8001b5a:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <main+0xab8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fc9e 	bl	80004a0 <__aeabi_f2d>
 8001b64:	4603      	mov	r3, r0
 8001b66:	460c      	mov	r4, r1
 8001b68:	4937      	ldr	r1, [pc, #220]	; (8001c48 <main+0xad0>)
 8001b6a:	200a      	movs	r0, #10
 8001b6c:	ec44 3b10 	vmov	d0, r3, r4
 8001b70:	f005 fef8 	bl	8007964 <gcvt>
		 	  itoa(X_estimate,info_kalman,10);
 8001b74:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <main+0xac8>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f107 0108 	add.w	r1, r7, #8
 8001b7c:	220a      	movs	r2, #10
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f005 ff5e 	bl	8007a40 <itoa>
		 	  itoa(ADC_val,info_real,10);
 8001b84:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <main+0xac0>)
 8001b86:	edd3 7a00 	vldr	s15, [r3]
 8001b8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b92:	220a      	movs	r2, #10
 8001b94:	4619      	mov	r1, r3
 8001b96:	ee17 0a90 	vmov	r0, s15
 8001b9a:	f005 ff51 	bl	8007a40 <itoa>
		 	 HAL_UART_Transmit(&huart5, (uint8_t*)info_real, sizeof(int), 100);
 8001b9e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001ba2:	2364      	movs	r3, #100	; 0x64
 8001ba4:	2204      	movs	r2, #4
 8001ba6:	4829      	ldr	r0, [pc, #164]	; (8001c4c <main+0xad4>)
 8001ba8:	f005 f83d 	bl	8006c26 <HAL_UART_Transmit>
		 	 HAL_UART_Transmit(&huart5, (uint8_t*)comma, sizeof(comma), 100);
 8001bac:	4639      	mov	r1, r7
 8001bae:	2364      	movs	r3, #100	; 0x64
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	4826      	ldr	r0, [pc, #152]	; (8001c4c <main+0xad4>)
 8001bb4:	f005 f837 	bl	8006c26 <HAL_UART_Transmit>
		 	 HAL_UART_Transmit(&huart5, (uint8_t*)info_kalman, sizeof(int), 100);
 8001bb8:	f107 0108 	add.w	r1, r7, #8
 8001bbc:	2364      	movs	r3, #100	; 0x64
 8001bbe:	2204      	movs	r2, #4
 8001bc0:	4822      	ldr	r0, [pc, #136]	; (8001c4c <main+0xad4>)
 8001bc2:	f005 f830 	bl	8006c26 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart5, (uint8_t*)comma, sizeof(comma), 100);
 8001bc6:	4639      	mov	r1, r7
 8001bc8:	2364      	movs	r3, #100	; 0x64
 8001bca:	2202      	movs	r2, #2
 8001bcc:	481f      	ldr	r0, [pc, #124]	; (8001c4c <main+0xad4>)
 8001bce:	f005 f82a 	bl	8006c26 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart5,(uint8_t*)palabra,sizeof(float ), 100);//palabra
 8001bd2:	2364      	movs	r3, #100	; 0x64
 8001bd4:	2204      	movs	r2, #4
 8001bd6:	491b      	ldr	r1, [pc, #108]	; (8001c44 <main+0xacc>)
 8001bd8:	481c      	ldr	r0, [pc, #112]	; (8001c4c <main+0xad4>)
 8001bda:	f005 f824 	bl	8006c26 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart5, (uint8_t*)comma, sizeof(comma), 100);
 8001bde:	4639      	mov	r1, r7
 8001be0:	2364      	movs	r3, #100	; 0x64
 8001be2:	2202      	movs	r2, #2
 8001be4:	4819      	ldr	r0, [pc, #100]	; (8001c4c <main+0xad4>)
 8001be6:	f005 f81e 	bl	8006c26 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart5,(uint8_t*)palabra2,sizeof(float ), 100);//palabra
 8001bea:	2364      	movs	r3, #100	; 0x64
 8001bec:	2204      	movs	r2, #4
 8001bee:	4916      	ldr	r1, [pc, #88]	; (8001c48 <main+0xad0>)
 8001bf0:	4816      	ldr	r0, [pc, #88]	; (8001c4c <main+0xad4>)
 8001bf2:	f005 f818 	bl	8006c26 <HAL_UART_Transmit>
		 	 HAL_UART_Transmit(&huart5, (uint8_t*)ln, sizeof(comma), 100);
 8001bf6:	1d39      	adds	r1, r7, #4
 8001bf8:	2364      	movs	r3, #100	; 0x64
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	4813      	ldr	r0, [pc, #76]	; (8001c4c <main+0xad4>)
 8001bfe:	f005 f812 	bl	8006c26 <HAL_UART_Transmit>
  {
 8001c02:	f7ff baef 	b.w	80011e4 <main+0x6c>
 8001c06:	bf00      	nop
 8001c08:	47ae147b 	.word	0x47ae147b
 8001c0c:	3f847ae1 	.word	0x3f847ae1
 8001c10:	cccccccd 	.word	0xcccccccd
 8001c14:	3feccccc 	.word	0x3feccccc
 8001c18:	20000404 	.word	0x20000404
 8001c1c:	20000224 	.word	0x20000224
 8001c20:	2000044c 	.word	0x2000044c
 8001c24:	20000458 	.word	0x20000458
 8001c28:	20000214 	.word	0x20000214
 8001c2c:	200002e8 	.word	0x200002e8
 8001c30:	20000420 	.word	0x20000420
 8001c34:	20000394 	.word	0x20000394
 8001c38:	2000040c 	.word	0x2000040c
 8001c3c:	2000045c 	.word	0x2000045c
 8001c40:	200003f8 	.word	0x200003f8
 8001c44:	20000424 	.word	0x20000424
 8001c48:	20000228 	.word	0x20000228
 8001c4c:	20000350 	.word	0x20000350

08001c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b094      	sub	sp, #80	; 0x50
 8001c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c56:	f107 0320 	add.w	r3, r7, #32
 8001c5a:	2230      	movs	r2, #48	; 0x30
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f005 fefb 	bl	8007a5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c74:	2300      	movs	r3, #0
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <SystemClock_Config+0xcc>)
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	4a27      	ldr	r2, [pc, #156]	; (8001d1c <SystemClock_Config+0xcc>)
 8001c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c82:	6413      	str	r3, [r2, #64]	; 0x40
 8001c84:	4b25      	ldr	r3, [pc, #148]	; (8001d1c <SystemClock_Config+0xcc>)
 8001c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c90:	2300      	movs	r3, #0
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <SystemClock_Config+0xd0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a21      	ldr	r2, [pc, #132]	; (8001d20 <SystemClock_Config+0xd0>)
 8001c9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <SystemClock_Config+0xd0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ca8:	607b      	str	r3, [r7, #4]
 8001caa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cac:	2301      	movs	r3, #1
 8001cae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cc0:	2308      	movs	r3, #8
 8001cc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001cc4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001cc8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cce:	2307      	movs	r3, #7
 8001cd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd2:	f107 0320 	add.w	r3, r7, #32
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f003 ff9e 	bl	8005c18 <HAL_RCC_OscConfig>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001ce2:	f000 f9a3 	bl	800202c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce6:	230f      	movs	r3, #15
 8001ce8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cea:	2302      	movs	r3, #2
 8001cec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cf2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cf6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001cf8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cfc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	2105      	movs	r1, #5
 8001d04:	4618      	mov	r0, r3
 8001d06:	f004 f9f7 	bl	80060f8 <HAL_RCC_ClockConfig>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001d10:	f000 f98c 	bl	800202c <Error_Handler>
  }
}
 8001d14:	bf00      	nop
 8001d16:	3750      	adds	r7, #80	; 0x50
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40007000 	.word	0x40007000

08001d24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d2a:	463b      	mov	r3, r7
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d36:	4b21      	ldr	r3, [pc, #132]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d38:	4a21      	ldr	r2, [pc, #132]	; (8001dc0 <MX_ADC1_Init+0x9c>)
 8001d3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001d3c:	4b1f      	ldr	r3, [pc, #124]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001d42:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d48:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001d4a:	4b1c      	ldr	r3, [pc, #112]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d50:	4b1a      	ldr	r3, [pc, #104]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d56:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d5e:	4b17      	ldr	r3, [pc, #92]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d64:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d66:	4a17      	ldr	r2, [pc, #92]	; (8001dc4 <MX_ADC1_Init+0xa0>)
 8001d68:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d6a:	4b14      	ldr	r3, [pc, #80]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d76:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d84:	480d      	ldr	r0, [pc, #52]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001d86:	f000 fc49 	bl	800261c <HAL_ADC_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d90:	f000 f94c 	bl	800202c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001da0:	463b      	mov	r3, r7
 8001da2:	4619      	mov	r1, r3
 8001da4:	4805      	ldr	r0, [pc, #20]	; (8001dbc <MX_ADC1_Init+0x98>)
 8001da6:	f000 fdd5 	bl	8002954 <HAL_ADC_ConfigChannel>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001db0:	f000 f93c 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000394 	.word	0x20000394
 8001dc0:	40012000 	.word	0x40012000
 8001dc4:	0f000001 	.word	0x0f000001

08001dc8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dce:	4a13      	ldr	r2, [pc, #76]	; (8001e1c <MX_I2C1_Init+0x54>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dd4:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <MX_I2C1_Init+0x58>)
 8001dd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001de6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dec:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001df8:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e04:	4804      	ldr	r0, [pc, #16]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001e06:	f001 fa9f 	bl	8003348 <HAL_I2C_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e10:	f000 f90c 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000294 	.word	0x20000294
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	000186a0 	.word	0x000186a0

08001e24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e2a:	4a13      	ldr	r2, [pc, #76]	; (8001e78 <MX_I2C2_Init+0x54>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e30:	4a12      	ldr	r2, [pc, #72]	; (8001e7c <MX_I2C2_Init+0x58>)
 8001e32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	; (8001e74 <MX_I2C2_Init+0x50>)
 8001e62:	f001 fa71 	bl	8003348 <HAL_I2C_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e6c:	f000 f8de 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	200002ec 	.word	0x200002ec
 8001e78:	40005800 	.word	0x40005800
 8001e7c:	000186a0 	.word	0x000186a0

08001e80 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e86:	f107 0320 	add.w	r3, r7, #32
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
 8001e9c:	611a      	str	r2, [r3, #16]
 8001e9e:	615a      	str	r2, [r3, #20]
 8001ea0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ea2:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001ea4:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <MX_TIM4_Init+0xb0>)
 8001ea6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 839;
 8001ea8:	4b20      	ldr	r3, [pc, #128]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001eaa:	f240 3247 	movw	r2, #839	; 0x347
 8001eae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb0:	4b1e      	ldr	r3, [pc, #120]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001eb8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001ebc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ebe:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001eca:	4818      	ldr	r0, [pc, #96]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001ecc:	f004 fb06 	bl	80064dc <HAL_TIM_OC_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001ed6:	f000 f8a9 	bl	800202c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eda:	2300      	movs	r3, #0
 8001edc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ee2:	f107 0320 	add.w	r3, r7, #32
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4810      	ldr	r0, [pc, #64]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001eea:	f004 fdd3 	bl	8006a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001ef4:	f000 f89a 	bl	800202c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4807      	ldr	r0, [pc, #28]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001f10:	f004 fb10 	bl	8006534 <HAL_TIM_OC_ConfigChannel>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001f1a:	f000 f887 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f1e:	4803      	ldr	r0, [pc, #12]	; (8001f2c <MX_TIM4_Init+0xac>)
 8001f20:	f000 f9a2 	bl	8002268 <HAL_TIM_MspPostInit>

}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000254 	.word	0x20000254
 8001f30:	40000800 	.word	0x40000800

08001f34 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f3a:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <MX_UART5_Init+0x50>)
 8001f3c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001f3e:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f40:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f44:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f46:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f52:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f58:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5e:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f64:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f6a:	4805      	ldr	r0, [pc, #20]	; (8001f80 <MX_UART5_Init+0x4c>)
 8001f6c:	f004 fe0e 	bl	8006b8c <HAL_UART_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f76:	f000 f859 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000350 	.word	0x20000350
 8001f84:	40005000 	.word	0x40005000

08001f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b087      	sub	sp, #28
 8001f8c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	4b25      	ldr	r3, [pc, #148]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a24      	ldr	r2, [pc, #144]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b22      	ldr	r3, [pc, #136]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b1e      	ldr	r3, [pc, #120]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a1d      	ldr	r2, [pc, #116]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b17      	ldr	r3, [pc, #92]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a16      	ldr	r2, [pc, #88]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fd0:	f043 0302 	orr.w	r3, r3, #2
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b14      	ldr	r3, [pc, #80]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a0f      	ldr	r2, [pc, #60]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001fec:	f043 0308 	orr.w	r3, r3, #8
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	; (8002028 <MX_GPIO_Init+0xa0>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	607b      	str	r3, [r7, #4]
 8002002:	4b09      	ldr	r3, [pc, #36]	; (8002028 <MX_GPIO_Init+0xa0>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a08      	ldr	r2, [pc, #32]	; (8002028 <MX_GPIO_Init+0xa0>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_GPIO_Init+0xa0>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]

}
 800201a:	bf00      	nop
 800201c:	371c      	adds	r7, #28
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002032:	e7fe      	b.n	8002032 <Error_Handler+0x6>

08002034 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <HAL_MspInit+0x4c>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002042:	4a0f      	ldr	r2, [pc, #60]	; (8002080 <HAL_MspInit+0x4c>)
 8002044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002048:	6453      	str	r3, [r2, #68]	; 0x44
 800204a:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <HAL_MspInit+0x4c>)
 800204c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <HAL_MspInit+0x4c>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	4a08      	ldr	r2, [pc, #32]	; (8002080 <HAL_MspInit+0x4c>)
 8002060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002064:	6413      	str	r3, [r2, #64]	; 0x40
 8002066:	4b06      	ldr	r3, [pc, #24]	; (8002080 <HAL_MspInit+0x4c>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002072:	2007      	movs	r0, #7
 8002074:	f000 ff5c 	bl	8002f30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002078:	bf00      	nop
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40023800 	.word	0x40023800

08002084 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	; 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a17      	ldr	r2, [pc, #92]	; (8002100 <HAL_ADC_MspInit+0x7c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d127      	bne.n	80020f6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ae:	4a15      	ldr	r2, [pc, #84]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b4:	6453      	str	r3, [r2, #68]	; 0x44
 80020b6:	4b13      	ldr	r3, [pc, #76]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b0f      	ldr	r3, [pc, #60]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	4a0e      	ldr	r2, [pc, #56]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6313      	str	r3, [r2, #48]	; 0x30
 80020d2:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <HAL_ADC_MspInit+0x80>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020de:	2301      	movs	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e2:	2303      	movs	r3, #3
 80020e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4805      	ldr	r0, [pc, #20]	; (8002108 <HAL_ADC_MspInit+0x84>)
 80020f2:	f000 ff8f 	bl	8003014 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020f6:	bf00      	nop
 80020f8:	3728      	adds	r7, #40	; 0x28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40012000 	.word	0x40012000
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000

0800210c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08c      	sub	sp, #48	; 0x30
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a3a      	ldr	r2, [pc, #232]	; (8002214 <HAL_I2C_MspInit+0x108>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d13c      	bne.n	80021a8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	61bb      	str	r3, [r7, #24]
 8002132:	4b39      	ldr	r3, [pc, #228]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	4a38      	ldr	r2, [pc, #224]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	6313      	str	r3, [r2, #48]	; 0x30
 800213e:	4b36      	ldr	r3, [pc, #216]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	61bb      	str	r3, [r7, #24]
 8002148:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800214a:	23c0      	movs	r3, #192	; 0xc0
 800214c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800214e:	2312      	movs	r3, #18
 8002150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002152:	2301      	movs	r3, #1
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002156:	2303      	movs	r3, #3
 8002158:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800215a:	2304      	movs	r3, #4
 800215c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215e:	f107 031c 	add.w	r3, r7, #28
 8002162:	4619      	mov	r1, r3
 8002164:	482d      	ldr	r0, [pc, #180]	; (800221c <HAL_I2C_MspInit+0x110>)
 8002166:	f000 ff55 	bl	8003014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	4a29      	ldr	r2, [pc, #164]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002174:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002178:	6413      	str	r3, [r2, #64]	; 0x40
 800217a:	4b27      	ldr	r3, [pc, #156]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	201f      	movs	r0, #31
 800218c:	f000 fedb 	bl	8002f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002190:	201f      	movs	r0, #31
 8002192:	f000 fef4 	bl	8002f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002196:	2200      	movs	r2, #0
 8002198:	2100      	movs	r1, #0
 800219a:	2020      	movs	r0, #32
 800219c:	f000 fed3 	bl	8002f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80021a0:	2020      	movs	r0, #32
 80021a2:	f000 feec 	bl	8002f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80021a6:	e031      	b.n	800220c <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a1c      	ldr	r2, [pc, #112]	; (8002220 <HAL_I2C_MspInit+0x114>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d12c      	bne.n	800220c <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	4b18      	ldr	r3, [pc, #96]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	4a17      	ldr	r2, [pc, #92]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 80021bc:	f043 0302 	orr.w	r3, r3, #2
 80021c0:	6313      	str	r3, [r2, #48]	; 0x30
 80021c2:	4b15      	ldr	r3, [pc, #84]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021d4:	2312      	movs	r3, #18
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021d8:	2301      	movs	r3, #1
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80021e0:	2304      	movs	r3, #4
 80021e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e4:	f107 031c 	add.w	r3, r7, #28
 80021e8:	4619      	mov	r1, r3
 80021ea:	480c      	ldr	r0, [pc, #48]	; (800221c <HAL_I2C_MspInit+0x110>)
 80021ec:	f000 ff12 	bl	8003014 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	4b08      	ldr	r3, [pc, #32]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 80021f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f8:	4a07      	ldr	r2, [pc, #28]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 80021fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <HAL_I2C_MspInit+0x10c>)
 8002202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002204:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
}
 800220c:	bf00      	nop
 800220e:	3730      	adds	r7, #48	; 0x30
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40005400 	.word	0x40005400
 8002218:	40023800 	.word	0x40023800
 800221c:	40020400 	.word	0x40020400
 8002220:	40005800 	.word	0x40005800

08002224 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0b      	ldr	r2, [pc, #44]	; (8002260 <HAL_TIM_OC_MspInit+0x3c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d10d      	bne.n	8002252 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <HAL_TIM_OC_MspInit+0x40>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	4a09      	ldr	r2, [pc, #36]	; (8002264 <HAL_TIM_OC_MspInit+0x40>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	6413      	str	r3, [r2, #64]	; 0x40
 8002246:	4b07      	ldr	r3, [pc, #28]	; (8002264 <HAL_TIM_OC_MspInit+0x40>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40000800 	.word	0x40000800
 8002264:	40023800 	.word	0x40023800

08002268 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b088      	sub	sp, #32
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 030c 	add.w	r3, r7, #12
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a12      	ldr	r2, [pc, #72]	; (80022d0 <HAL_TIM_MspPostInit+0x68>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d11e      	bne.n	80022c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <HAL_TIM_MspPostInit+0x6c>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a10      	ldr	r2, [pc, #64]	; (80022d4 <HAL_TIM_MspPostInit+0x6c>)
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <HAL_TIM_MspPostInit+0x6c>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80022a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	2302      	movs	r3, #2
 80022ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022bc:	f107 030c 	add.w	r3, r7, #12
 80022c0:	4619      	mov	r1, r3
 80022c2:	4805      	ldr	r0, [pc, #20]	; (80022d8 <HAL_TIM_MspPostInit+0x70>)
 80022c4:	f000 fea6 	bl	8003014 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80022c8:	bf00      	nop
 80022ca:	3720      	adds	r7, #32
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40000800 	.word	0x40000800
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40020c00 	.word	0x40020c00

080022dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2c      	ldr	r2, [pc, #176]	; (80023ac <HAL_UART_MspInit+0xd0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d152      	bne.n	80023a4 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a2a      	ldr	r2, [pc, #168]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b28      	ldr	r3, [pc, #160]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b24      	ldr	r3, [pc, #144]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a23      	ldr	r2, [pc, #140]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002324:	f043 0304 	orr.w	r3, r3, #4
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	4a1c      	ldr	r2, [pc, #112]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_UART_MspInit+0xd4>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002352:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800235c:	2301      	movs	r3, #1
 800235e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002360:	2303      	movs	r3, #3
 8002362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002364:	2308      	movs	r3, #8
 8002366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	4619      	mov	r1, r3
 800236e:	4811      	ldr	r0, [pc, #68]	; (80023b4 <HAL_UART_MspInit+0xd8>)
 8002370:	f000 fe50 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002374:	2304      	movs	r3, #4
 8002376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800237c:	2301      	movs	r3, #1
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002380:	2303      	movs	r3, #3
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002384:	2308      	movs	r3, #8
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4619      	mov	r1, r3
 800238e:	480a      	ldr	r0, [pc, #40]	; (80023b8 <HAL_UART_MspInit+0xdc>)
 8002390:	f000 fe40 	bl	8003014 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2100      	movs	r1, #0
 8002398:	2035      	movs	r0, #53	; 0x35
 800239a:	f000 fdd4 	bl	8002f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800239e:	2035      	movs	r0, #53	; 0x35
 80023a0:	f000 fded 	bl	8002f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 80023a4:	bf00      	nop
 80023a6:	3728      	adds	r7, #40	; 0x28
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40005000 	.word	0x40005000
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020800 	.word	0x40020800
 80023b8:	40020c00 	.word	0x40020c00

080023bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <NMI_Handler+0x4>

080023c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c6:	e7fe      	b.n	80023c6 <HardFault_Handler+0x4>

080023c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <MemManage_Handler+0x4>

080023ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <BusFault_Handler+0x4>

080023d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <UsageFault_Handler+0x4>

080023da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002408:	f000 f8e8 	bl	80025dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}

08002410 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002414:	4802      	ldr	r0, [pc, #8]	; (8002420 <I2C1_EV_IRQHandler+0x10>)
 8002416:	f001 fbef 	bl	8003bf8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000294 	.word	0x20000294

08002424 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002428:	4802      	ldr	r0, [pc, #8]	; (8002434 <I2C1_ER_IRQHandler+0x10>)
 800242a:	f001 fd52 	bl	8003ed2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000294 	.word	0x20000294

08002438 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800243c:	4802      	ldr	r0, [pc, #8]	; (8002448 <UART5_IRQHandler+0x10>)
 800243e:	f004 fc8b 	bl	8006d58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000350 	.word	0x20000350

0800244c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002454:	4a14      	ldr	r2, [pc, #80]	; (80024a8 <_sbrk+0x5c>)
 8002456:	4b15      	ldr	r3, [pc, #84]	; (80024ac <_sbrk+0x60>)
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <_sbrk+0x64>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <_sbrk+0x64>)
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <_sbrk+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800247c:	f005 fa9e 	bl	80079bc <__errno>
 8002480:	4602      	mov	r2, r0
 8002482:	230c      	movs	r3, #12
 8002484:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295
 800248a:	e009      	b.n	80024a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <_sbrk+0x64>)
 800249c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20020000 	.word	0x20020000
 80024ac:	00000400 	.word	0x00000400
 80024b0:	20000208 	.word	0x20000208
 80024b4:	20000468 	.word	0x20000468

080024b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <SystemInit+0x28>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c2:	4a07      	ldr	r2, [pc, #28]	; (80024e0 <SystemInit+0x28>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <SystemInit+0x28>)
 80024ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d2:	609a      	str	r2, [r3, #8]
#endif
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800251c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80024e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80024ea:	e003      	b.n	80024f4 <LoopCopyDataInit>

080024ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80024ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80024f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80024f2:	3104      	adds	r1, #4

080024f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024f4:	480b      	ldr	r0, [pc, #44]	; (8002524 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024f6:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024fc:	d3f6      	bcc.n	80024ec <CopyDataInit>
  ldr  r2, =_sbss
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002500:	e002      	b.n	8002508 <LoopFillZerobss>

08002502 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002502:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002504:	f842 3b04 	str.w	r3, [r2], #4

08002508 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800250a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800250c:	d3f9      	bcc.n	8002502 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800250e:	f7ff ffd3 	bl	80024b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002512:	f005 fa59 	bl	80079c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002516:	f7fe fe2f 	bl	8001178 <main>
  bx  lr    
 800251a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800251c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002520:	0800afa8 	.word	0x0800afa8
  ldr  r0, =_sdata
 8002524:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002528:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 800252c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8002530:	20000468 	.word	0x20000468

08002534 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002534:	e7fe      	b.n	8002534 <ADC_IRQHandler>
	...

08002538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800253c:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0d      	ldr	r2, [pc, #52]	; (8002578 <HAL_Init+0x40>)
 8002542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <HAL_Init+0x40>)
 800254e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002554:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_Init+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a07      	ldr	r2, [pc, #28]	; (8002578 <HAL_Init+0x40>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002560:	2003      	movs	r0, #3
 8002562:	f000 fce5 	bl	8002f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f808 	bl	800257c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800256c:	f7ff fd62 	bl	8002034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023c00 	.word	0x40023c00

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_InitTick+0x54>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_InitTick+0x58>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4619      	mov	r1, r3
 800258e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002592:	fbb3 f3f1 	udiv	r3, r3, r1
 8002596:	fbb2 f3f3 	udiv	r3, r2, r3
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fcfd 	bl	8002f9a <HAL_SYSTICK_Config>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00e      	b.n	80025c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b0f      	cmp	r3, #15
 80025ae:	d80a      	bhi.n	80025c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b0:	2200      	movs	r2, #0
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f000 fcc5 	bl	8002f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <HAL_InitTick+0x5c>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e000      	b.n	80025c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000000 	.word	0x20000000
 80025d4:	20000008 	.word	0x20000008
 80025d8:	20000004 	.word	0x20000004

080025dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_IncTick+0x20>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_IncTick+0x24>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	4a04      	ldr	r2, [pc, #16]	; (8002600 <HAL_IncTick+0x24>)
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000008 	.word	0x20000008
 8002600:	20000460 	.word	0x20000460

08002604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return uwTick;
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <HAL_GetTick+0x14>)
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000460 	.word	0x20000460

0800261c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e033      	b.n	800269a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff fd22 	bl	8002084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 0310 	and.w	r3, r3, #16
 8002656:	2b00      	cmp	r3, #0
 8002658:	d118      	bne.n	800268c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002662:	f023 0302 	bic.w	r3, r3, #2
 8002666:	f043 0202 	orr.w	r2, r3, #2
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 fa92 	bl	8002b98 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f023 0303 	bic.w	r3, r3, #3
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	641a      	str	r2, [r3, #64]	; 0x40
 800268a:	e001      	b.n	8002690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002698:	7bfb      	ldrb	r3, [r7, #15]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_ADC_Start+0x1a>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e0a5      	b.n	800280a <HAL_ADC_Start+0x166>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d018      	beq.n	8002706 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
 80026e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026e4:	4b4c      	ldr	r3, [pc, #304]	; (8002818 <HAL_ADC_Start+0x174>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a4c      	ldr	r2, [pc, #304]	; (800281c <HAL_ADC_Start+0x178>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0c9a      	lsrs	r2, r3, #18
 80026f0:	4613      	mov	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026f8:	e002      	b.n	8002700 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	3b01      	subs	r3, #1
 80026fe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f9      	bne.n	80026fa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b01      	cmp	r3, #1
 8002712:	d179      	bne.n	8002808 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800271c:	f023 0301 	bic.w	r3, r3, #1
 8002720:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800273e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002752:	d106      	bne.n	8002762 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002758:	f023 0206 	bic.w	r2, r3, #6
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	645a      	str	r2, [r3, #68]	; 0x44
 8002760:	e002      	b.n	8002768 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002770:	4b2b      	ldr	r3, [pc, #172]	; (8002820 <HAL_ADC_Start+0x17c>)
 8002772:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800277c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 031f 	and.w	r3, r3, #31
 8002786:	2b00      	cmp	r3, #0
 8002788:	d12a      	bne.n	80027e0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a25      	ldr	r2, [pc, #148]	; (8002824 <HAL_ADC_Start+0x180>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d015      	beq.n	80027c0 <HAL_ADC_Start+0x11c>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a23      	ldr	r2, [pc, #140]	; (8002828 <HAL_ADC_Start+0x184>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d105      	bne.n	80027aa <HAL_ADC_Start+0x106>
 800279e:	4b20      	ldr	r3, [pc, #128]	; (8002820 <HAL_ADC_Start+0x17c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00a      	beq.n	80027c0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1f      	ldr	r2, [pc, #124]	; (800282c <HAL_ADC_Start+0x188>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d129      	bne.n	8002808 <HAL_ADC_Start+0x164>
 80027b4:	4b1a      	ldr	r3, [pc, #104]	; (8002820 <HAL_ADC_Start+0x17c>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	2b0f      	cmp	r3, #15
 80027be:	d823      	bhi.n	8002808 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d11c      	bne.n	8002808 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	e013      	b.n	8002808 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0f      	ldr	r2, [pc, #60]	; (8002824 <HAL_ADC_Start+0x180>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d10e      	bne.n	8002808 <HAL_ADC_Start+0x164>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d107      	bne.n	8002808 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002806:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	20000000 	.word	0x20000000
 800281c:	431bde83 	.word	0x431bde83
 8002820:	40012300 	.word	0x40012300
 8002824:	40012000 	.word	0x40012000
 8002828:	40012100 	.word	0x40012100
 800282c:	40012200 	.word	0x40012200

08002830 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800284c:	d113      	bne.n	8002876 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800285c:	d10b      	bne.n	8002876 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f043 0220 	orr.w	r2, r3, #32
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e05c      	b.n	8002930 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002876:	f7ff fec5 	bl	8002604 <HAL_GetTick>
 800287a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800287c:	e01a      	b.n	80028b4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002884:	d016      	beq.n	80028b4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d007      	beq.n	800289c <HAL_ADC_PollForConversion+0x6c>
 800288c:	f7ff feba 	bl	8002604 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d20b      	bcs.n	80028b4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	f043 0204 	orr.w	r2, r3, #4
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e03d      	b.n	8002930 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d1dd      	bne.n	800287e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f06f 0212 	mvn.w	r2, #18
 80028ca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d123      	bne.n	800292e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d11f      	bne.n	800292e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002906:	2b00      	cmp	r3, #0
 8002908:	d111      	bne.n	800292e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d105      	bne.n	800292e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800295e:	2300      	movs	r3, #0
 8002960:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x1c>
 800296c:	2302      	movs	r3, #2
 800296e:	e105      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x228>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b09      	cmp	r3, #9
 800297e:	d925      	bls.n	80029cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68d9      	ldr	r1, [r3, #12]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	b29b      	uxth	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	3b1e      	subs	r3, #30
 8002996:	2207      	movs	r2, #7
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43da      	mvns	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	400a      	ands	r2, r1
 80029a4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68d9      	ldr	r1, [r3, #12]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	4603      	mov	r3, r0
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4403      	add	r3, r0
 80029be:	3b1e      	subs	r3, #30
 80029c0:	409a      	lsls	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	e022      	b.n	8002a12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6919      	ldr	r1, [r3, #16]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	461a      	mov	r2, r3
 80029da:	4613      	mov	r3, r2
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	4413      	add	r3, r2
 80029e0:	2207      	movs	r2, #7
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43da      	mvns	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	400a      	ands	r2, r1
 80029ee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6919      	ldr	r1, [r3, #16]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	4618      	mov	r0, r3
 8002a02:	4603      	mov	r3, r0
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4403      	add	r3, r0
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b06      	cmp	r3, #6
 8002a18:	d824      	bhi.n	8002a64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	3b05      	subs	r3, #5
 8002a2c:	221f      	movs	r2, #31
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43da      	mvns	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	400a      	ands	r2, r1
 8002a3a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	4618      	mov	r0, r3
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	3b05      	subs	r3, #5
 8002a56:	fa00 f203 	lsl.w	r2, r0, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	635a      	str	r2, [r3, #52]	; 0x34
 8002a62:	e04c      	b.n	8002afe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b0c      	cmp	r3, #12
 8002a6a:	d824      	bhi.n	8002ab6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4413      	add	r3, r2
 8002a7c:	3b23      	subs	r3, #35	; 0x23
 8002a7e:	221f      	movs	r2, #31
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43da      	mvns	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	400a      	ands	r2, r1
 8002a8c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3b23      	subs	r3, #35	; 0x23
 8002aa8:	fa00 f203 	lsl.w	r2, r0, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ab4:	e023      	b.n	8002afe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3b41      	subs	r3, #65	; 0x41
 8002ac8:	221f      	movs	r2, #31
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	3b41      	subs	r3, #65	; 0x41
 8002af2:	fa00 f203 	lsl.w	r2, r0, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002afe:	4b22      	ldr	r3, [pc, #136]	; (8002b88 <HAL_ADC_ConfigChannel+0x234>)
 8002b00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a21      	ldr	r2, [pc, #132]	; (8002b8c <HAL_ADC_ConfigChannel+0x238>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d109      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1cc>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b12      	cmp	r3, #18
 8002b12:	d105      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a19      	ldr	r2, [pc, #100]	; (8002b8c <HAL_ADC_ConfigChannel+0x238>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d123      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x21e>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2b10      	cmp	r3, #16
 8002b30:	d003      	beq.n	8002b3a <HAL_ADC_ConfigChannel+0x1e6>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b11      	cmp	r3, #17
 8002b38:	d11b      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2b10      	cmp	r3, #16
 8002b4c:	d111      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b4e:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <HAL_ADC_ConfigChannel+0x23c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a10      	ldr	r2, [pc, #64]	; (8002b94 <HAL_ADC_ConfigChannel+0x240>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	0c9a      	lsrs	r2, r3, #18
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b64:	e002      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f9      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	40012300 	.word	0x40012300
 8002b8c:	40012000 	.word	0x40012000
 8002b90:	20000000 	.word	0x20000000
 8002b94:	431bde83 	.word	0x431bde83

08002b98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba0:	4b79      	ldr	r3, [pc, #484]	; (8002d88 <ADC_Init+0x1f0>)
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	021a      	lsls	r2, r3, #8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002bf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6899      	ldr	r1, [r3, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	4a58      	ldr	r2, [pc, #352]	; (8002d8c <ADC_Init+0x1f4>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d022      	beq.n	8002c76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6899      	ldr	r1, [r3, #8]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6899      	ldr	r1, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	e00f      	b.n	8002c96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0202 	bic.w	r2, r2, #2
 8002ca4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6899      	ldr	r1, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	7e1b      	ldrb	r3, [r3, #24]
 8002cb0:	005a      	lsls	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d01b      	beq.n	8002cfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cd2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ce2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	035a      	lsls	r2, r3, #13
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	e007      	b.n	8002d0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	051a      	lsls	r2, r3, #20
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6899      	ldr	r1, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d4e:	025a      	lsls	r2, r3, #9
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6899      	ldr	r1, [r3, #8]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	029a      	lsls	r2, r3, #10
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	609a      	str	r2, [r3, #8]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	40012300 	.word	0x40012300
 8002d8c:	0f000001 	.word	0x0f000001

08002d90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dac:	4013      	ands	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002db8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dc2:	4a04      	ldr	r2, [pc, #16]	; (8002dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	60d3      	str	r3, [r2, #12]
}
 8002dc8:	bf00      	nop
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	e000ed00 	.word	0xe000ed00

08002dd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ddc:	4b04      	ldr	r3, [pc, #16]	; (8002df0 <__NVIC_GetPriorityGrouping+0x18>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	0a1b      	lsrs	r3, r3, #8
 8002de2:	f003 0307 	and.w	r3, r3, #7
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	db0b      	blt.n	8002e1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e06:	79fb      	ldrb	r3, [r7, #7]
 8002e08:	f003 021f 	and.w	r2, r3, #31
 8002e0c:	4907      	ldr	r1, [pc, #28]	; (8002e2c <__NVIC_EnableIRQ+0x38>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	095b      	lsrs	r3, r3, #5
 8002e14:	2001      	movs	r0, #1
 8002e16:	fa00 f202 	lsl.w	r2, r0, r2
 8002e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	e000e100 	.word	0xe000e100

08002e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	6039      	str	r1, [r7, #0]
 8002e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	db0a      	blt.n	8002e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	490c      	ldr	r1, [pc, #48]	; (8002e7c <__NVIC_SetPriority+0x4c>)
 8002e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4e:	0112      	lsls	r2, r2, #4
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	440b      	add	r3, r1
 8002e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e58:	e00a      	b.n	8002e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	4908      	ldr	r1, [pc, #32]	; (8002e80 <__NVIC_SetPriority+0x50>)
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	3b04      	subs	r3, #4
 8002e68:	0112      	lsls	r2, r2, #4
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	761a      	strb	r2, [r3, #24]
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000e100 	.word	0xe000e100
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b089      	sub	sp, #36	; 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f1c3 0307 	rsb	r3, r3, #7
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	bf28      	it	cs
 8002ea2:	2304      	movcs	r3, #4
 8002ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d902      	bls.n	8002eb4 <NVIC_EncodePriority+0x30>
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3b03      	subs	r3, #3
 8002eb2:	e000      	b.n	8002eb6 <NVIC_EncodePriority+0x32>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	401a      	ands	r2, r3
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed6:	43d9      	mvns	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002edc:	4313      	orrs	r3, r2
         );
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3724      	adds	r7, #36	; 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002efc:	d301      	bcc.n	8002f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efe:	2301      	movs	r3, #1
 8002f00:	e00f      	b.n	8002f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <SysTick_Config+0x40>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f0a:	210f      	movs	r1, #15
 8002f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f10:	f7ff ff8e 	bl	8002e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f14:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <SysTick_Config+0x40>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f1a:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <SysTick_Config+0x40>)
 8002f1c:	2207      	movs	r2, #7
 8002f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	e000e010 	.word	0xe000e010

08002f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff ff29 	bl	8002d90 <__NVIC_SetPriorityGrouping>
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b086      	sub	sp, #24
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f58:	f7ff ff3e 	bl	8002dd8 <__NVIC_GetPriorityGrouping>
 8002f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	6978      	ldr	r0, [r7, #20]
 8002f64:	f7ff ff8e 	bl	8002e84 <NVIC_EncodePriority>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff ff5d 	bl	8002e30 <__NVIC_SetPriority>
}
 8002f76:	bf00      	nop
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff ff31 	bl	8002df4 <__NVIC_EnableIRQ>
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b082      	sub	sp, #8
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff ffa2 	bl	8002eec <SysTick_Config>
 8002fa8:	4603      	mov	r3, r0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d004      	beq.n	8002fd0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2280      	movs	r2, #128	; 0x80
 8002fca:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e00c      	b.n	8002fea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2205      	movs	r2, #5
 8002fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003004:	b2db      	uxtb	r3, r3
}
 8003006:	4618      	mov	r0, r3
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	; 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800301e:	2300      	movs	r3, #0
 8003020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003026:	2300      	movs	r3, #0
 8003028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800302a:	2300      	movs	r3, #0
 800302c:	61fb      	str	r3, [r7, #28]
 800302e:	e16b      	b.n	8003308 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003030:	2201      	movs	r2, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	429a      	cmp	r2, r3
 800304a:	f040 815a 	bne.w	8003302 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d00b      	beq.n	800306e <HAL_GPIO_Init+0x5a>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d007      	beq.n	800306e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003062:	2b11      	cmp	r3, #17
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b12      	cmp	r3, #18
 800306c:	d130      	bne.n	80030d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	2203      	movs	r2, #3
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43db      	mvns	r3, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4013      	ands	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030a4:	2201      	movs	r2, #1
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4013      	ands	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	091b      	lsrs	r3, r3, #4
 80030ba:	f003 0201 	and.w	r2, r3, #1
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	2203      	movs	r2, #3
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0xfc>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b12      	cmp	r3, #18
 800310e:	d123      	bne.n	8003158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	08da      	lsrs	r2, r3, #3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3208      	adds	r2, #8
 8003118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800311c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	220f      	movs	r2, #15
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4313      	orrs	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	08da      	lsrs	r2, r3, #3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	3208      	adds	r2, #8
 8003152:	69b9      	ldr	r1, [r7, #24]
 8003154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	2203      	movs	r2, #3
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	43db      	mvns	r3, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4013      	ands	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0203 	and.w	r2, r3, #3
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 80b4 	beq.w	8003302 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	4b5f      	ldr	r3, [pc, #380]	; (800331c <HAL_GPIO_Init+0x308>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a2:	4a5e      	ldr	r2, [pc, #376]	; (800331c <HAL_GPIO_Init+0x308>)
 80031a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031a8:	6453      	str	r3, [r2, #68]	; 0x44
 80031aa:	4b5c      	ldr	r3, [pc, #368]	; (800331c <HAL_GPIO_Init+0x308>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031b6:	4a5a      	ldr	r2, [pc, #360]	; (8003320 <HAL_GPIO_Init+0x30c>)
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	3302      	adds	r3, #2
 80031be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	220f      	movs	r2, #15
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a51      	ldr	r2, [pc, #324]	; (8003324 <HAL_GPIO_Init+0x310>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d02b      	beq.n	800323a <HAL_GPIO_Init+0x226>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a50      	ldr	r2, [pc, #320]	; (8003328 <HAL_GPIO_Init+0x314>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d025      	beq.n	8003236 <HAL_GPIO_Init+0x222>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a4f      	ldr	r2, [pc, #316]	; (800332c <HAL_GPIO_Init+0x318>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d01f      	beq.n	8003232 <HAL_GPIO_Init+0x21e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a4e      	ldr	r2, [pc, #312]	; (8003330 <HAL_GPIO_Init+0x31c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d019      	beq.n	800322e <HAL_GPIO_Init+0x21a>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a4d      	ldr	r2, [pc, #308]	; (8003334 <HAL_GPIO_Init+0x320>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d013      	beq.n	800322a <HAL_GPIO_Init+0x216>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a4c      	ldr	r2, [pc, #304]	; (8003338 <HAL_GPIO_Init+0x324>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d00d      	beq.n	8003226 <HAL_GPIO_Init+0x212>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a4b      	ldr	r2, [pc, #300]	; (800333c <HAL_GPIO_Init+0x328>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d007      	beq.n	8003222 <HAL_GPIO_Init+0x20e>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a4a      	ldr	r2, [pc, #296]	; (8003340 <HAL_GPIO_Init+0x32c>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d101      	bne.n	800321e <HAL_GPIO_Init+0x20a>
 800321a:	2307      	movs	r3, #7
 800321c:	e00e      	b.n	800323c <HAL_GPIO_Init+0x228>
 800321e:	2308      	movs	r3, #8
 8003220:	e00c      	b.n	800323c <HAL_GPIO_Init+0x228>
 8003222:	2306      	movs	r3, #6
 8003224:	e00a      	b.n	800323c <HAL_GPIO_Init+0x228>
 8003226:	2305      	movs	r3, #5
 8003228:	e008      	b.n	800323c <HAL_GPIO_Init+0x228>
 800322a:	2304      	movs	r3, #4
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x228>
 800322e:	2303      	movs	r3, #3
 8003230:	e004      	b.n	800323c <HAL_GPIO_Init+0x228>
 8003232:	2302      	movs	r3, #2
 8003234:	e002      	b.n	800323c <HAL_GPIO_Init+0x228>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <HAL_GPIO_Init+0x228>
 800323a:	2300      	movs	r3, #0
 800323c:	69fa      	ldr	r2, [r7, #28]
 800323e:	f002 0203 	and.w	r2, r2, #3
 8003242:	0092      	lsls	r2, r2, #2
 8003244:	4093      	lsls	r3, r2
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800324c:	4934      	ldr	r1, [pc, #208]	; (8003320 <HAL_GPIO_Init+0x30c>)
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	089b      	lsrs	r3, r3, #2
 8003252:	3302      	adds	r3, #2
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800325a:	4b3a      	ldr	r3, [pc, #232]	; (8003344 <HAL_GPIO_Init+0x330>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	43db      	mvns	r3, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4013      	ands	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800327e:	4a31      	ldr	r2, [pc, #196]	; (8003344 <HAL_GPIO_Init+0x330>)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003284:	4b2f      	ldr	r3, [pc, #188]	; (8003344 <HAL_GPIO_Init+0x330>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032a8:	4a26      	ldr	r2, [pc, #152]	; (8003344 <HAL_GPIO_Init+0x330>)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ae:	4b25      	ldr	r3, [pc, #148]	; (8003344 <HAL_GPIO_Init+0x330>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032d2:	4a1c      	ldr	r2, [pc, #112]	; (8003344 <HAL_GPIO_Init+0x330>)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032d8:	4b1a      	ldr	r3, [pc, #104]	; (8003344 <HAL_GPIO_Init+0x330>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032fc:	4a11      	ldr	r2, [pc, #68]	; (8003344 <HAL_GPIO_Init+0x330>)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3301      	adds	r3, #1
 8003306:	61fb      	str	r3, [r7, #28]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	2b0f      	cmp	r3, #15
 800330c:	f67f ae90 	bls.w	8003030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003310:	bf00      	nop
 8003312:	3724      	adds	r7, #36	; 0x24
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	40023800 	.word	0x40023800
 8003320:	40013800 	.word	0x40013800
 8003324:	40020000 	.word	0x40020000
 8003328:	40020400 	.word	0x40020400
 800332c:	40020800 	.word	0x40020800
 8003330:	40020c00 	.word	0x40020c00
 8003334:	40021000 	.word	0x40021000
 8003338:	40021400 	.word	0x40021400
 800333c:	40021800 	.word	0x40021800
 8003340:	40021c00 	.word	0x40021c00
 8003344:	40013c00 	.word	0x40013c00

08003348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e11f      	b.n	800359a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d106      	bne.n	8003374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fe fecc 	bl	800210c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2224      	movs	r2, #36	; 0x24
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0201 	bic.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800339a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033ac:	f003 f86e 	bl	800648c <HAL_RCC_GetPCLK1Freq>
 80033b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4a7b      	ldr	r2, [pc, #492]	; (80035a4 <HAL_I2C_Init+0x25c>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d807      	bhi.n	80033cc <HAL_I2C_Init+0x84>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4a7a      	ldr	r2, [pc, #488]	; (80035a8 <HAL_I2C_Init+0x260>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	bf94      	ite	ls
 80033c4:	2301      	movls	r3, #1
 80033c6:	2300      	movhi	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	e006      	b.n	80033da <HAL_I2C_Init+0x92>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4a77      	ldr	r2, [pc, #476]	; (80035ac <HAL_I2C_Init+0x264>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	bf94      	ite	ls
 80033d4:	2301      	movls	r3, #1
 80033d6:	2300      	movhi	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e0db      	b.n	800359a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	4a72      	ldr	r2, [pc, #456]	; (80035b0 <HAL_I2C_Init+0x268>)
 80033e6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ea:	0c9b      	lsrs	r3, r3, #18
 80033ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68ba      	ldr	r2, [r7, #8]
 80033fe:	430a      	orrs	r2, r1
 8003400:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4a64      	ldr	r2, [pc, #400]	; (80035a4 <HAL_I2C_Init+0x25c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d802      	bhi.n	800341c <HAL_I2C_Init+0xd4>
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	3301      	adds	r3, #1
 800341a:	e009      	b.n	8003430 <HAL_I2C_Init+0xe8>
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003422:	fb02 f303 	mul.w	r3, r2, r3
 8003426:	4a63      	ldr	r2, [pc, #396]	; (80035b4 <HAL_I2C_Init+0x26c>)
 8003428:	fba2 2303 	umull	r2, r3, r2, r3
 800342c:	099b      	lsrs	r3, r3, #6
 800342e:	3301      	adds	r3, #1
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	430b      	orrs	r3, r1
 8003436:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003442:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	4956      	ldr	r1, [pc, #344]	; (80035a4 <HAL_I2C_Init+0x25c>)
 800344c:	428b      	cmp	r3, r1
 800344e:	d80d      	bhi.n	800346c <HAL_I2C_Init+0x124>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e59      	subs	r1, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	fbb1 f3f3 	udiv	r3, r1, r3
 800345e:	3301      	adds	r3, #1
 8003460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003464:	2b04      	cmp	r3, #4
 8003466:	bf38      	it	cc
 8003468:	2304      	movcc	r3, #4
 800346a:	e04f      	b.n	800350c <HAL_I2C_Init+0x1c4>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d111      	bne.n	8003498 <HAL_I2C_Init+0x150>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1e58      	subs	r0, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	440b      	add	r3, r1
 8003482:	fbb0 f3f3 	udiv	r3, r0, r3
 8003486:	3301      	adds	r3, #1
 8003488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800348c:	2b00      	cmp	r3, #0
 800348e:	bf0c      	ite	eq
 8003490:	2301      	moveq	r3, #1
 8003492:	2300      	movne	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e012      	b.n	80034be <HAL_I2C_Init+0x176>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1e58      	subs	r0, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	0099      	lsls	r1, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ae:	3301      	adds	r3, #1
 80034b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	bf0c      	ite	eq
 80034b8:	2301      	moveq	r3, #1
 80034ba:	2300      	movne	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_I2C_Init+0x17e>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e022      	b.n	800350c <HAL_I2C_Init+0x1c4>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10e      	bne.n	80034ec <HAL_I2C_Init+0x1a4>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	1e58      	subs	r0, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6859      	ldr	r1, [r3, #4]
 80034d6:	460b      	mov	r3, r1
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	440b      	add	r3, r1
 80034dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e0:	3301      	adds	r3, #1
 80034e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ea:	e00f      	b.n	800350c <HAL_I2C_Init+0x1c4>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	1e58      	subs	r0, r3, #1
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6859      	ldr	r1, [r3, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	0099      	lsls	r1, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003502:	3301      	adds	r3, #1
 8003504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003508:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	6809      	ldr	r1, [r1, #0]
 8003510:	4313      	orrs	r3, r2
 8003512:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69da      	ldr	r2, [r3, #28]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800353a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6911      	ldr	r1, [r2, #16]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68d2      	ldr	r2, [r2, #12]
 8003546:	4311      	orrs	r1, r2
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6812      	ldr	r2, [r2, #0]
 800354c:	430b      	orrs	r3, r1
 800354e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2220      	movs	r2, #32
 8003586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	000186a0 	.word	0x000186a0
 80035a8:	001e847f 	.word	0x001e847f
 80035ac:	003d08ff 	.word	0x003d08ff
 80035b0:	431bde83 	.word	0x431bde83
 80035b4:	10624dd3 	.word	0x10624dd3

080035b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	4608      	mov	r0, r1
 80035c2:	4611      	mov	r1, r2
 80035c4:	461a      	mov	r2, r3
 80035c6:	4603      	mov	r3, r0
 80035c8:	817b      	strh	r3, [r7, #10]
 80035ca:	460b      	mov	r3, r1
 80035cc:	813b      	strh	r3, [r7, #8]
 80035ce:	4613      	mov	r3, r2
 80035d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035d2:	f7ff f817 	bl	8002604 <HAL_GetTick>
 80035d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b20      	cmp	r3, #32
 80035e2:	f040 80d9 	bne.w	8003798 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	2319      	movs	r3, #25
 80035ec:	2201      	movs	r2, #1
 80035ee:	496d      	ldr	r1, [pc, #436]	; (80037a4 <HAL_I2C_Mem_Write+0x1ec>)
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f002 f8e7 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035fc:	2302      	movs	r3, #2
 80035fe:	e0cc      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003606:	2b01      	cmp	r3, #1
 8003608:	d101      	bne.n	800360e <HAL_I2C_Mem_Write+0x56>
 800360a:	2302      	movs	r3, #2
 800360c:	e0c5      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	d007      	beq.n	8003634 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0201 	orr.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003642:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2221      	movs	r2, #33	; 0x21
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2240      	movs	r2, #64	; 0x40
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a3a      	ldr	r2, [r7, #32]
 800365e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003664:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4a4d      	ldr	r2, [pc, #308]	; (80037a8 <HAL_I2C_Mem_Write+0x1f0>)
 8003674:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003676:	88f8      	ldrh	r0, [r7, #6]
 8003678:	893a      	ldrh	r2, [r7, #8]
 800367a:	8979      	ldrh	r1, [r7, #10]
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	4603      	mov	r3, r0
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f001 fe76 	bl	8005378 <I2C_RequestMemoryWrite>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d052      	beq.n	8003738 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e081      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f002 f968 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00d      	beq.n	80036c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d107      	bne.n	80036be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e06b      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c6:	781a      	ldrb	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d11b      	bne.n	8003738 <HAL_I2C_Mem_Write+0x180>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003704:	2b00      	cmp	r3, #0
 8003706:	d017      	beq.n	8003738 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003722:	3b01      	subs	r3, #1
 8003724:	b29a      	uxth	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372e:	b29b      	uxth	r3, r3
 8003730:	3b01      	subs	r3, #1
 8003732:	b29a      	uxth	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1aa      	bne.n	8003696 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f002 f954 	bl	80059f2 <I2C_WaitOnBTFFlagUntilTimeout>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00d      	beq.n	800376c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	2b04      	cmp	r3, #4
 8003756:	d107      	bne.n	8003768 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003766:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e016      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800377a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003794:	2300      	movs	r3, #0
 8003796:	e000      	b.n	800379a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003798:	2302      	movs	r3, #2
  }
}
 800379a:	4618      	mov	r0, r3
 800379c:	3718      	adds	r7, #24
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	00100002 	.word	0x00100002
 80037a8:	ffff0000 	.word	0xffff0000

080037ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08c      	sub	sp, #48	; 0x30
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	4608      	mov	r0, r1
 80037b6:	4611      	mov	r1, r2
 80037b8:	461a      	mov	r2, r3
 80037ba:	4603      	mov	r3, r0
 80037bc:	817b      	strh	r3, [r7, #10]
 80037be:	460b      	mov	r3, r1
 80037c0:	813b      	strh	r3, [r7, #8]
 80037c2:	4613      	mov	r3, r2
 80037c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037c6:	f7fe ff1d 	bl	8002604 <HAL_GetTick>
 80037ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b20      	cmp	r3, #32
 80037d6:	f040 8208 	bne.w	8003bea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	2319      	movs	r3, #25
 80037e0:	2201      	movs	r2, #1
 80037e2:	497b      	ldr	r1, [pc, #492]	; (80039d0 <HAL_I2C_Mem_Read+0x224>)
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f001 ffed 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037f0:	2302      	movs	r3, #2
 80037f2:	e1fb      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_I2C_Mem_Read+0x56>
 80037fe:	2302      	movs	r3, #2
 8003800:	e1f4      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b01      	cmp	r3, #1
 8003816:	d007      	beq.n	8003828 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003836:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2222      	movs	r2, #34	; 0x22
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2240      	movs	r2, #64	; 0x40
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003852:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003858:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800385e:	b29a      	uxth	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	4a5b      	ldr	r2, [pc, #364]	; (80039d4 <HAL_I2C_Mem_Read+0x228>)
 8003868:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800386a:	88f8      	ldrh	r0, [r7, #6]
 800386c:	893a      	ldrh	r2, [r7, #8]
 800386e:	8979      	ldrh	r1, [r7, #10]
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	9301      	str	r3, [sp, #4]
 8003874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	4603      	mov	r3, r0
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f001 fe12 	bl	80054a4 <I2C_RequestMemoryRead>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e1b0      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388e:	2b00      	cmp	r3, #0
 8003890:	d113      	bne.n	80038ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003892:	2300      	movs	r3, #0
 8003894:	623b      	str	r3, [r7, #32]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	623b      	str	r3, [r7, #32]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	623b      	str	r3, [r7, #32]
 80038a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	e184      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d11b      	bne.n	80038fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	61fb      	str	r3, [r7, #28]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	61fb      	str	r3, [r7, #28]
 80038e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	e164      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d11b      	bne.n	800393a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003910:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003920:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003922:	2300      	movs	r3, #0
 8003924:	61bb      	str	r3, [r7, #24]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	61bb      	str	r3, [r7, #24]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	61bb      	str	r3, [r7, #24]
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	e144      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003950:	e138      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003956:	2b03      	cmp	r3, #3
 8003958:	f200 80f1 	bhi.w	8003b3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003960:	2b01      	cmp	r3, #1
 8003962:	d123      	bne.n	80039ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003966:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f002 f8b5 	bl	8005ad8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e139      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039aa:	e10b      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d14e      	bne.n	8003a52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ba:	2200      	movs	r2, #0
 80039bc:	4906      	ldr	r1, [pc, #24]	; (80039d8 <HAL_I2C_Mem_Read+0x22c>)
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f001 ff00 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d008      	beq.n	80039dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e10e      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
 80039ce:	bf00      	nop
 80039d0:	00100002 	.word	0x00100002
 80039d4:	ffff0000 	.word	0xffff0000
 80039d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a50:	e0b8      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a58:	2200      	movs	r2, #0
 8003a5a:	4966      	ldr	r1, [pc, #408]	; (8003bf4 <HAL_I2C_Mem_Read+0x448>)
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f001 feb1 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0bf      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	691a      	ldr	r2, [r3, #16]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	b2d2      	uxtb	r2, r2
 8003a88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	1c5a      	adds	r2, r3, #1
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	494f      	ldr	r1, [pc, #316]	; (8003bf4 <HAL_I2C_Mem_Read+0x448>)
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f001 fe83 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e091      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ad6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	691a      	ldr	r2, [r3, #16]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b3c:	e042      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f001 ffc8 	bl	8005ad8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e04c      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	f003 0304 	and.w	r3, r3, #4
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d118      	bne.n	8003bc4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	1c5a      	adds	r2, r3, #1
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f47f aec2 	bne.w	8003952 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	e000      	b.n	8003bec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003bea:	2302      	movs	r3, #2
  }
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3728      	adds	r7, #40	; 0x28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	00010004 	.word	0x00010004

08003bf8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b088      	sub	sp, #32
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003c22:	7bfb      	ldrb	r3, [r7, #15]
 8003c24:	2b10      	cmp	r3, #16
 8003c26:	d003      	beq.n	8003c30 <HAL_I2C_EV_IRQHandler+0x38>
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
 8003c2a:	2b40      	cmp	r3, #64	; 0x40
 8003c2c:	f040 80bd 	bne.w	8003daa <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10d      	bne.n	8003c66 <HAL_I2C_EV_IRQHandler+0x6e>
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003c50:	d003      	beq.n	8003c5a <HAL_I2C_EV_IRQHandler+0x62>
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003c58:	d101      	bne.n	8003c5e <HAL_I2C_EV_IRQHandler+0x66>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e000      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x68>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	f000 812e 	beq.w	8003ec2 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00c      	beq.n	8003c8a <HAL_I2C_EV_IRQHandler+0x92>
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	0a5b      	lsrs	r3, r3, #9
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d006      	beq.n	8003c8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f001 ffb0 	bl	8005be2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fd62 	bl	800474c <I2C_Master_SB>
 8003c88:	e08e      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	08db      	lsrs	r3, r3, #3
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d009      	beq.n	8003caa <HAL_I2C_EV_IRQHandler+0xb2>
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	0a5b      	lsrs	r3, r3, #9
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 fdd8 	bl	8004858 <I2C_Master_ADD10>
 8003ca8:	e07e      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	085b      	lsrs	r3, r3, #1
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d009      	beq.n	8003cca <HAL_I2C_EV_IRQHandler+0xd2>
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	0a5b      	lsrs	r3, r3, #9
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 fdf2 	bl	80048ac <I2C_Master_ADDR>
 8003cc8:	e06e      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	089b      	lsrs	r3, r3, #2
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d037      	beq.n	8003d46 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ce4:	f000 80ef 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	09db      	lsrs	r3, r3, #7
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00f      	beq.n	8003d14 <HAL_I2C_EV_IRQHandler+0x11c>
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	0a9b      	lsrs	r3, r3, #10
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d009      	beq.n	8003d14 <HAL_I2C_EV_IRQHandler+0x11c>
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	089b      	lsrs	r3, r3, #2
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d103      	bne.n	8003d14 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f9ef 	bl	80040f0 <I2C_MasterTransmit_TXE>
 8003d12:	e049      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	089b      	lsrs	r3, r3, #2
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80d2 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	0a5b      	lsrs	r3, r3, #9
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f000 80cb 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b10      	cmp	r3, #16
 8003d34:	d103      	bne.n	8003d3e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 fa76 	bl	8004228 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d3c:	e0c3      	b.n	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fada 	bl	80042f8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d44:	e0bf      	b.n	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d54:	f000 80b7 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	099b      	lsrs	r3, r3, #6
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00f      	beq.n	8003d84 <HAL_I2C_EV_IRQHandler+0x18c>
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	0a9b      	lsrs	r3, r3, #10
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d009      	beq.n	8003d84 <HAL_I2C_EV_IRQHandler+0x18c>
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	089b      	lsrs	r3, r3, #2
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d103      	bne.n	8003d84 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 fb4a 	bl	8004416 <I2C_MasterReceive_RXNE>
 8003d82:	e011      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	089b      	lsrs	r3, r3, #2
 8003d88:	f003 0301 	and.w	r3, r3, #1
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 809a 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	0a5b      	lsrs	r3, r3, #9
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 8093 	beq.w	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 fbe9 	bl	8004578 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003da6:	e08e      	b.n	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8003da8:	e08d      	b.n	8003ec6 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d004      	beq.n	8003dbc <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	61fb      	str	r3, [r7, #28]
 8003dba:	e007      	b.n	8003dcc <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	085b      	lsrs	r3, r3, #1
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d012      	beq.n	8003dfe <HAL_I2C_EV_IRQHandler+0x206>
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	0a5b      	lsrs	r3, r3, #9
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00c      	beq.n	8003dfe <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003df4:	69b9      	ldr	r1, [r7, #24]
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 ffa7 	bl	8004d4a <I2C_Slave_ADDR>
 8003dfc:	e066      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	091b      	lsrs	r3, r3, #4
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d009      	beq.n	8003e1e <HAL_I2C_EV_IRQHandler+0x226>
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	0a5b      	lsrs	r3, r3, #9
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 ffdc 	bl	8004dd4 <I2C_Slave_STOPF>
 8003e1c:	e056      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e1e:	7bbb      	ldrb	r3, [r7, #14]
 8003e20:	2b21      	cmp	r3, #33	; 0x21
 8003e22:	d002      	beq.n	8003e2a <HAL_I2C_EV_IRQHandler+0x232>
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	2b29      	cmp	r3, #41	; 0x29
 8003e28:	d125      	bne.n	8003e76 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	09db      	lsrs	r3, r3, #7
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00f      	beq.n	8003e56 <HAL_I2C_EV_IRQHandler+0x25e>
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	0a9b      	lsrs	r3, r3, #10
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d009      	beq.n	8003e56 <HAL_I2C_EV_IRQHandler+0x25e>
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 febd 	bl	8004bce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e54:	e039      	b.n	8003eca <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	089b      	lsrs	r3, r3, #2
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d033      	beq.n	8003eca <HAL_I2C_EV_IRQHandler+0x2d2>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	0a5b      	lsrs	r3, r3, #9
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d02d      	beq.n	8003eca <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 feea 	bl	8004c48 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e74:	e029      	b.n	8003eca <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	099b      	lsrs	r3, r3, #6
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00f      	beq.n	8003ea2 <HAL_I2C_EV_IRQHandler+0x2aa>
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	0a9b      	lsrs	r3, r3, #10
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d009      	beq.n	8003ea2 <HAL_I2C_EV_IRQHandler+0x2aa>
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	089b      	lsrs	r3, r3, #2
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d103      	bne.n	8003ea2 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fef5 	bl	8004c8a <I2C_SlaveReceive_RXNE>
 8003ea0:	e014      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	089b      	lsrs	r3, r3, #2
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00e      	beq.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	0a5b      	lsrs	r3, r3, #9
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d008      	beq.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 ff23 	bl	8004d06 <I2C_SlaveReceive_BTF>
 8003ec0:	e004      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8003ec2:	bf00      	nop
 8003ec4:	e002      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ec6:	bf00      	nop
 8003ec8:	e000      	b.n	8003ecc <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003eca:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003ecc:	3720      	adds	r7, #32
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b08a      	sub	sp, #40	; 0x28
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003eea:	2300      	movs	r3, #0
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ef4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ef6:	6a3b      	ldr	r3, [r7, #32]
 8003ef8:	0a1b      	lsrs	r3, r3, #8
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00e      	beq.n	8003f20 <HAL_I2C_ER_IRQHandler+0x4e>
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	0a1b      	lsrs	r3, r3, #8
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d008      	beq.n	8003f20 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f1e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	0a5b      	lsrs	r3, r3, #9
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00e      	beq.n	8003f4a <HAL_I2C_ER_IRQHandler+0x78>
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	0a1b      	lsrs	r3, r3, #8
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d008      	beq.n	8003f4a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3a:	f043 0302 	orr.w	r3, r3, #2
 8003f3e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003f48:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	0a9b      	lsrs	r3, r3, #10
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d03f      	beq.n	8003fd6 <HAL_I2C_ER_IRQHandler+0x104>
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	0a1b      	lsrs	r3, r3, #8
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d039      	beq.n	8003fd6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003f62:	7efb      	ldrb	r3, [r7, #27]
 8003f64:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f74:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003f7c:	7ebb      	ldrb	r3, [r7, #26]
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d112      	bne.n	8003fa8 <HAL_I2C_ER_IRQHandler+0xd6>
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10f      	bne.n	8003fa8 <HAL_I2C_ER_IRQHandler+0xd6>
 8003f88:	7cfb      	ldrb	r3, [r7, #19]
 8003f8a:	2b21      	cmp	r3, #33	; 0x21
 8003f8c:	d008      	beq.n	8003fa0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003f8e:	7cfb      	ldrb	r3, [r7, #19]
 8003f90:	2b29      	cmp	r3, #41	; 0x29
 8003f92:	d005      	beq.n	8003fa0 <HAL_I2C_ER_IRQHandler+0xce>
 8003f94:	7cfb      	ldrb	r3, [r7, #19]
 8003f96:	2b28      	cmp	r3, #40	; 0x28
 8003f98:	d106      	bne.n	8003fa8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2b21      	cmp	r3, #33	; 0x21
 8003f9e:	d103      	bne.n	8003fa8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f001 f847 	bl	8005034 <I2C_Slave_AF>
 8003fa6:	e016      	b.n	8003fd6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fb0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb4:	f043 0304 	orr.w	r3, r3, #4
 8003fb8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003fba:	7efb      	ldrb	r3, [r7, #27]
 8003fbc:	2b10      	cmp	r3, #16
 8003fbe:	d002      	beq.n	8003fc6 <HAL_I2C_ER_IRQHandler+0xf4>
 8003fc0:	7efb      	ldrb	r3, [r7, #27]
 8003fc2:	2b40      	cmp	r3, #64	; 0x40
 8003fc4:	d107      	bne.n	8003fd6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fd4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	0adb      	lsrs	r3, r3, #11
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00e      	beq.n	8004000 <HAL_I2C_ER_IRQHandler+0x12e>
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d008      	beq.n	8004000 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	f043 0308 	orr.w	r3, r3, #8
 8003ff4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003ffe:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004002:	2b00      	cmp	r3, #0
 8004004:	d008      	beq.n	8004018 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f001 f87e 	bl	8005114 <I2C_ITError>
  }
}
 8004018:	bf00      	nop
 800401a:	3728      	adds	r7, #40	; 0x28
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	460b      	mov	r3, r1
 800407a:	70fb      	strb	r3, [r7, #3]
 800407c:	4613      	mov	r3, r2
 800407e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004106:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004112:	2b00      	cmp	r3, #0
 8004114:	d150      	bne.n	80041b8 <I2C_MasterTransmit_TXE+0xc8>
 8004116:	7bfb      	ldrb	r3, [r7, #15]
 8004118:	2b21      	cmp	r3, #33	; 0x21
 800411a:	d14d      	bne.n	80041b8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2b08      	cmp	r3, #8
 8004120:	d01d      	beq.n	800415e <I2C_MasterTransmit_TXE+0x6e>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b20      	cmp	r3, #32
 8004126:	d01a      	beq.n	800415e <I2C_MasterTransmit_TXE+0x6e>
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800412e:	d016      	beq.n	800415e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800413e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2211      	movs	r2, #17
 8004144:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2220      	movs	r2, #32
 8004152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff ff62 	bl	8004020 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800415c:	e060      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800416c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2220      	movs	r2, #32
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b40      	cmp	r3, #64	; 0x40
 8004196:	d107      	bne.n	80041a8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7ff ff7d 	bl	80040a0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80041a6:	e03b      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff ff35 	bl	8004020 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80041b6:	e033      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	2b21      	cmp	r3, #33	; 0x21
 80041bc:	d005      	beq.n	80041ca <I2C_MasterTransmit_TXE+0xda>
 80041be:	7bbb      	ldrb	r3, [r7, #14]
 80041c0:	2b40      	cmp	r3, #64	; 0x40
 80041c2:	d12d      	bne.n	8004220 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80041c4:	7bfb      	ldrb	r3, [r7, #15]
 80041c6:	2b22      	cmp	r3, #34	; 0x22
 80041c8:	d12a      	bne.n	8004220 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d108      	bne.n	80041e6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041e2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80041e4:	e01c      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b40      	cmp	r3, #64	; 0x40
 80041f0:	d103      	bne.n	80041fa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f880 	bl	80042f8 <I2C_MemoryTransmit_TXE_BTF>
}
 80041f8:	e012      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	781a      	ldrb	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800421e:	e7ff      	b.n	8004220 <I2C_MasterTransmit_TXE+0x130>
 8004220:	bf00      	nop
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b21      	cmp	r3, #33	; 0x21
 8004240:	d156      	bne.n	80042f0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004246:	b29b      	uxth	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d012      	beq.n	8004272 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	781a      	ldrb	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004266:	b29b      	uxth	r3, r3
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004270:	e03e      	b.n	80042f0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b08      	cmp	r3, #8
 8004276:	d01d      	beq.n	80042b4 <I2C_MasterTransmit_BTF+0x8c>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b20      	cmp	r3, #32
 800427c:	d01a      	beq.n	80042b4 <I2C_MasterTransmit_BTF+0x8c>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004284:	d016      	beq.n	80042b4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004294:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2211      	movs	r2, #17
 800429a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2220      	movs	r2, #32
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff feb7 	bl	8004020 <HAL_I2C_MasterTxCpltCallback>
}
 80042b2:	e01d      	b.n	80042f0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042c2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7ff fe98 	bl	8004020 <HAL_I2C_MasterTxCpltCallback>
}
 80042f0:	bf00      	nop
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004306:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800430c:	2b00      	cmp	r3, #0
 800430e:	d11d      	bne.n	800434c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004314:	2b01      	cmp	r3, #1
 8004316:	d10b      	bne.n	8004330 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800431c:	b2da      	uxtb	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004328:	1c9a      	adds	r2, r3, #2
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800432e:	e06e      	b.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004334:	b29b      	uxth	r3, r3
 8004336:	121b      	asrs	r3, r3, #8
 8004338:	b2da      	uxtb	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	651a      	str	r2, [r3, #80]	; 0x50
}
 800434a:	e060      	b.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004350:	2b01      	cmp	r3, #1
 8004352:	d10b      	bne.n	800436c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004358:	b2da      	uxtb	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	651a      	str	r2, [r3, #80]	; 0x50
}
 800436a:	e050      	b.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004370:	2b02      	cmp	r3, #2
 8004372:	d14c      	bne.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	2b22      	cmp	r3, #34	; 0x22
 8004378:	d108      	bne.n	800438c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004388:	601a      	str	r2, [r3, #0]
}
 800438a:	e040      	b.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d015      	beq.n	80043c2 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	2b21      	cmp	r3, #33	; 0x21
 800439a:	d112      	bne.n	80043c2 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a0:	781a      	ldrb	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80043c0:	e025      	b.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d120      	bne.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	2b21      	cmp	r3, #33	; 0x21
 80043d0:	d11d      	bne.n	800440e <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043e0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7ff fe49 	bl	80040a0 <HAL_I2C_MemTxCpltCallback>
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b22      	cmp	r3, #34	; 0x22
 8004428:	f040 80a2 	bne.w	8004570 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b03      	cmp	r3, #3
 8004438:	d921      	bls.n	800447e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b03      	cmp	r3, #3
 8004468:	f040 8082 	bne.w	8004570 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800447a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800447c:	e078      	b.n	8004570 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004482:	2b02      	cmp	r3, #2
 8004484:	d074      	beq.n	8004570 <I2C_MasterReceive_RXNE+0x15a>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d002      	beq.n	8004492 <I2C_MasterReceive_RXNE+0x7c>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d16e      	bne.n	8004570 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f001 faee 	bl	8005a74 <I2C_WaitOnSTOPRequestThroughIT>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d142      	bne.n	8004524 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044ac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044bc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b40      	cmp	r3, #64	; 0x40
 80044f6:	d10a      	bne.n	800450e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7ff fdd4 	bl	80040b4 <HAL_I2C_MemRxCpltCallback>
}
 800450c:	e030      	b.n	8004570 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2212      	movs	r2, #18
 800451a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff fd89 	bl	8004034 <HAL_I2C_MasterRxCpltCallback>
}
 8004522:	e025      	b.n	8004570 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004532:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453e:	b2d2      	uxtb	r2, r2
 8004540:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004550:	b29b      	uxth	r3, r3
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7ff fdac 	bl	80040c8 <HAL_I2C_ErrorCallback>
}
 8004570:	bf00      	nop
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004584:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b04      	cmp	r3, #4
 800458e:	d11b      	bne.n	80045c8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800459e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691a      	ldr	r2, [r3, #16]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80045c6:	e0bd      	b.n	8004744 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d129      	bne.n	8004626 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d00a      	beq.n	80045fe <I2C_MasterReceive_BTF+0x86>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d007      	beq.n	80045fe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	691a      	ldr	r2, [r3, #16]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004624:	e08e      	b.n	8004744 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800462a:	b29b      	uxth	r3, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d176      	bne.n	800471e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d002      	beq.n	800463c <I2C_MasterReceive_BTF+0xc4>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b10      	cmp	r3, #16
 800463a:	d108      	bne.n	800464e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	e019      	b.n	8004682 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2b04      	cmp	r3, #4
 8004652:	d002      	beq.n	800465a <I2C_MasterReceive_BTF+0xe2>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d108      	bne.n	800466c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	e00a      	b.n	8004682 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2b10      	cmp	r3, #16
 8004670:	d007      	beq.n	8004682 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004680:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	3b01      	subs	r3, #1
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80046dc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b40      	cmp	r3, #64	; 0x40
 80046f0:	d10a      	bne.n	8004708 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7ff fcd7 	bl	80040b4 <HAL_I2C_MemRxCpltCallback>
}
 8004706:	e01d      	b.n	8004744 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2212      	movs	r2, #18
 8004714:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff fc8c 	bl	8004034 <HAL_I2C_MasterRxCpltCallback>
}
 800471c:	e012      	b.n	8004744 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800473a:	b29b      	uxth	r3, r3
 800473c:	3b01      	subs	r3, #1
 800473e:	b29a      	uxth	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004744:	bf00      	nop
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b40      	cmp	r3, #64	; 0x40
 800475e:	d117      	bne.n	8004790 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004764:	2b00      	cmp	r3, #0
 8004766:	d109      	bne.n	800477c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476c:	b2db      	uxtb	r3, r3
 800476e:	461a      	mov	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004778:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800477a:	e067      	b.n	800484c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004780:	b2db      	uxtb	r3, r3
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	b2da      	uxtb	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	611a      	str	r2, [r3, #16]
}
 800478e:	e05d      	b.n	800484c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004798:	d133      	bne.n	8004802 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b21      	cmp	r3, #33	; 0x21
 80047a4:	d109      	bne.n	80047ba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047b6:	611a      	str	r2, [r3, #16]
 80047b8:	e008      	b.n	80047cc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d004      	beq.n	80047de <I2C_Master_SB+0x92>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d108      	bne.n	80047f0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d032      	beq.n	800484c <I2C_Master_SB+0x100>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d02d      	beq.n	800484c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047fe:	605a      	str	r2, [r3, #4]
}
 8004800:	e024      	b.n	800484c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480e:	b29b      	uxth	r3, r3
 8004810:	11db      	asrs	r3, r3, #7
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f003 0306 	and.w	r3, r3, #6
 8004818:	b2db      	uxtb	r3, r3
 800481a:	f063 030f 	orn	r3, r3, #15
 800481e:	b2da      	uxtb	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	611a      	str	r2, [r3, #16]
}
 8004826:	e011      	b.n	800484c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800482c:	2b01      	cmp	r3, #1
 800482e:	d10d      	bne.n	800484c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004834:	b29b      	uxth	r3, r3
 8004836:	11db      	asrs	r3, r3, #7
 8004838:	b2db      	uxtb	r3, r3
 800483a:	f003 0306 	and.w	r3, r3, #6
 800483e:	b2db      	uxtb	r3, r3
 8004840:	f063 030e 	orn	r3, r3, #14
 8004844:	b2da      	uxtb	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	611a      	str	r2, [r3, #16]
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004864:	b2da      	uxtb	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004870:	2b00      	cmp	r3, #0
 8004872:	d103      	bne.n	800487c <I2C_Master_ADD10+0x24>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004878:	2b00      	cmp	r3, #0
 800487a:	d011      	beq.n	80048a0 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d104      	bne.n	8004890 <I2C_Master_ADD10+0x38>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d007      	beq.n	80048a0 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800489e:	605a      	str	r2, [r3, #4]
    }
  }
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b091      	sub	sp, #68	; 0x44
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b22      	cmp	r3, #34	; 0x22
 80048d4:	f040 8169 	bne.w	8004baa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10f      	bne.n	8004900 <I2C_Master_ADDR+0x54>
 80048e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80048e4:	2b40      	cmp	r3, #64	; 0x40
 80048e6:	d10b      	bne.n	8004900 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e8:	2300      	movs	r3, #0
 80048ea:	633b      	str	r3, [r7, #48]	; 0x30
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	633b      	str	r3, [r7, #48]	; 0x30
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	633b      	str	r3, [r7, #48]	; 0x30
 80048fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fe:	e160      	b.n	8004bc2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004904:	2b00      	cmp	r3, #0
 8004906:	d11d      	bne.n	8004944 <I2C_Master_ADDR+0x98>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004910:	d118      	bne.n	8004944 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004912:	2300      	movs	r3, #0
 8004914:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004926:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004936:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	651a      	str	r2, [r3, #80]	; 0x50
 8004942:	e13e      	b.n	8004bc2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d113      	bne.n	8004976 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494e:	2300      	movs	r3, #0
 8004950:	62bb      	str	r3, [r7, #40]	; 0x28
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	62bb      	str	r3, [r7, #40]	; 0x28
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	62bb      	str	r3, [r7, #40]	; 0x28
 8004962:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	e115      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b01      	cmp	r3, #1
 800497e:	f040 808a 	bne.w	8004a96 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004984:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004988:	d137      	bne.n	80049fa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004998:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a8:	d113      	bne.n	80049d2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049b8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ba:	2300      	movs	r3, #0
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	627b      	str	r3, [r7, #36]	; 0x24
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	627b      	str	r3, [r7, #36]	; 0x24
 80049ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d0:	e0e7      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d2:	2300      	movs	r3, #0
 80049d4:	623b      	str	r3, [r7, #32]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	623b      	str	r3, [r7, #32]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	623b      	str	r3, [r7, #32]
 80049e6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	e0d3      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80049fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d02e      	beq.n	8004a5e <I2C_Master_ADDR+0x1b2>
 8004a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a02:	2b20      	cmp	r3, #32
 8004a04:	d02b      	beq.n	8004a5e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a08:	2b12      	cmp	r3, #18
 8004a0a:	d102      	bne.n	8004a12 <I2C_Master_ADDR+0x166>
 8004a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d125      	bne.n	8004a5e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d00e      	beq.n	8004a36 <I2C_Master_ADDR+0x18a>
 8004a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d00b      	beq.n	8004a36 <I2C_Master_ADDR+0x18a>
 8004a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a20:	2b10      	cmp	r3, #16
 8004a22:	d008      	beq.n	8004a36 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e007      	b.n	8004a46 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a44:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	61fb      	str	r3, [r7, #28]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	e0a1      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a6c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61bb      	str	r3, [r7, #24]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	61bb      	str	r3, [r7, #24]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	61bb      	str	r3, [r7, #24]
 8004a82:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	e085      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d14d      	bne.n	8004b3c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d016      	beq.n	8004ad4 <I2C_Master_ADDR+0x228>
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d013      	beq.n	8004ad4 <I2C_Master_ADDR+0x228>
 8004aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aae:	2b10      	cmp	r3, #16
 8004ab0:	d010      	beq.n	8004ad4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ac0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	e007      	b.n	8004ae4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ae2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004af2:	d117      	bne.n	8004b24 <I2C_Master_ADDR+0x278>
 8004af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004afa:	d00b      	beq.n	8004b14 <I2C_Master_ADDR+0x268>
 8004afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d008      	beq.n	8004b14 <I2C_Master_ADDR+0x268>
 8004b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d005      	beq.n	8004b14 <I2C_Master_ADDR+0x268>
 8004b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0a:	2b10      	cmp	r3, #16
 8004b0c:	d002      	beq.n	8004b14 <I2C_Master_ADDR+0x268>
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	d107      	bne.n	8004b24 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685a      	ldr	r2, [r3, #4]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b22:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b24:	2300      	movs	r3, #0
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	e032      	b.n	8004ba2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b4a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b5a:	d117      	bne.n	8004b8c <I2C_Master_ADDR+0x2e0>
 8004b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b62:	d00b      	beq.n	8004b7c <I2C_Master_ADDR+0x2d0>
 8004b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d008      	beq.n	8004b7c <I2C_Master_ADDR+0x2d0>
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d005      	beq.n	8004b7c <I2C_Master_ADDR+0x2d0>
 8004b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b72:	2b10      	cmp	r3, #16
 8004b74:	d002      	beq.n	8004b7c <I2C_Master_ADDR+0x2d0>
 8004b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b78:	2b20      	cmp	r3, #32
 8004b7a:	d107      	bne.n	8004b8c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b8a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	613b      	str	r3, [r7, #16]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	613b      	str	r3, [r7, #16]
 8004ba0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004ba8:	e00b      	b.n	8004bc2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004baa:	2300      	movs	r3, #0
 8004bac:	60fb      	str	r3, [r7, #12]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
}
 8004bc0:	e7ff      	b.n	8004bc2 <I2C_Master_ADDR+0x316>
 8004bc2:	bf00      	nop
 8004bc4:	3744      	adds	r7, #68	; 0x44
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bdc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d02b      	beq.n	8004c40 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bec:	781a      	ldrb	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	3b01      	subs	r3, #1
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d114      	bne.n	8004c40 <I2C_SlaveTransmit_TXE+0x72>
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	2b29      	cmp	r3, #41	; 0x29
 8004c1a:	d111      	bne.n	8004c40 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2221      	movs	r2, #33	; 0x21
 8004c30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2228      	movs	r2, #40	; 0x28
 8004c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7ff fa04 	bl	8004048 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c40:	bf00      	nop
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d011      	beq.n	8004c7e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	781a      	ldrb	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d02c      	beq.n	8004cfe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691a      	ldr	r2, [r3, #16]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb6:	1c5a      	adds	r2, r3, #1
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d114      	bne.n	8004cfe <I2C_SlaveReceive_RXNE+0x74>
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b2a      	cmp	r3, #42	; 0x2a
 8004cd8:	d111      	bne.n	8004cfe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2222      	movs	r2, #34	; 0x22
 8004cee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2228      	movs	r2, #40	; 0x28
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f7ff f9af 	bl	800405c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004cfe:	bf00      	nop
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d012      	beq.n	8004d3e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004d3e:	bf00      	nop
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b084      	sub	sp, #16
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004d54:	2300      	movs	r3, #0
 8004d56:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d64:	2b28      	cmp	r3, #40	; 0x28
 8004d66:	d127      	bne.n	8004db8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d76:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	089b      	lsrs	r3, r3, #2
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004d84:	2301      	movs	r3, #1
 8004d86:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	09db      	lsrs	r3, r3, #7
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d103      	bne.n	8004d9c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	81bb      	strh	r3, [r7, #12]
 8004d9a:	e002      	b.n	8004da2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004daa:	89ba      	ldrh	r2, [r7, #12]
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	4619      	mov	r1, r3
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff f95d 	bl	8004070 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004db6:	e008      	b.n	8004dca <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0202 	mvn.w	r2, #2
 8004dc0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004dca:	bf00      	nop
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
	...

08004dd4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685a      	ldr	r2, [r3, #4]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004df2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004df4:	2300      	movs	r3, #0
 8004df6:	60bb      	str	r3, [r7, #8]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	60bb      	str	r3, [r7, #8]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0201 	orr.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e20:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e30:	d172      	bne.n	8004f18 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
 8004e34:	2b22      	cmp	r3, #34	; 0x22
 8004e36:	d002      	beq.n	8004e3e <I2C_Slave_STOPF+0x6a>
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e3c:	d135      	bne.n	8004eaa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d005      	beq.n	8004e62 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	f043 0204 	orr.w	r2, r3, #4
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e70:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe f8bd 	bl	8002ff6 <HAL_DMA_GetState>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d049      	beq.n	8004f16 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e86:	4a69      	ldr	r2, [pc, #420]	; (800502c <I2C_Slave_STOPF+0x258>)
 8004e88:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7fe f88f 	bl	8002fb2 <HAL_DMA_Abort_IT>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d03d      	beq.n	8004f16 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ea4:	4610      	mov	r0, r2
 8004ea6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ea8:	e035      	b.n	8004f16 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d005      	beq.n	8004ece <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec6:	f043 0204 	orr.w	r2, r3, #4
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004edc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe f887 	bl	8002ff6 <HAL_DMA_GetState>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d014      	beq.n	8004f18 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ef2:	4a4e      	ldr	r2, [pc, #312]	; (800502c <I2C_Slave_STOPF+0x258>)
 8004ef4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fe f859 	bl	8002fb2 <HAL_DMA_Abort_IT>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d008      	beq.n	8004f18 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f10:	4610      	mov	r0, r2
 8004f12:	4798      	blx	r3
 8004f14:	e000      	b.n	8004f18 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f16:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d03e      	beq.n	8004fa0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d112      	bne.n	8004f56 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691a      	ldr	r2, [r3, #16]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f42:	1c5a      	adds	r2, r3, #1
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f60:	2b40      	cmp	r3, #64	; 0x40
 8004f62:	d112      	bne.n	8004f8a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	1c5a      	adds	r2, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d005      	beq.n	8004fa0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	f043 0204 	orr.w	r2, r3, #4
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f8b3 	bl	8005114 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004fae:	e039      	b.n	8005024 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
 8004fb2:	2b2a      	cmp	r3, #42	; 0x2a
 8004fb4:	d109      	bne.n	8004fca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2228      	movs	r2, #40	; 0x28
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7ff f849 	bl	800405c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b28      	cmp	r3, #40	; 0x28
 8004fd4:	d111      	bne.n	8004ffa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a15      	ldr	r2, [pc, #84]	; (8005030 <I2C_Slave_STOPF+0x25c>)
 8004fda:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7ff f84a 	bl	800408c <HAL_I2C_ListenCpltCallback>
}
 8004ff8:	e014      	b.n	8005024 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffe:	2b22      	cmp	r3, #34	; 0x22
 8005000:	d002      	beq.n	8005008 <I2C_Slave_STOPF+0x234>
 8005002:	7bfb      	ldrb	r3, [r7, #15]
 8005004:	2b22      	cmp	r3, #34	; 0x22
 8005006:	d10d      	bne.n	8005024 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7ff f81c 	bl	800405c <HAL_I2C_SlaveRxCpltCallback>
}
 8005024:	bf00      	nop
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	08005675 	.word	0x08005675
 8005030:	ffff0000 	.word	0xffff0000

08005034 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005042:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005048:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2b08      	cmp	r3, #8
 800504e:	d002      	beq.n	8005056 <I2C_Slave_AF+0x22>
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2b20      	cmp	r3, #32
 8005054:	d129      	bne.n	80050aa <I2C_Slave_AF+0x76>
 8005056:	7bfb      	ldrb	r3, [r7, #15]
 8005058:	2b28      	cmp	r3, #40	; 0x28
 800505a:	d126      	bne.n	80050aa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a2c      	ldr	r2, [pc, #176]	; (8005110 <I2C_Slave_AF+0xdc>)
 8005060:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005070:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800507a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800508a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2220      	movs	r2, #32
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fe fff2 	bl	800408c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80050a8:	e02e      	b.n	8005108 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	2b21      	cmp	r3, #33	; 0x21
 80050ae:	d126      	bne.n	80050fe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a17      	ldr	r2, [pc, #92]	; (8005110 <I2C_Slave_AF+0xdc>)
 80050b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2221      	movs	r2, #33	; 0x21
 80050ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050da:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050e4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050f4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7fe ffa6 	bl	8004048 <HAL_I2C_SlaveTxCpltCallback>
}
 80050fc:	e004      	b.n	8005108 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005106:	615a      	str	r2, [r3, #20]
}
 8005108:	bf00      	nop
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	ffff0000 	.word	0xffff0000

08005114 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005122:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800512a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800512c:	7bbb      	ldrb	r3, [r7, #14]
 800512e:	2b10      	cmp	r3, #16
 8005130:	d002      	beq.n	8005138 <I2C_ITError+0x24>
 8005132:	7bbb      	ldrb	r3, [r7, #14]
 8005134:	2b40      	cmp	r3, #64	; 0x40
 8005136:	d10a      	bne.n	800514e <I2C_ITError+0x3a>
 8005138:	7bfb      	ldrb	r3, [r7, #15]
 800513a:	2b22      	cmp	r3, #34	; 0x22
 800513c:	d107      	bne.n	800514e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800514c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005154:	2b28      	cmp	r3, #40	; 0x28
 8005156:	d107      	bne.n	8005168 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2228      	movs	r2, #40	; 0x28
 8005162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005166:	e015      	b.n	8005194 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005172:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005176:	d00a      	beq.n	800518e <I2C_ITError+0x7a>
 8005178:	7bfb      	ldrb	r3, [r7, #15]
 800517a:	2b60      	cmp	r3, #96	; 0x60
 800517c:	d007      	beq.n	800518e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800519e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051a2:	d162      	bne.n	800526a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d020      	beq.n	8005204 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051c6:	4a6a      	ldr	r2, [pc, #424]	; (8005370 <I2C_ITError+0x25c>)
 80051c8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fd feef 	bl	8002fb2 <HAL_DMA_Abort_IT>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 8089 	beq.w	80052ee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 0201 	bic.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80051fe:	4610      	mov	r0, r2
 8005200:	4798      	blx	r3
 8005202:	e074      	b.n	80052ee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005208:	4a59      	ldr	r2, [pc, #356]	; (8005370 <I2C_ITError+0x25c>)
 800520a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005210:	4618      	mov	r0, r3
 8005212:	f7fd fece 	bl	8002fb2 <HAL_DMA_Abort_IT>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d068      	beq.n	80052ee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005226:	2b40      	cmp	r3, #64	; 0x40
 8005228:	d10b      	bne.n	8005242 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	1c5a      	adds	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0201 	bic.w	r2, r2, #1
 8005250:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005264:	4610      	mov	r0, r2
 8005266:	4798      	blx	r3
 8005268:	e041      	b.n	80052ee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b60      	cmp	r3, #96	; 0x60
 8005274:	d125      	bne.n	80052c2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2220      	movs	r2, #32
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800528e:	2b40      	cmp	r3, #64	; 0x40
 8005290:	d10b      	bne.n	80052aa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 0201 	bic.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fe ff0e 	bl	80040dc <HAL_I2C_AbortCpltCallback>
 80052c0:	e015      	b.n	80052ee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052cc:	2b40      	cmp	r3, #64	; 0x40
 80052ce:	d10b      	bne.n	80052e8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691a      	ldr	r2, [r3, #16]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	b2d2      	uxtb	r2, r2
 80052dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fe feed 	bl	80040c8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10e      	bne.n	800531c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005304:	2b00      	cmp	r3, #0
 8005306:	d109      	bne.n	800531c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800530e:	2b00      	cmp	r3, #0
 8005310:	d104      	bne.n	800531c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005318:	2b00      	cmp	r3, #0
 800531a:	d007      	beq.n	800532c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800532a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005332:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b04      	cmp	r3, #4
 800533e:	d113      	bne.n	8005368 <I2C_ITError+0x254>
 8005340:	7bfb      	ldrb	r3, [r7, #15]
 8005342:	2b28      	cmp	r3, #40	; 0x28
 8005344:	d110      	bne.n	8005368 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a0a      	ldr	r2, [pc, #40]	; (8005374 <I2C_ITError+0x260>)
 800534a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2220      	movs	r2, #32
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7fe fe92 	bl	800408c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005368:	bf00      	nop
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	08005675 	.word	0x08005675
 8005374:	ffff0000 	.word	0xffff0000

08005378 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b088      	sub	sp, #32
 800537c:	af02      	add	r7, sp, #8
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	4608      	mov	r0, r1
 8005382:	4611      	mov	r1, r2
 8005384:	461a      	mov	r2, r3
 8005386:	4603      	mov	r3, r0
 8005388:	817b      	strh	r3, [r7, #10]
 800538a:	460b      	mov	r3, r1
 800538c:	813b      	strh	r3, [r7, #8]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f000 fa08 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00d      	beq.n	80053d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053c8:	d103      	bne.n	80053d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e05f      	b.n	8005496 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053d6:	897b      	ldrh	r3, [r7, #10]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	461a      	mov	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e8:	6a3a      	ldr	r2, [r7, #32]
 80053ea:	492d      	ldr	r1, [pc, #180]	; (80054a0 <I2C_RequestMemoryWrite+0x128>)
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 fa40 	bl	8005872 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e04c      	b.n	8005496 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053fc:	2300      	movs	r3, #0
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	617b      	str	r3, [r7, #20]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	617b      	str	r3, [r7, #20]
 8005410:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005414:	6a39      	ldr	r1, [r7, #32]
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 faaa 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00d      	beq.n	800543e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	2b04      	cmp	r3, #4
 8005428:	d107      	bne.n	800543a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005438:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e02b      	b.n	8005496 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d105      	bne.n	8005450 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005444:	893b      	ldrh	r3, [r7, #8]
 8005446:	b2da      	uxtb	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	611a      	str	r2, [r3, #16]
 800544e:	e021      	b.n	8005494 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005450:	893b      	ldrh	r3, [r7, #8]
 8005452:	0a1b      	lsrs	r3, r3, #8
 8005454:	b29b      	uxth	r3, r3
 8005456:	b2da      	uxtb	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800545e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005460:	6a39      	ldr	r1, [r7, #32]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 fa84 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00d      	beq.n	800548a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	2b04      	cmp	r3, #4
 8005474:	d107      	bne.n	8005486 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005484:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e005      	b.n	8005496 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800548a:	893b      	ldrh	r3, [r7, #8]
 800548c:	b2da      	uxtb	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	00010002 	.word	0x00010002

080054a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b088      	sub	sp, #32
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	461a      	mov	r2, r3
 80054b2:	4603      	mov	r3, r0
 80054b4:	817b      	strh	r3, [r7, #10]
 80054b6:	460b      	mov	r3, r1
 80054b8:	813b      	strh	r3, [r7, #8]
 80054ba:	4613      	mov	r3, r2
 80054bc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054cc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f000 f96a 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00d      	beq.n	8005512 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005500:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005504:	d103      	bne.n	800550e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800550c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e0aa      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005512:	897b      	ldrh	r3, [r7, #10]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	461a      	mov	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005520:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	6a3a      	ldr	r2, [r7, #32]
 8005526:	4952      	ldr	r1, [pc, #328]	; (8005670 <I2C_RequestMemoryRead+0x1cc>)
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f9a2 	bl	8005872 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e097      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800554e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005550:	6a39      	ldr	r1, [r7, #32]
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fa0c 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00d      	beq.n	800557a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	2b04      	cmp	r3, #4
 8005564:	d107      	bne.n	8005576 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005574:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e076      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800557a:	88fb      	ldrh	r3, [r7, #6]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d105      	bne.n	800558c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005580:	893b      	ldrh	r3, [r7, #8]
 8005582:	b2da      	uxtb	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	611a      	str	r2, [r3, #16]
 800558a:	e021      	b.n	80055d0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800558c:	893b      	ldrh	r3, [r7, #8]
 800558e:	0a1b      	lsrs	r3, r3, #8
 8005590:	b29b      	uxth	r3, r3
 8005592:	b2da      	uxtb	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800559a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800559c:	6a39      	ldr	r1, [r7, #32]
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 f9e6 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00d      	beq.n	80055c6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d107      	bne.n	80055c2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e050      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055c6:	893b      	ldrh	r3, [r7, #8]
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d2:	6a39      	ldr	r1, [r7, #32]
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f000 f9cb 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00d      	beq.n	80055fc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	d107      	bne.n	80055f8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055f6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e035      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800560a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	2200      	movs	r2, #0
 8005614:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f8d3 	bl	80057c4 <I2C_WaitOnFlagUntilTimeout>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00d      	beq.n	8005640 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800562e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005632:	d103      	bne.n	800563c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f44f 7200 	mov.w	r2, #512	; 0x200
 800563a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e013      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005640:	897b      	ldrh	r3, [r7, #10]
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f043 0301 	orr.w	r3, r3, #1
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	6a3a      	ldr	r2, [r7, #32]
 8005654:	4906      	ldr	r1, [pc, #24]	; (8005670 <I2C_RequestMemoryRead+0x1cc>)
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f90b 	bl	8005872 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e000      	b.n	8005668 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	00010002 	.word	0x00010002

08005674 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800567c:	2300      	movs	r3, #0
 800567e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005684:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800568c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800568e:	4b4b      	ldr	r3, [pc, #300]	; (80057bc <I2C_DMAAbort+0x148>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	08db      	lsrs	r3, r3, #3
 8005694:	4a4a      	ldr	r2, [pc, #296]	; (80057c0 <I2C_DMAAbort+0x14c>)
 8005696:	fba2 2303 	umull	r2, r3, r2, r3
 800569a:	0a1a      	lsrs	r2, r3, #8
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	00da      	lsls	r2, r3, #3
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d106      	bne.n	80056bc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	f043 0220 	orr.w	r2, r3, #32
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80056ba:	e00a      	b.n	80056d2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	3b01      	subs	r3, #1
 80056c0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056d0:	d0ea      	beq.n	80056a8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056de:	2200      	movs	r2, #0
 80056e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ee:	2200      	movs	r2, #0
 80056f0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005700:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2200      	movs	r2, #0
 8005706:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005714:	2200      	movs	r2, #0
 8005716:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005724:	2200      	movs	r2, #0
 8005726:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0201 	bic.w	r2, r2, #1
 8005736:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b60      	cmp	r3, #96	; 0x60
 8005742:	d10e      	bne.n	8005762 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2200      	movs	r2, #0
 8005758:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800575a:	6978      	ldr	r0, [r7, #20]
 800575c:	f7fe fcbe 	bl	80040dc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005760:	e027      	b.n	80057b2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005762:	7cfb      	ldrb	r3, [r7, #19]
 8005764:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005768:	2b28      	cmp	r3, #40	; 0x28
 800576a:	d117      	bne.n	800579c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800578a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	2200      	movs	r2, #0
 8005790:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2228      	movs	r2, #40	; 0x28
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800579a:	e007      	b.n	80057ac <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80057ac:	6978      	ldr	r0, [r7, #20]
 80057ae:	f7fe fc8b 	bl	80040c8 <HAL_I2C_ErrorCallback>
}
 80057b2:	bf00      	nop
 80057b4:	3718      	adds	r7, #24
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	20000000 	.word	0x20000000
 80057c0:	14f8b589 	.word	0x14f8b589

080057c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	603b      	str	r3, [r7, #0]
 80057d0:	4613      	mov	r3, r2
 80057d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057d4:	e025      	b.n	8005822 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d021      	beq.n	8005822 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057de:	f7fc ff11 	bl	8002604 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d302      	bcc.n	80057f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d116      	bne.n	8005822 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	f043 0220 	orr.w	r2, r3, #32
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e023      	b.n	800586a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	0c1b      	lsrs	r3, r3, #16
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	d10d      	bne.n	8005848 <I2C_WaitOnFlagUntilTimeout+0x84>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	43da      	mvns	r2, r3
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	4013      	ands	r3, r2
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	bf0c      	ite	eq
 800583e:	2301      	moveq	r3, #1
 8005840:	2300      	movne	r3, #0
 8005842:	b2db      	uxtb	r3, r3
 8005844:	461a      	mov	r2, r3
 8005846:	e00c      	b.n	8005862 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	43da      	mvns	r2, r3
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	4013      	ands	r3, r2
 8005854:	b29b      	uxth	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	bf0c      	ite	eq
 800585a:	2301      	moveq	r3, #1
 800585c:	2300      	movne	r3, #0
 800585e:	b2db      	uxtb	r3, r3
 8005860:	461a      	mov	r2, r3
 8005862:	79fb      	ldrb	r3, [r7, #7]
 8005864:	429a      	cmp	r2, r3
 8005866:	d0b6      	beq.n	80057d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	60f8      	str	r0, [r7, #12]
 800587a:	60b9      	str	r1, [r7, #8]
 800587c:	607a      	str	r2, [r7, #4]
 800587e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005880:	e051      	b.n	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800588c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005890:	d123      	bne.n	80058da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80058aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2220      	movs	r2, #32
 80058b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	f043 0204 	orr.w	r2, r3, #4
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e046      	b.n	8005968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	d021      	beq.n	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058e2:	f7fc fe8f 	bl	8002604 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d302      	bcc.n	80058f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d116      	bne.n	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2220      	movs	r2, #32
 8005902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005912:	f043 0220 	orr.w	r2, r3, #32
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e020      	b.n	8005968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	0c1b      	lsrs	r3, r3, #16
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b01      	cmp	r3, #1
 800592e:	d10c      	bne.n	800594a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	43da      	mvns	r2, r3
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	4013      	ands	r3, r2
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	bf14      	ite	ne
 8005942:	2301      	movne	r3, #1
 8005944:	2300      	moveq	r3, #0
 8005946:	b2db      	uxtb	r3, r3
 8005948:	e00b      	b.n	8005962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	43da      	mvns	r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	4013      	ands	r3, r2
 8005956:	b29b      	uxth	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	bf14      	ite	ne
 800595c:	2301      	movne	r3, #1
 800595e:	2300      	moveq	r3, #0
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d18d      	bne.n	8005882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800597c:	e02d      	b.n	80059da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 f900 	bl	8005b84 <I2C_IsAcknowledgeFailed>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e02d      	b.n	80059ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d021      	beq.n	80059da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fc fe35 	bl	8002604 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d116      	bne.n	80059da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c6:	f043 0220 	orr.w	r2, r3, #32
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e007      	b.n	80059ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e4:	2b80      	cmp	r3, #128	; 0x80
 80059e6:	d1ca      	bne.n	800597e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b084      	sub	sp, #16
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	60f8      	str	r0, [r7, #12]
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059fe:	e02d      	b.n	8005a5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 f8bf 	bl	8005b84 <I2C_IsAcknowledgeFailed>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e02d      	b.n	8005a6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a16:	d021      	beq.n	8005a5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a18:	f7fc fdf4 	bl	8002604 <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d302      	bcc.n	8005a2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d116      	bne.n	8005a5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a48:	f043 0220 	orr.w	r2, r3, #32
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e007      	b.n	8005a6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	f003 0304 	and.w	r3, r3, #4
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d1ca      	bne.n	8005a00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a80:	4b13      	ldr	r3, [pc, #76]	; (8005ad0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	08db      	lsrs	r3, r3, #3
 8005a86:	4a13      	ldr	r2, [pc, #76]	; (8005ad4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005a88:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8c:	0a1a      	lsrs	r2, r3, #8
 8005a8e:	4613      	mov	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	4413      	add	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d107      	bne.n	8005ab2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	f043 0220 	orr.w	r2, r3, #32
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e008      	b.n	8005ac4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ac0:	d0e9      	beq.n	8005a96 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	20000000 	.word	0x20000000
 8005ad4:	14f8b589 	.word	0x14f8b589

08005ad8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ae4:	e042      	b.n	8005b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	f003 0310 	and.w	r3, r3, #16
 8005af0:	2b10      	cmp	r3, #16
 8005af2:	d119      	bne.n	8005b28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f06f 0210 	mvn.w	r2, #16
 8005afc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2220      	movs	r2, #32
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e029      	b.n	8005b7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b28:	f7fc fd6c 	bl	8002604 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d302      	bcc.n	8005b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d116      	bne.n	8005b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	f043 0220 	orr.w	r2, r3, #32
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e007      	b.n	8005b7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b76:	2b40      	cmp	r3, #64	; 0x40
 8005b78:	d1b5      	bne.n	8005ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b9a:	d11b      	bne.n	8005bd4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ba4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc0:	f043 0204 	orr.w	r2, r3, #4
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e000      	b.n	8005bd6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bee:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005bf2:	d103      	bne.n	8005bfc <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005bfa:	e007      	b.n	8005c0c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c00:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005c04:	d102      	bne.n	8005c0c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2208      	movs	r2, #8
 8005c0a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b086      	sub	sp, #24
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e25b      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d075      	beq.n	8005d22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c36:	4ba3      	ldr	r3, [pc, #652]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f003 030c 	and.w	r3, r3, #12
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d00c      	beq.n	8005c5c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c42:	4ba0      	ldr	r3, [pc, #640]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	d112      	bne.n	8005c74 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c4e:	4b9d      	ldr	r3, [pc, #628]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c5a:	d10b      	bne.n	8005c74 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c5c:	4b99      	ldr	r3, [pc, #612]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d05b      	beq.n	8005d20 <HAL_RCC_OscConfig+0x108>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d157      	bne.n	8005d20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e236      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c7c:	d106      	bne.n	8005c8c <HAL_RCC_OscConfig+0x74>
 8005c7e:	4b91      	ldr	r3, [pc, #580]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a90      	ldr	r2, [pc, #576]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c88:	6013      	str	r3, [r2, #0]
 8005c8a:	e01d      	b.n	8005cc8 <HAL_RCC_OscConfig+0xb0>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c94:	d10c      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x98>
 8005c96:	4b8b      	ldr	r3, [pc, #556]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a8a      	ldr	r2, [pc, #552]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005c9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	4b88      	ldr	r3, [pc, #544]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a87      	ldr	r2, [pc, #540]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	e00b      	b.n	8005cc8 <HAL_RCC_OscConfig+0xb0>
 8005cb0:	4b84      	ldr	r3, [pc, #528]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a83      	ldr	r2, [pc, #524]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cba:	6013      	str	r3, [r2, #0]
 8005cbc:	4b81      	ldr	r3, [pc, #516]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a80      	ldr	r2, [pc, #512]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d013      	beq.n	8005cf8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cd0:	f7fc fc98 	bl	8002604 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cd8:	f7fc fc94 	bl	8002604 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b64      	cmp	r3, #100	; 0x64
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e1fb      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cea:	4b76      	ldr	r3, [pc, #472]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0f0      	beq.n	8005cd8 <HAL_RCC_OscConfig+0xc0>
 8005cf6:	e014      	b.n	8005d22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf8:	f7fc fc84 	bl	8002604 <HAL_GetTick>
 8005cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cfe:	e008      	b.n	8005d12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d00:	f7fc fc80 	bl	8002604 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	2b64      	cmp	r3, #100	; 0x64
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e1e7      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d12:	4b6c      	ldr	r3, [pc, #432]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f0      	bne.n	8005d00 <HAL_RCC_OscConfig+0xe8>
 8005d1e:	e000      	b.n	8005d22 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0302 	and.w	r3, r3, #2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d063      	beq.n	8005df6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d2e:	4b65      	ldr	r3, [pc, #404]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 030c 	and.w	r3, r3, #12
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00b      	beq.n	8005d52 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d3a:	4b62      	ldr	r3, [pc, #392]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d42:	2b08      	cmp	r3, #8
 8005d44:	d11c      	bne.n	8005d80 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d46:	4b5f      	ldr	r3, [pc, #380]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d116      	bne.n	8005d80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d52:	4b5c      	ldr	r3, [pc, #368]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d005      	beq.n	8005d6a <HAL_RCC_OscConfig+0x152>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d001      	beq.n	8005d6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e1bb      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d6a:	4b56      	ldr	r3, [pc, #344]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	00db      	lsls	r3, r3, #3
 8005d78:	4952      	ldr	r1, [pc, #328]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d7e:	e03a      	b.n	8005df6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d020      	beq.n	8005dca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d88:	4b4f      	ldr	r3, [pc, #316]	; (8005ec8 <HAL_RCC_OscConfig+0x2b0>)
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8e:	f7fc fc39 	bl	8002604 <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d94:	e008      	b.n	8005da8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d96:	f7fc fc35 	bl	8002604 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d901      	bls.n	8005da8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e19c      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da8:	4b46      	ldr	r3, [pc, #280]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d0f0      	beq.n	8005d96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005db4:	4b43      	ldr	r3, [pc, #268]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	4940      	ldr	r1, [pc, #256]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	600b      	str	r3, [r1, #0]
 8005dc8:	e015      	b.n	8005df6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dca:	4b3f      	ldr	r3, [pc, #252]	; (8005ec8 <HAL_RCC_OscConfig+0x2b0>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd0:	f7fc fc18 	bl	8002604 <HAL_GetTick>
 8005dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dd6:	e008      	b.n	8005dea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dd8:	f7fc fc14 	bl	8002604 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d901      	bls.n	8005dea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e17b      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dea:	4b36      	ldr	r3, [pc, #216]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1f0      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0308 	and.w	r3, r3, #8
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d030      	beq.n	8005e64 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d016      	beq.n	8005e38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e0a:	4b30      	ldr	r3, [pc, #192]	; (8005ecc <HAL_RCC_OscConfig+0x2b4>)
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e10:	f7fc fbf8 	bl	8002604 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e16:	e008      	b.n	8005e2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e18:	f7fc fbf4 	bl	8002604 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e15b      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e2a:	4b26      	ldr	r3, [pc, #152]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0f0      	beq.n	8005e18 <HAL_RCC_OscConfig+0x200>
 8005e36:	e015      	b.n	8005e64 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e38:	4b24      	ldr	r3, [pc, #144]	; (8005ecc <HAL_RCC_OscConfig+0x2b4>)
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e3e:	f7fc fbe1 	bl	8002604 <HAL_GetTick>
 8005e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e44:	e008      	b.n	8005e58 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e46:	f7fc fbdd 	bl	8002604 <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d901      	bls.n	8005e58 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e144      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e58:	4b1a      	ldr	r3, [pc, #104]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1f0      	bne.n	8005e46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 80a0 	beq.w	8005fb2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e72:	2300      	movs	r3, #0
 8005e74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e76:	4b13      	ldr	r3, [pc, #76]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10f      	bne.n	8005ea2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e82:	2300      	movs	r3, #0
 8005e84:	60bb      	str	r3, [r7, #8]
 8005e86:	4b0f      	ldr	r3, [pc, #60]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8a:	4a0e      	ldr	r2, [pc, #56]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e90:	6413      	str	r3, [r2, #64]	; 0x40
 8005e92:	4b0c      	ldr	r3, [pc, #48]	; (8005ec4 <HAL_RCC_OscConfig+0x2ac>)
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e9a:	60bb      	str	r3, [r7, #8]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ea2:	4b0b      	ldr	r3, [pc, #44]	; (8005ed0 <HAL_RCC_OscConfig+0x2b8>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d121      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eae:	4b08      	ldr	r3, [pc, #32]	; (8005ed0 <HAL_RCC_OscConfig+0x2b8>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a07      	ldr	r2, [pc, #28]	; (8005ed0 <HAL_RCC_OscConfig+0x2b8>)
 8005eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eba:	f7fc fba3 	bl	8002604 <HAL_GetTick>
 8005ebe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ec0:	e011      	b.n	8005ee6 <HAL_RCC_OscConfig+0x2ce>
 8005ec2:	bf00      	nop
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	42470000 	.word	0x42470000
 8005ecc:	42470e80 	.word	0x42470e80
 8005ed0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed4:	f7fc fb96 	bl	8002604 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e0fd      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee6:	4b81      	ldr	r3, [pc, #516]	; (80060ec <HAL_RCC_OscConfig+0x4d4>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d0f0      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d106      	bne.n	8005f08 <HAL_RCC_OscConfig+0x2f0>
 8005efa:	4b7d      	ldr	r3, [pc, #500]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efe:	4a7c      	ldr	r2, [pc, #496]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f00:	f043 0301 	orr.w	r3, r3, #1
 8005f04:	6713      	str	r3, [r2, #112]	; 0x70
 8005f06:	e01c      	b.n	8005f42 <HAL_RCC_OscConfig+0x32a>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	2b05      	cmp	r3, #5
 8005f0e:	d10c      	bne.n	8005f2a <HAL_RCC_OscConfig+0x312>
 8005f10:	4b77      	ldr	r3, [pc, #476]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f14:	4a76      	ldr	r2, [pc, #472]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f16:	f043 0304 	orr.w	r3, r3, #4
 8005f1a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f1c:	4b74      	ldr	r3, [pc, #464]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f20:	4a73      	ldr	r2, [pc, #460]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f22:	f043 0301 	orr.w	r3, r3, #1
 8005f26:	6713      	str	r3, [r2, #112]	; 0x70
 8005f28:	e00b      	b.n	8005f42 <HAL_RCC_OscConfig+0x32a>
 8005f2a:	4b71      	ldr	r3, [pc, #452]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f2e:	4a70      	ldr	r2, [pc, #448]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f30:	f023 0301 	bic.w	r3, r3, #1
 8005f34:	6713      	str	r3, [r2, #112]	; 0x70
 8005f36:	4b6e      	ldr	r3, [pc, #440]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3a:	4a6d      	ldr	r2, [pc, #436]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f3c:	f023 0304 	bic.w	r3, r3, #4
 8005f40:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d015      	beq.n	8005f76 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f4a:	f7fc fb5b 	bl	8002604 <HAL_GetTick>
 8005f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f50:	e00a      	b.n	8005f68 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f52:	f7fc fb57 	bl	8002604 <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d901      	bls.n	8005f68 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e0bc      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f68:	4b61      	ldr	r3, [pc, #388]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0ee      	beq.n	8005f52 <HAL_RCC_OscConfig+0x33a>
 8005f74:	e014      	b.n	8005fa0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f76:	f7fc fb45 	bl	8002604 <HAL_GetTick>
 8005f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f7c:	e00a      	b.n	8005f94 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f7e:	f7fc fb41 	bl	8002604 <HAL_GetTick>
 8005f82:	4602      	mov	r2, r0
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e0a6      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f94:	4b56      	ldr	r3, [pc, #344]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1ee      	bne.n	8005f7e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fa0:	7dfb      	ldrb	r3, [r7, #23]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d105      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fa6:	4b52      	ldr	r3, [pc, #328]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005faa:	4a51      	ldr	r2, [pc, #324]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005fac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fb0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 8092 	beq.w	80060e0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fbc:	4b4c      	ldr	r3, [pc, #304]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f003 030c 	and.w	r3, r3, #12
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d05c      	beq.n	8006082 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d141      	bne.n	8006054 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fd0:	4b48      	ldr	r3, [pc, #288]	; (80060f4 <HAL_RCC_OscConfig+0x4dc>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd6:	f7fc fb15 	bl	8002604 <HAL_GetTick>
 8005fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fdc:	e008      	b.n	8005ff0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fde:	f7fc fb11 	bl	8002604 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e078      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ff0:	4b3f      	ldr	r3, [pc, #252]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1f0      	bne.n	8005fde <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	69da      	ldr	r2, [r3, #28]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	019b      	lsls	r3, r3, #6
 800600c:	431a      	orrs	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006012:	085b      	lsrs	r3, r3, #1
 8006014:	3b01      	subs	r3, #1
 8006016:	041b      	lsls	r3, r3, #16
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800601e:	061b      	lsls	r3, r3, #24
 8006020:	4933      	ldr	r1, [pc, #204]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8006022:	4313      	orrs	r3, r2
 8006024:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006026:	4b33      	ldr	r3, [pc, #204]	; (80060f4 <HAL_RCC_OscConfig+0x4dc>)
 8006028:	2201      	movs	r2, #1
 800602a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602c:	f7fc faea 	bl	8002604 <HAL_GetTick>
 8006030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006034:	f7fc fae6 	bl	8002604 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b02      	cmp	r3, #2
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e04d      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006046:	4b2a      	ldr	r3, [pc, #168]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f0      	beq.n	8006034 <HAL_RCC_OscConfig+0x41c>
 8006052:	e045      	b.n	80060e0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006054:	4b27      	ldr	r3, [pc, #156]	; (80060f4 <HAL_RCC_OscConfig+0x4dc>)
 8006056:	2200      	movs	r2, #0
 8006058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605a:	f7fc fad3 	bl	8002604 <HAL_GetTick>
 800605e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006060:	e008      	b.n	8006074 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006062:	f7fc facf 	bl	8002604 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	2b02      	cmp	r3, #2
 800606e:	d901      	bls.n	8006074 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e036      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006074:	4b1e      	ldr	r3, [pc, #120]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d1f0      	bne.n	8006062 <HAL_RCC_OscConfig+0x44a>
 8006080:	e02e      	b.n	80060e0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d101      	bne.n	800608e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e029      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800608e:	4b18      	ldr	r3, [pc, #96]	; (80060f0 <HAL_RCC_OscConfig+0x4d8>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d11c      	bne.n	80060dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d115      	bne.n	80060dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060b6:	4013      	ands	r3, r2
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10d      	bne.n	80060dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d106      	bne.n	80060dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80060d8:	429a      	cmp	r2, r3
 80060da:	d001      	beq.n	80060e0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e000      	b.n	80060e2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3718      	adds	r7, #24
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40007000 	.word	0x40007000
 80060f0:	40023800 	.word	0x40023800
 80060f4:	42470060 	.word	0x42470060

080060f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e0cc      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800610c:	4b68      	ldr	r3, [pc, #416]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d90c      	bls.n	8006134 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611a:	4b65      	ldr	r3, [pc, #404]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	b2d2      	uxtb	r2, r2
 8006120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006122:	4b63      	ldr	r3, [pc, #396]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 030f 	and.w	r3, r3, #15
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d001      	beq.n	8006134 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e0b8      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d020      	beq.n	8006182 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800614c:	4b59      	ldr	r3, [pc, #356]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	4a58      	ldr	r2, [pc, #352]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006152:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006156:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006164:	4b53      	ldr	r3, [pc, #332]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	4a52      	ldr	r2, [pc, #328]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800616a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800616e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006170:	4b50      	ldr	r3, [pc, #320]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	494d      	ldr	r1, [pc, #308]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	4313      	orrs	r3, r2
 8006180:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d044      	beq.n	8006218 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d107      	bne.n	80061a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006196:	4b47      	ldr	r3, [pc, #284]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d119      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e07f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d003      	beq.n	80061b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	d107      	bne.n	80061c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061b6:	4b3f      	ldr	r3, [pc, #252]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d109      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e06f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c6:	4b3b      	ldr	r3, [pc, #236]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e067      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061d6:	4b37      	ldr	r3, [pc, #220]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f023 0203 	bic.w	r2, r3, #3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	4934      	ldr	r1, [pc, #208]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061e8:	f7fc fa0c 	bl	8002604 <HAL_GetTick>
 80061ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ee:	e00a      	b.n	8006206 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061f0:	f7fc fa08 	bl	8002604 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80061fe:	4293      	cmp	r3, r2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e04f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006206:	4b2b      	ldr	r3, [pc, #172]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 020c 	and.w	r2, r3, #12
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	429a      	cmp	r2, r3
 8006216:	d1eb      	bne.n	80061f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006218:	4b25      	ldr	r3, [pc, #148]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 030f 	and.w	r3, r3, #15
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	429a      	cmp	r2, r3
 8006224:	d20c      	bcs.n	8006240 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006226:	4b22      	ldr	r3, [pc, #136]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800622e:	4b20      	ldr	r3, [pc, #128]	; (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	429a      	cmp	r2, r3
 800623a:	d001      	beq.n	8006240 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e032      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800624c:	4b19      	ldr	r3, [pc, #100]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	4916      	ldr	r1, [pc, #88]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800625a:	4313      	orrs	r3, r2
 800625c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b00      	cmp	r3, #0
 8006268:	d009      	beq.n	800627e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800626a:	4b12      	ldr	r3, [pc, #72]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	490e      	ldr	r1, [pc, #56]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	4313      	orrs	r3, r2
 800627c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800627e:	f000 f821 	bl	80062c4 <HAL_RCC_GetSysClockFreq>
 8006282:	4601      	mov	r1, r0
 8006284:	4b0b      	ldr	r3, [pc, #44]	; (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	091b      	lsrs	r3, r3, #4
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	4a0a      	ldr	r2, [pc, #40]	; (80062b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006290:	5cd3      	ldrb	r3, [r2, r3]
 8006292:	fa21 f303 	lsr.w	r3, r1, r3
 8006296:	4a09      	ldr	r2, [pc, #36]	; (80062bc <HAL_RCC_ClockConfig+0x1c4>)
 8006298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800629a:	4b09      	ldr	r3, [pc, #36]	; (80062c0 <HAL_RCC_ClockConfig+0x1c8>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fc f96c 	bl	800257c <HAL_InitTick>

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	40023c00 	.word	0x40023c00
 80062b4:	40023800 	.word	0x40023800
 80062b8:	0800aca4 	.word	0x0800aca4
 80062bc:	20000000 	.word	0x20000000
 80062c0:	20000004 	.word	0x20000004

080062c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	607b      	str	r3, [r7, #4]
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
 80062d2:	2300      	movs	r3, #0
 80062d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062da:	4b63      	ldr	r3, [pc, #396]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 030c 	and.w	r3, r3, #12
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d007      	beq.n	80062f6 <HAL_RCC_GetSysClockFreq+0x32>
 80062e6:	2b08      	cmp	r3, #8
 80062e8:	d008      	beq.n	80062fc <HAL_RCC_GetSysClockFreq+0x38>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f040 80b4 	bne.w	8006458 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062f0:	4b5e      	ldr	r3, [pc, #376]	; (800646c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80062f2:	60bb      	str	r3, [r7, #8]
       break;
 80062f4:	e0b3      	b.n	800645e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062f6:	4b5e      	ldr	r3, [pc, #376]	; (8006470 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80062f8:	60bb      	str	r3, [r7, #8]
      break;
 80062fa:	e0b0      	b.n	800645e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062fc:	4b5a      	ldr	r3, [pc, #360]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006304:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006306:	4b58      	ldr	r3, [pc, #352]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d04a      	beq.n	80063a8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006312:	4b55      	ldr	r3, [pc, #340]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	099b      	lsrs	r3, r3, #6
 8006318:	f04f 0400 	mov.w	r4, #0
 800631c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006320:	f04f 0200 	mov.w	r2, #0
 8006324:	ea03 0501 	and.w	r5, r3, r1
 8006328:	ea04 0602 	and.w	r6, r4, r2
 800632c:	4629      	mov	r1, r5
 800632e:	4632      	mov	r2, r6
 8006330:	f04f 0300 	mov.w	r3, #0
 8006334:	f04f 0400 	mov.w	r4, #0
 8006338:	0154      	lsls	r4, r2, #5
 800633a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800633e:	014b      	lsls	r3, r1, #5
 8006340:	4619      	mov	r1, r3
 8006342:	4622      	mov	r2, r4
 8006344:	1b49      	subs	r1, r1, r5
 8006346:	eb62 0206 	sbc.w	r2, r2, r6
 800634a:	f04f 0300 	mov.w	r3, #0
 800634e:	f04f 0400 	mov.w	r4, #0
 8006352:	0194      	lsls	r4, r2, #6
 8006354:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006358:	018b      	lsls	r3, r1, #6
 800635a:	1a5b      	subs	r3, r3, r1
 800635c:	eb64 0402 	sbc.w	r4, r4, r2
 8006360:	f04f 0100 	mov.w	r1, #0
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	00e2      	lsls	r2, r4, #3
 800636a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800636e:	00d9      	lsls	r1, r3, #3
 8006370:	460b      	mov	r3, r1
 8006372:	4614      	mov	r4, r2
 8006374:	195b      	adds	r3, r3, r5
 8006376:	eb44 0406 	adc.w	r4, r4, r6
 800637a:	f04f 0100 	mov.w	r1, #0
 800637e:	f04f 0200 	mov.w	r2, #0
 8006382:	0262      	lsls	r2, r4, #9
 8006384:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006388:	0259      	lsls	r1, r3, #9
 800638a:	460b      	mov	r3, r1
 800638c:	4614      	mov	r4, r2
 800638e:	4618      	mov	r0, r3
 8006390:	4621      	mov	r1, r4
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f04f 0400 	mov.w	r4, #0
 8006398:	461a      	mov	r2, r3
 800639a:	4623      	mov	r3, r4
 800639c:	f7fa fc00 	bl	8000ba0 <__aeabi_uldivmod>
 80063a0:	4603      	mov	r3, r0
 80063a2:	460c      	mov	r4, r1
 80063a4:	60fb      	str	r3, [r7, #12]
 80063a6:	e049      	b.n	800643c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063a8:	4b2f      	ldr	r3, [pc, #188]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	099b      	lsrs	r3, r3, #6
 80063ae:	f04f 0400 	mov.w	r4, #0
 80063b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80063b6:	f04f 0200 	mov.w	r2, #0
 80063ba:	ea03 0501 	and.w	r5, r3, r1
 80063be:	ea04 0602 	and.w	r6, r4, r2
 80063c2:	4629      	mov	r1, r5
 80063c4:	4632      	mov	r2, r6
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	f04f 0400 	mov.w	r4, #0
 80063ce:	0154      	lsls	r4, r2, #5
 80063d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80063d4:	014b      	lsls	r3, r1, #5
 80063d6:	4619      	mov	r1, r3
 80063d8:	4622      	mov	r2, r4
 80063da:	1b49      	subs	r1, r1, r5
 80063dc:	eb62 0206 	sbc.w	r2, r2, r6
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	f04f 0400 	mov.w	r4, #0
 80063e8:	0194      	lsls	r4, r2, #6
 80063ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80063ee:	018b      	lsls	r3, r1, #6
 80063f0:	1a5b      	subs	r3, r3, r1
 80063f2:	eb64 0402 	sbc.w	r4, r4, r2
 80063f6:	f04f 0100 	mov.w	r1, #0
 80063fa:	f04f 0200 	mov.w	r2, #0
 80063fe:	00e2      	lsls	r2, r4, #3
 8006400:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006404:	00d9      	lsls	r1, r3, #3
 8006406:	460b      	mov	r3, r1
 8006408:	4614      	mov	r4, r2
 800640a:	195b      	adds	r3, r3, r5
 800640c:	eb44 0406 	adc.w	r4, r4, r6
 8006410:	f04f 0100 	mov.w	r1, #0
 8006414:	f04f 0200 	mov.w	r2, #0
 8006418:	02a2      	lsls	r2, r4, #10
 800641a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800641e:	0299      	lsls	r1, r3, #10
 8006420:	460b      	mov	r3, r1
 8006422:	4614      	mov	r4, r2
 8006424:	4618      	mov	r0, r3
 8006426:	4621      	mov	r1, r4
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f04f 0400 	mov.w	r4, #0
 800642e:	461a      	mov	r2, r3
 8006430:	4623      	mov	r3, r4
 8006432:	f7fa fbb5 	bl	8000ba0 <__aeabi_uldivmod>
 8006436:	4603      	mov	r3, r0
 8006438:	460c      	mov	r4, r1
 800643a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800643c:	4b0a      	ldr	r3, [pc, #40]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	0c1b      	lsrs	r3, r3, #16
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	3301      	adds	r3, #1
 8006448:	005b      	lsls	r3, r3, #1
 800644a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	fbb2 f3f3 	udiv	r3, r2, r3
 8006454:	60bb      	str	r3, [r7, #8]
      break;
 8006456:	e002      	b.n	800645e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006458:	4b04      	ldr	r3, [pc, #16]	; (800646c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800645a:	60bb      	str	r3, [r7, #8]
      break;
 800645c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800645e:	68bb      	ldr	r3, [r7, #8]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3714      	adds	r7, #20
 8006464:	46bd      	mov	sp, r7
 8006466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006468:	40023800 	.word	0x40023800
 800646c:	00f42400 	.word	0x00f42400
 8006470:	007a1200 	.word	0x007a1200

08006474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006474:	b480      	push	{r7}
 8006476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006478:	4b03      	ldr	r3, [pc, #12]	; (8006488 <HAL_RCC_GetHCLKFreq+0x14>)
 800647a:	681b      	ldr	r3, [r3, #0]
}
 800647c:	4618      	mov	r0, r3
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	20000000 	.word	0x20000000

0800648c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006490:	f7ff fff0 	bl	8006474 <HAL_RCC_GetHCLKFreq>
 8006494:	4601      	mov	r1, r0
 8006496:	4b05      	ldr	r3, [pc, #20]	; (80064ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	0a9b      	lsrs	r3, r3, #10
 800649c:	f003 0307 	and.w	r3, r3, #7
 80064a0:	4a03      	ldr	r2, [pc, #12]	; (80064b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064a2:	5cd3      	ldrb	r3, [r2, r3]
 80064a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	40023800 	.word	0x40023800
 80064b0:	0800acb4 	.word	0x0800acb4

080064b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064b8:	f7ff ffdc 	bl	8006474 <HAL_RCC_GetHCLKFreq>
 80064bc:	4601      	mov	r1, r0
 80064be:	4b05      	ldr	r3, [pc, #20]	; (80064d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	0b5b      	lsrs	r3, r3, #13
 80064c4:	f003 0307 	and.w	r3, r3, #7
 80064c8:	4a03      	ldr	r2, [pc, #12]	; (80064d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064ca:	5cd3      	ldrb	r3, [r2, r3]
 80064cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40023800 	.word	0x40023800
 80064d8:	0800acb4 	.word	0x0800acb4

080064dc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e01d      	b.n	800652a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d106      	bne.n	8006508 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f7fb fe8e 	bl	8002224 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2202      	movs	r2, #2
 800650c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	3304      	adds	r3, #4
 8006518:	4619      	mov	r1, r3
 800651a:	4610      	mov	r0, r2
 800651c:	f000 f86a 	bl	80065f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3708      	adds	r7, #8
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006546:	2b01      	cmp	r3, #1
 8006548:	d101      	bne.n	800654e <HAL_TIM_OC_ConfigChannel+0x1a>
 800654a:	2302      	movs	r3, #2
 800654c:	e04e      	b.n	80065ec <HAL_TIM_OC_ConfigChannel+0xb8>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2202      	movs	r2, #2
 800655a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b0c      	cmp	r3, #12
 8006562:	d839      	bhi.n	80065d8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006564:	a201      	add	r2, pc, #4	; (adr r2, 800656c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656a:	bf00      	nop
 800656c:	080065a1 	.word	0x080065a1
 8006570:	080065d9 	.word	0x080065d9
 8006574:	080065d9 	.word	0x080065d9
 8006578:	080065d9 	.word	0x080065d9
 800657c:	080065af 	.word	0x080065af
 8006580:	080065d9 	.word	0x080065d9
 8006584:	080065d9 	.word	0x080065d9
 8006588:	080065d9 	.word	0x080065d9
 800658c:	080065bd 	.word	0x080065bd
 8006590:	080065d9 	.word	0x080065d9
 8006594:	080065d9 	.word	0x080065d9
 8006598:	080065d9 	.word	0x080065d9
 800659c:	080065cb 	.word	0x080065cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68b9      	ldr	r1, [r7, #8]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f000 f8c4 	bl	8006734 <TIM_OC1_SetConfig>
      break;
 80065ac:	e015      	b.n	80065da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 f92d 	bl	8006814 <TIM_OC2_SetConfig>
      break;
 80065ba:	e00e      	b.n	80065da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68b9      	ldr	r1, [r7, #8]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 f99c 	bl	8006900 <TIM_OC3_SetConfig>
      break;
 80065c8:	e007      	b.n	80065da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68b9      	ldr	r1, [r7, #8]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 fa09 	bl	80069e8 <TIM_OC4_SetConfig>
      break;
 80065d6:	e000      	b.n	80065da <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80065d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a40      	ldr	r2, [pc, #256]	; (8006708 <TIM_Base_SetConfig+0x114>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d013      	beq.n	8006634 <TIM_Base_SetConfig+0x40>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006612:	d00f      	beq.n	8006634 <TIM_Base_SetConfig+0x40>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a3d      	ldr	r2, [pc, #244]	; (800670c <TIM_Base_SetConfig+0x118>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d00b      	beq.n	8006634 <TIM_Base_SetConfig+0x40>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a3c      	ldr	r2, [pc, #240]	; (8006710 <TIM_Base_SetConfig+0x11c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d007      	beq.n	8006634 <TIM_Base_SetConfig+0x40>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a3b      	ldr	r2, [pc, #236]	; (8006714 <TIM_Base_SetConfig+0x120>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d003      	beq.n	8006634 <TIM_Base_SetConfig+0x40>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a3a      	ldr	r2, [pc, #232]	; (8006718 <TIM_Base_SetConfig+0x124>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d108      	bne.n	8006646 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800663a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a2f      	ldr	r2, [pc, #188]	; (8006708 <TIM_Base_SetConfig+0x114>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d02b      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006654:	d027      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a2c      	ldr	r2, [pc, #176]	; (800670c <TIM_Base_SetConfig+0x118>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d023      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a2b      	ldr	r2, [pc, #172]	; (8006710 <TIM_Base_SetConfig+0x11c>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d01f      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a2a      	ldr	r2, [pc, #168]	; (8006714 <TIM_Base_SetConfig+0x120>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d01b      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a29      	ldr	r2, [pc, #164]	; (8006718 <TIM_Base_SetConfig+0x124>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d017      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a28      	ldr	r2, [pc, #160]	; (800671c <TIM_Base_SetConfig+0x128>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d013      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a27      	ldr	r2, [pc, #156]	; (8006720 <TIM_Base_SetConfig+0x12c>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d00f      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a26      	ldr	r2, [pc, #152]	; (8006724 <TIM_Base_SetConfig+0x130>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00b      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a25      	ldr	r2, [pc, #148]	; (8006728 <TIM_Base_SetConfig+0x134>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d007      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a24      	ldr	r2, [pc, #144]	; (800672c <TIM_Base_SetConfig+0x138>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d003      	beq.n	80066a6 <TIM_Base_SetConfig+0xb2>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a23      	ldr	r2, [pc, #140]	; (8006730 <TIM_Base_SetConfig+0x13c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d108      	bne.n	80066b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	689a      	ldr	r2, [r3, #8]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a0a      	ldr	r2, [pc, #40]	; (8006708 <TIM_Base_SetConfig+0x114>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d003      	beq.n	80066ec <TIM_Base_SetConfig+0xf8>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a0c      	ldr	r2, [pc, #48]	; (8006718 <TIM_Base_SetConfig+0x124>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d103      	bne.n	80066f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	691a      	ldr	r2, [r3, #16]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	615a      	str	r2, [r3, #20]
}
 80066fa:	bf00      	nop
 80066fc:	3714      	adds	r7, #20
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
 8006706:	bf00      	nop
 8006708:	40010000 	.word	0x40010000
 800670c:	40000400 	.word	0x40000400
 8006710:	40000800 	.word	0x40000800
 8006714:	40000c00 	.word	0x40000c00
 8006718:	40010400 	.word	0x40010400
 800671c:	40014000 	.word	0x40014000
 8006720:	40014400 	.word	0x40014400
 8006724:	40014800 	.word	0x40014800
 8006728:	40001800 	.word	0x40001800
 800672c:	40001c00 	.word	0x40001c00
 8006730:	40002000 	.word	0x40002000

08006734 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006734:	b480      	push	{r7}
 8006736:	b087      	sub	sp, #28
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	f023 0201 	bic.w	r2, r3, #1
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0303 	bic.w	r3, r3, #3
 800676a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4313      	orrs	r3, r2
 8006774:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	f023 0302 	bic.w	r3, r3, #2
 800677c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	4313      	orrs	r3, r2
 8006786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a20      	ldr	r2, [pc, #128]	; (800680c <TIM_OC1_SetConfig+0xd8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d003      	beq.n	8006798 <TIM_OC1_SetConfig+0x64>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a1f      	ldr	r2, [pc, #124]	; (8006810 <TIM_OC1_SetConfig+0xdc>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d10c      	bne.n	80067b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f023 0308 	bic.w	r3, r3, #8
 800679e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f023 0304 	bic.w	r3, r3, #4
 80067b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a15      	ldr	r2, [pc, #84]	; (800680c <TIM_OC1_SetConfig+0xd8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d003      	beq.n	80067c2 <TIM_OC1_SetConfig+0x8e>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a14      	ldr	r2, [pc, #80]	; (8006810 <TIM_OC1_SetConfig+0xdc>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d111      	bne.n	80067e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	4313      	orrs	r3, r2
 80067da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	621a      	str	r2, [r3, #32]
}
 8006800:	bf00      	nop
 8006802:	371c      	adds	r7, #28
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr
 800680c:	40010000 	.word	0x40010000
 8006810:	40010400 	.word	0x40010400

08006814 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006814:	b480      	push	{r7}
 8006816:	b087      	sub	sp, #28
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	f023 0210 	bic.w	r2, r3, #16
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800684a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	021b      	lsls	r3, r3, #8
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	4313      	orrs	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f023 0320 	bic.w	r3, r3, #32
 800685e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	011b      	lsls	r3, r3, #4
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	4313      	orrs	r3, r2
 800686a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a22      	ldr	r2, [pc, #136]	; (80068f8 <TIM_OC2_SetConfig+0xe4>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d003      	beq.n	800687c <TIM_OC2_SetConfig+0x68>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a21      	ldr	r2, [pc, #132]	; (80068fc <TIM_OC2_SetConfig+0xe8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d10d      	bne.n	8006898 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006896:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a17      	ldr	r2, [pc, #92]	; (80068f8 <TIM_OC2_SetConfig+0xe4>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d003      	beq.n	80068a8 <TIM_OC2_SetConfig+0x94>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a16      	ldr	r2, [pc, #88]	; (80068fc <TIM_OC2_SetConfig+0xe8>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d113      	bne.n	80068d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	685a      	ldr	r2, [r3, #4]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	621a      	str	r2, [r3, #32]
}
 80068ea:	bf00      	nop
 80068ec:	371c      	adds	r7, #28
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	40010000 	.word	0x40010000
 80068fc:	40010400 	.word	0x40010400

08006900 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0303 	bic.w	r3, r3, #3
 8006936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	021b      	lsls	r3, r3, #8
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a21      	ldr	r2, [pc, #132]	; (80069e0 <TIM_OC3_SetConfig+0xe0>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d003      	beq.n	8006966 <TIM_OC3_SetConfig+0x66>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a20      	ldr	r2, [pc, #128]	; (80069e4 <TIM_OC3_SetConfig+0xe4>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d10d      	bne.n	8006982 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800696c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	021b      	lsls	r3, r3, #8
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a16      	ldr	r2, [pc, #88]	; (80069e0 <TIM_OC3_SetConfig+0xe0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d003      	beq.n	8006992 <TIM_OC3_SetConfig+0x92>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a15      	ldr	r2, [pc, #84]	; (80069e4 <TIM_OC3_SetConfig+0xe4>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d113      	bne.n	80069ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	011b      	lsls	r3, r3, #4
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685a      	ldr	r2, [r3, #4]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	621a      	str	r2, [r3, #32]
}
 80069d4:	bf00      	nop
 80069d6:	371c      	adds	r7, #28
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr
 80069e0:	40010000 	.word	0x40010000
 80069e4:	40010400 	.word	0x40010400

080069e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	69db      	ldr	r3, [r3, #28]
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	021b      	lsls	r3, r3, #8
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	031b      	lsls	r3, r3, #12
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a12      	ldr	r2, [pc, #72]	; (8006a8c <TIM_OC4_SetConfig+0xa4>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d003      	beq.n	8006a50 <TIM_OC4_SetConfig+0x68>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a11      	ldr	r2, [pc, #68]	; (8006a90 <TIM_OC4_SetConfig+0xa8>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d109      	bne.n	8006a64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	695b      	ldr	r3, [r3, #20]
 8006a5c:	019b      	lsls	r3, r3, #6
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	621a      	str	r2, [r3, #32]
}
 8006a7e:	bf00      	nop
 8006a80:	371c      	adds	r7, #28
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40010000 	.word	0x40010000
 8006a90:	40010400 	.word	0x40010400

08006a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d101      	bne.n	8006aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e05a      	b.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a21      	ldr	r2, [pc, #132]	; (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d022      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af8:	d01d      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a1d      	ldr	r2, [pc, #116]	; (8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d018      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a1b      	ldr	r2, [pc, #108]	; (8006b78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d013      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a1a      	ldr	r2, [pc, #104]	; (8006b7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d00e      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a18      	ldr	r2, [pc, #96]	; (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d009      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a17      	ldr	r2, [pc, #92]	; (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d004      	beq.n	8006b36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a15      	ldr	r2, [pc, #84]	; (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d10c      	bne.n	8006b50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3714      	adds	r7, #20
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	40010000 	.word	0x40010000
 8006b74:	40000400 	.word	0x40000400
 8006b78:	40000800 	.word	0x40000800
 8006b7c:	40000c00 	.word	0x40000c00
 8006b80:	40010400 	.word	0x40010400
 8006b84:	40014000 	.word	0x40014000
 8006b88:	40001800 	.word	0x40001800

08006b8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e03f      	b.n	8006c1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f7fb fb92 	bl	80022dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2224      	movs	r2, #36	; 0x24
 8006bbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68da      	ldr	r2, [r3, #12]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fb4b 	bl	800726c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	691a      	ldr	r2, [r3, #16]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006be4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	695a      	ldr	r2, [r3, #20]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bf4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2220      	movs	r2, #32
 8006c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2220      	movs	r2, #32
 8006c18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b088      	sub	sp, #32
 8006c2a:	af02      	add	r7, sp, #8
 8006c2c:	60f8      	str	r0, [r7, #12]
 8006c2e:	60b9      	str	r1, [r7, #8]
 8006c30:	603b      	str	r3, [r7, #0]
 8006c32:	4613      	mov	r3, r2
 8006c34:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b20      	cmp	r3, #32
 8006c44:	f040 8083 	bne.w	8006d4e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d002      	beq.n	8006c54 <HAL_UART_Transmit+0x2e>
 8006c4e:	88fb      	ldrh	r3, [r7, #6]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e07b      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d101      	bne.n	8006c66 <HAL_UART_Transmit+0x40>
 8006c62:	2302      	movs	r3, #2
 8006c64:	e074      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2221      	movs	r2, #33	; 0x21
 8006c78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006c7c:	f7fb fcc2 	bl	8002604 <HAL_GetTick>
 8006c80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	88fa      	ldrh	r2, [r7, #6]
 8006c86:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	88fa      	ldrh	r2, [r7, #6]
 8006c8c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006c96:	e042      	b.n	8006d1e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cae:	d122      	bne.n	8006cf6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2180      	movs	r1, #128	; 0x80
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f000 f96a 	bl	8006f94 <UART_WaitOnFlagUntilTimeout>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d001      	beq.n	8006cca <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e042      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cdc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d103      	bne.n	8006cee <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3302      	adds	r3, #2
 8006cea:	60bb      	str	r3, [r7, #8]
 8006cec:	e017      	b.n	8006d1e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	60bb      	str	r3, [r7, #8]
 8006cf4:	e013      	b.n	8006d1e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	2180      	movs	r1, #128	; 0x80
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 f947 	bl	8006f94 <UART_WaitOnFlagUntilTimeout>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e01f      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	60ba      	str	r2, [r7, #8]
 8006d16:	781a      	ldrb	r2, [r3, #0]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1b7      	bne.n	8006c98 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2140      	movs	r1, #64	; 0x40
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 f92e 	bl	8006f94 <UART_WaitOnFlagUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e006      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2220      	movs	r2, #32
 8006d46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	e000      	b.n	8006d50 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006d4e:	2302      	movs	r3, #2
  }
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3718      	adds	r7, #24
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b088      	sub	sp, #32
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	f003 030f 	and.w	r3, r3, #15
 8006d86:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10d      	bne.n	8006daa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	f003 0320 	and.w	r3, r3, #32
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d008      	beq.n	8006daa <HAL_UART_IRQHandler+0x52>
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	f003 0320 	and.w	r3, r3, #32
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d003      	beq.n	8006daa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f9e0 	bl	8007168 <UART_Receive_IT>
      return;
 8006da8:	e0d1      	b.n	8006f4e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 80b0 	beq.w	8006f12 <HAL_UART_IRQHandler+0x1ba>
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d105      	bne.n	8006dc8 <HAL_UART_IRQHandler+0x70>
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 80a5 	beq.w	8006f12 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00a      	beq.n	8006de8 <HAL_UART_IRQHandler+0x90>
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d005      	beq.n	8006de8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de0:	f043 0201 	orr.w	r2, r3, #1
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	f003 0304 	and.w	r3, r3, #4
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <HAL_UART_IRQHandler+0xb0>
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d005      	beq.n	8006e08 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e00:	f043 0202 	orr.w	r2, r3, #2
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <HAL_UART_IRQHandler+0xd0>
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f003 0301 	and.w	r3, r3, #1
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d005      	beq.n	8006e28 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e20:	f043 0204 	orr.w	r2, r3, #4
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	f003 0308 	and.w	r3, r3, #8
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00f      	beq.n	8006e52 <HAL_UART_IRQHandler+0xfa>
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	f003 0320 	and.w	r3, r3, #32
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d104      	bne.n	8006e46 <HAL_UART_IRQHandler+0xee>
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d005      	beq.n	8006e52 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e4a:	f043 0208 	orr.w	r2, r3, #8
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d078      	beq.n	8006f4c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f003 0320 	and.w	r3, r3, #32
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d007      	beq.n	8006e74 <HAL_UART_IRQHandler+0x11c>
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	f003 0320 	and.w	r3, r3, #32
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d002      	beq.n	8006e74 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f97a 	bl	8007168 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e7e:	2b40      	cmp	r3, #64	; 0x40
 8006e80:	bf0c      	ite	eq
 8006e82:	2301      	moveq	r3, #1
 8006e84:	2300      	movne	r3, #0
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d102      	bne.n	8006e9c <HAL_UART_IRQHandler+0x144>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d031      	beq.n	8006f00 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 f8c3 	bl	8007028 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eac:	2b40      	cmp	r3, #64	; 0x40
 8006eae:	d123      	bne.n	8006ef8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	695a      	ldr	r2, [r3, #20]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ebe:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d013      	beq.n	8006ef0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ecc:	4a21      	ldr	r2, [pc, #132]	; (8006f54 <HAL_UART_IRQHandler+0x1fc>)
 8006ece:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7fc f86c 	bl	8002fb2 <HAL_DMA_Abort_IT>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d016      	beq.n	8006f0e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ee4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006eea:	4610      	mov	r0, r2
 8006eec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eee:	e00e      	b.n	8006f0e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f845 	bl	8006f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef6:	e00a      	b.n	8006f0e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f841 	bl	8006f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006efe:	e006      	b.n	8006f0e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f83d 	bl	8006f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006f0c:	e01e      	b.n	8006f4c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f0e:	bf00      	nop
    return;
 8006f10:	e01c      	b.n	8006f4c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d008      	beq.n	8006f2e <HAL_UART_IRQHandler+0x1d6>
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d003      	beq.n	8006f2e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 f8b0 	bl	800708c <UART_Transmit_IT>
    return;
 8006f2c:	e00f      	b.n	8006f4e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00a      	beq.n	8006f4e <HAL_UART_IRQHandler+0x1f6>
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d005      	beq.n	8006f4e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f8f8 	bl	8007138 <UART_EndTransmit_IT>
    return;
 8006f48:	bf00      	nop
 8006f4a:	e000      	b.n	8006f4e <HAL_UART_IRQHandler+0x1f6>
    return;
 8006f4c:	bf00      	nop
  }
}
 8006f4e:	3720      	adds	r7, #32
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	08007065 	.word	0x08007065

08006f58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	603b      	str	r3, [r7, #0]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fa4:	e02c      	b.n	8007000 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fac:	d028      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d007      	beq.n	8006fc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fb4:	f7fb fb26 	bl	8002604 <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	69ba      	ldr	r2, [r7, #24]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d21d      	bcs.n	8007000 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006fd2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	695a      	ldr	r2, [r3, #20]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f022 0201 	bic.w	r2, r2, #1
 8006fe2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2220      	movs	r2, #32
 8006ff0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e00f      	b.n	8007020 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	4013      	ands	r3, r2
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	429a      	cmp	r2, r3
 800700e:	bf0c      	ite	eq
 8007010:	2301      	moveq	r3, #1
 8007012:	2300      	movne	r3, #0
 8007014:	b2db      	uxtb	r3, r3
 8007016:	461a      	mov	r2, r3
 8007018:	79fb      	ldrb	r3, [r7, #7]
 800701a:	429a      	cmp	r2, r3
 800701c:	d0c3      	beq.n	8006fa6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68da      	ldr	r2, [r3, #12]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800703e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	695a      	ldr	r2, [r3, #20]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f022 0201 	bic.w	r2, r2, #1
 800704e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2220      	movs	r2, #32
 8007054:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007070:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	f7ff ff7e 	bl	8006f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007084:	bf00      	nop
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b21      	cmp	r3, #33	; 0x21
 800709e:	d144      	bne.n	800712a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070a8:	d11a      	bne.n	80070e0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070be:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d105      	bne.n	80070d4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	1c9a      	adds	r2, r3, #2
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	621a      	str	r2, [r3, #32]
 80070d2:	e00e      	b.n	80070f2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	1c5a      	adds	r2, r3, #1
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	621a      	str	r2, [r3, #32]
 80070de:	e008      	b.n	80070f2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	1c59      	adds	r1, r3, #1
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	6211      	str	r1, [r2, #32]
 80070ea:	781a      	ldrb	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	3b01      	subs	r3, #1
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	4619      	mov	r1, r3
 8007100:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10f      	bne.n	8007126 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68da      	ldr	r2, [r3, #12]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007114:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68da      	ldr	r2, [r3, #12]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007124:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007126:	2300      	movs	r3, #0
 8007128:	e000      	b.n	800712c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800712a:	2302      	movs	r3, #2
  }
}
 800712c:	4618      	mov	r0, r3
 800712e:	3714      	adds	r7, #20
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr

08007138 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68da      	ldr	r2, [r3, #12]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800714e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2220      	movs	r2, #32
 8007154:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f7ff fefd 	bl	8006f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b22      	cmp	r3, #34	; 0x22
 800717a:	d171      	bne.n	8007260 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007184:	d123      	bne.n	80071ce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800718a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10e      	bne.n	80071b2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	b29b      	uxth	r3, r3
 800719c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071aa:	1c9a      	adds	r2, r3, #2
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	629a      	str	r2, [r3, #40]	; 0x28
 80071b0:	e029      	b.n	8007206 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	b29a      	uxth	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c6:	1c5a      	adds	r2, r3, #1
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	629a      	str	r2, [r3, #40]	; 0x28
 80071cc:	e01b      	b.n	8007206 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10a      	bne.n	80071ec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6858      	ldr	r0, [r3, #4]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e0:	1c59      	adds	r1, r3, #1
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	6291      	str	r1, [r2, #40]	; 0x28
 80071e6:	b2c2      	uxtb	r2, r0
 80071e8:	701a      	strb	r2, [r3, #0]
 80071ea:	e00c      	b.n	8007206 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f8:	1c58      	adds	r0, r3, #1
 80071fa:	6879      	ldr	r1, [r7, #4]
 80071fc:	6288      	str	r0, [r1, #40]	; 0x28
 80071fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800720a:	b29b      	uxth	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	b29b      	uxth	r3, r3
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	4619      	mov	r1, r3
 8007214:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007216:	2b00      	cmp	r3, #0
 8007218:	d120      	bne.n	800725c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0220 	bic.w	r2, r2, #32
 8007228:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007238:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	695a      	ldr	r2, [r3, #20]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0201 	bic.w	r2, r2, #1
 8007248:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2220      	movs	r2, #32
 800724e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7ff fe8a 	bl	8006f6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007258:	2300      	movs	r3, #0
 800725a:	e002      	b.n	8007262 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800725c:	2300      	movs	r3, #0
 800725e:	e000      	b.n	8007262 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007260:	2302      	movs	r3, #2
  }
}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800726c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007270:	b085      	sub	sp, #20
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	691b      	ldr	r3, [r3, #16]
 800727c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68da      	ldr	r2, [r3, #12]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	431a      	orrs	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	431a      	orrs	r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	69db      	ldr	r3, [r3, #28]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80072ae:	f023 030c 	bic.w	r3, r3, #12
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	6812      	ldr	r2, [r2, #0]
 80072b6:	68f9      	ldr	r1, [r7, #12]
 80072b8:	430b      	orrs	r3, r1
 80072ba:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699a      	ldr	r2, [r3, #24]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	430a      	orrs	r2, r1
 80072d0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072da:	f040 818b 	bne.w	80075f4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4ac1      	ldr	r2, [pc, #772]	; (80075e8 <UART_SetConfig+0x37c>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d005      	beq.n	80072f4 <UART_SetConfig+0x88>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4abf      	ldr	r2, [pc, #764]	; (80075ec <UART_SetConfig+0x380>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	f040 80bd 	bne.w	800746e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80072f4:	f7ff f8de 	bl	80064b4 <HAL_RCC_GetPCLK2Freq>
 80072f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	461d      	mov	r5, r3
 80072fe:	f04f 0600 	mov.w	r6, #0
 8007302:	46a8      	mov	r8, r5
 8007304:	46b1      	mov	r9, r6
 8007306:	eb18 0308 	adds.w	r3, r8, r8
 800730a:	eb49 0409 	adc.w	r4, r9, r9
 800730e:	4698      	mov	r8, r3
 8007310:	46a1      	mov	r9, r4
 8007312:	eb18 0805 	adds.w	r8, r8, r5
 8007316:	eb49 0906 	adc.w	r9, r9, r6
 800731a:	f04f 0100 	mov.w	r1, #0
 800731e:	f04f 0200 	mov.w	r2, #0
 8007322:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007326:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800732a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800732e:	4688      	mov	r8, r1
 8007330:	4691      	mov	r9, r2
 8007332:	eb18 0005 	adds.w	r0, r8, r5
 8007336:	eb49 0106 	adc.w	r1, r9, r6
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	461d      	mov	r5, r3
 8007340:	f04f 0600 	mov.w	r6, #0
 8007344:	196b      	adds	r3, r5, r5
 8007346:	eb46 0406 	adc.w	r4, r6, r6
 800734a:	461a      	mov	r2, r3
 800734c:	4623      	mov	r3, r4
 800734e:	f7f9 fc27 	bl	8000ba0 <__aeabi_uldivmod>
 8007352:	4603      	mov	r3, r0
 8007354:	460c      	mov	r4, r1
 8007356:	461a      	mov	r2, r3
 8007358:	4ba5      	ldr	r3, [pc, #660]	; (80075f0 <UART_SetConfig+0x384>)
 800735a:	fba3 2302 	umull	r2, r3, r3, r2
 800735e:	095b      	lsrs	r3, r3, #5
 8007360:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	461d      	mov	r5, r3
 8007368:	f04f 0600 	mov.w	r6, #0
 800736c:	46a9      	mov	r9, r5
 800736e:	46b2      	mov	sl, r6
 8007370:	eb19 0309 	adds.w	r3, r9, r9
 8007374:	eb4a 040a 	adc.w	r4, sl, sl
 8007378:	4699      	mov	r9, r3
 800737a:	46a2      	mov	sl, r4
 800737c:	eb19 0905 	adds.w	r9, r9, r5
 8007380:	eb4a 0a06 	adc.w	sl, sl, r6
 8007384:	f04f 0100 	mov.w	r1, #0
 8007388:	f04f 0200 	mov.w	r2, #0
 800738c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007390:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007394:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007398:	4689      	mov	r9, r1
 800739a:	4692      	mov	sl, r2
 800739c:	eb19 0005 	adds.w	r0, r9, r5
 80073a0:	eb4a 0106 	adc.w	r1, sl, r6
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	461d      	mov	r5, r3
 80073aa:	f04f 0600 	mov.w	r6, #0
 80073ae:	196b      	adds	r3, r5, r5
 80073b0:	eb46 0406 	adc.w	r4, r6, r6
 80073b4:	461a      	mov	r2, r3
 80073b6:	4623      	mov	r3, r4
 80073b8:	f7f9 fbf2 	bl	8000ba0 <__aeabi_uldivmod>
 80073bc:	4603      	mov	r3, r0
 80073be:	460c      	mov	r4, r1
 80073c0:	461a      	mov	r2, r3
 80073c2:	4b8b      	ldr	r3, [pc, #556]	; (80075f0 <UART_SetConfig+0x384>)
 80073c4:	fba3 1302 	umull	r1, r3, r3, r2
 80073c8:	095b      	lsrs	r3, r3, #5
 80073ca:	2164      	movs	r1, #100	; 0x64
 80073cc:	fb01 f303 	mul.w	r3, r1, r3
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	00db      	lsls	r3, r3, #3
 80073d4:	3332      	adds	r3, #50	; 0x32
 80073d6:	4a86      	ldr	r2, [pc, #536]	; (80075f0 <UART_SetConfig+0x384>)
 80073d8:	fba2 2303 	umull	r2, r3, r2, r3
 80073dc:	095b      	lsrs	r3, r3, #5
 80073de:	005b      	lsls	r3, r3, #1
 80073e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073e4:	4498      	add	r8, r3
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	461d      	mov	r5, r3
 80073ea:	f04f 0600 	mov.w	r6, #0
 80073ee:	46a9      	mov	r9, r5
 80073f0:	46b2      	mov	sl, r6
 80073f2:	eb19 0309 	adds.w	r3, r9, r9
 80073f6:	eb4a 040a 	adc.w	r4, sl, sl
 80073fa:	4699      	mov	r9, r3
 80073fc:	46a2      	mov	sl, r4
 80073fe:	eb19 0905 	adds.w	r9, r9, r5
 8007402:	eb4a 0a06 	adc.w	sl, sl, r6
 8007406:	f04f 0100 	mov.w	r1, #0
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007412:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007416:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800741a:	4689      	mov	r9, r1
 800741c:	4692      	mov	sl, r2
 800741e:	eb19 0005 	adds.w	r0, r9, r5
 8007422:	eb4a 0106 	adc.w	r1, sl, r6
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	461d      	mov	r5, r3
 800742c:	f04f 0600 	mov.w	r6, #0
 8007430:	196b      	adds	r3, r5, r5
 8007432:	eb46 0406 	adc.w	r4, r6, r6
 8007436:	461a      	mov	r2, r3
 8007438:	4623      	mov	r3, r4
 800743a:	f7f9 fbb1 	bl	8000ba0 <__aeabi_uldivmod>
 800743e:	4603      	mov	r3, r0
 8007440:	460c      	mov	r4, r1
 8007442:	461a      	mov	r2, r3
 8007444:	4b6a      	ldr	r3, [pc, #424]	; (80075f0 <UART_SetConfig+0x384>)
 8007446:	fba3 1302 	umull	r1, r3, r3, r2
 800744a:	095b      	lsrs	r3, r3, #5
 800744c:	2164      	movs	r1, #100	; 0x64
 800744e:	fb01 f303 	mul.w	r3, r1, r3
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	3332      	adds	r3, #50	; 0x32
 8007458:	4a65      	ldr	r2, [pc, #404]	; (80075f0 <UART_SetConfig+0x384>)
 800745a:	fba2 2303 	umull	r2, r3, r2, r3
 800745e:	095b      	lsrs	r3, r3, #5
 8007460:	f003 0207 	and.w	r2, r3, #7
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4442      	add	r2, r8
 800746a:	609a      	str	r2, [r3, #8]
 800746c:	e26f      	b.n	800794e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800746e:	f7ff f80d 	bl	800648c <HAL_RCC_GetPCLK1Freq>
 8007472:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	461d      	mov	r5, r3
 8007478:	f04f 0600 	mov.w	r6, #0
 800747c:	46a8      	mov	r8, r5
 800747e:	46b1      	mov	r9, r6
 8007480:	eb18 0308 	adds.w	r3, r8, r8
 8007484:	eb49 0409 	adc.w	r4, r9, r9
 8007488:	4698      	mov	r8, r3
 800748a:	46a1      	mov	r9, r4
 800748c:	eb18 0805 	adds.w	r8, r8, r5
 8007490:	eb49 0906 	adc.w	r9, r9, r6
 8007494:	f04f 0100 	mov.w	r1, #0
 8007498:	f04f 0200 	mov.w	r2, #0
 800749c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80074a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80074a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80074a8:	4688      	mov	r8, r1
 80074aa:	4691      	mov	r9, r2
 80074ac:	eb18 0005 	adds.w	r0, r8, r5
 80074b0:	eb49 0106 	adc.w	r1, r9, r6
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	461d      	mov	r5, r3
 80074ba:	f04f 0600 	mov.w	r6, #0
 80074be:	196b      	adds	r3, r5, r5
 80074c0:	eb46 0406 	adc.w	r4, r6, r6
 80074c4:	461a      	mov	r2, r3
 80074c6:	4623      	mov	r3, r4
 80074c8:	f7f9 fb6a 	bl	8000ba0 <__aeabi_uldivmod>
 80074cc:	4603      	mov	r3, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	461a      	mov	r2, r3
 80074d2:	4b47      	ldr	r3, [pc, #284]	; (80075f0 <UART_SetConfig+0x384>)
 80074d4:	fba3 2302 	umull	r2, r3, r3, r2
 80074d8:	095b      	lsrs	r3, r3, #5
 80074da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	461d      	mov	r5, r3
 80074e2:	f04f 0600 	mov.w	r6, #0
 80074e6:	46a9      	mov	r9, r5
 80074e8:	46b2      	mov	sl, r6
 80074ea:	eb19 0309 	adds.w	r3, r9, r9
 80074ee:	eb4a 040a 	adc.w	r4, sl, sl
 80074f2:	4699      	mov	r9, r3
 80074f4:	46a2      	mov	sl, r4
 80074f6:	eb19 0905 	adds.w	r9, r9, r5
 80074fa:	eb4a 0a06 	adc.w	sl, sl, r6
 80074fe:	f04f 0100 	mov.w	r1, #0
 8007502:	f04f 0200 	mov.w	r2, #0
 8007506:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800750a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800750e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007512:	4689      	mov	r9, r1
 8007514:	4692      	mov	sl, r2
 8007516:	eb19 0005 	adds.w	r0, r9, r5
 800751a:	eb4a 0106 	adc.w	r1, sl, r6
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	461d      	mov	r5, r3
 8007524:	f04f 0600 	mov.w	r6, #0
 8007528:	196b      	adds	r3, r5, r5
 800752a:	eb46 0406 	adc.w	r4, r6, r6
 800752e:	461a      	mov	r2, r3
 8007530:	4623      	mov	r3, r4
 8007532:	f7f9 fb35 	bl	8000ba0 <__aeabi_uldivmod>
 8007536:	4603      	mov	r3, r0
 8007538:	460c      	mov	r4, r1
 800753a:	461a      	mov	r2, r3
 800753c:	4b2c      	ldr	r3, [pc, #176]	; (80075f0 <UART_SetConfig+0x384>)
 800753e:	fba3 1302 	umull	r1, r3, r3, r2
 8007542:	095b      	lsrs	r3, r3, #5
 8007544:	2164      	movs	r1, #100	; 0x64
 8007546:	fb01 f303 	mul.w	r3, r1, r3
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	00db      	lsls	r3, r3, #3
 800754e:	3332      	adds	r3, #50	; 0x32
 8007550:	4a27      	ldr	r2, [pc, #156]	; (80075f0 <UART_SetConfig+0x384>)
 8007552:	fba2 2303 	umull	r2, r3, r2, r3
 8007556:	095b      	lsrs	r3, r3, #5
 8007558:	005b      	lsls	r3, r3, #1
 800755a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800755e:	4498      	add	r8, r3
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	461d      	mov	r5, r3
 8007564:	f04f 0600 	mov.w	r6, #0
 8007568:	46a9      	mov	r9, r5
 800756a:	46b2      	mov	sl, r6
 800756c:	eb19 0309 	adds.w	r3, r9, r9
 8007570:	eb4a 040a 	adc.w	r4, sl, sl
 8007574:	4699      	mov	r9, r3
 8007576:	46a2      	mov	sl, r4
 8007578:	eb19 0905 	adds.w	r9, r9, r5
 800757c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007580:	f04f 0100 	mov.w	r1, #0
 8007584:	f04f 0200 	mov.w	r2, #0
 8007588:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800758c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007590:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007594:	4689      	mov	r9, r1
 8007596:	4692      	mov	sl, r2
 8007598:	eb19 0005 	adds.w	r0, r9, r5
 800759c:	eb4a 0106 	adc.w	r1, sl, r6
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	461d      	mov	r5, r3
 80075a6:	f04f 0600 	mov.w	r6, #0
 80075aa:	196b      	adds	r3, r5, r5
 80075ac:	eb46 0406 	adc.w	r4, r6, r6
 80075b0:	461a      	mov	r2, r3
 80075b2:	4623      	mov	r3, r4
 80075b4:	f7f9 faf4 	bl	8000ba0 <__aeabi_uldivmod>
 80075b8:	4603      	mov	r3, r0
 80075ba:	460c      	mov	r4, r1
 80075bc:	461a      	mov	r2, r3
 80075be:	4b0c      	ldr	r3, [pc, #48]	; (80075f0 <UART_SetConfig+0x384>)
 80075c0:	fba3 1302 	umull	r1, r3, r3, r2
 80075c4:	095b      	lsrs	r3, r3, #5
 80075c6:	2164      	movs	r1, #100	; 0x64
 80075c8:	fb01 f303 	mul.w	r3, r1, r3
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	00db      	lsls	r3, r3, #3
 80075d0:	3332      	adds	r3, #50	; 0x32
 80075d2:	4a07      	ldr	r2, [pc, #28]	; (80075f0 <UART_SetConfig+0x384>)
 80075d4:	fba2 2303 	umull	r2, r3, r2, r3
 80075d8:	095b      	lsrs	r3, r3, #5
 80075da:	f003 0207 	and.w	r2, r3, #7
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4442      	add	r2, r8
 80075e4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80075e6:	e1b2      	b.n	800794e <UART_SetConfig+0x6e2>
 80075e8:	40011000 	.word	0x40011000
 80075ec:	40011400 	.word	0x40011400
 80075f0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4ad7      	ldr	r2, [pc, #860]	; (8007958 <UART_SetConfig+0x6ec>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d005      	beq.n	800760a <UART_SetConfig+0x39e>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4ad6      	ldr	r2, [pc, #856]	; (800795c <UART_SetConfig+0x6f0>)
 8007604:	4293      	cmp	r3, r2
 8007606:	f040 80d1 	bne.w	80077ac <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800760a:	f7fe ff53 	bl	80064b4 <HAL_RCC_GetPCLK2Freq>
 800760e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	469a      	mov	sl, r3
 8007614:	f04f 0b00 	mov.w	fp, #0
 8007618:	46d0      	mov	r8, sl
 800761a:	46d9      	mov	r9, fp
 800761c:	eb18 0308 	adds.w	r3, r8, r8
 8007620:	eb49 0409 	adc.w	r4, r9, r9
 8007624:	4698      	mov	r8, r3
 8007626:	46a1      	mov	r9, r4
 8007628:	eb18 080a 	adds.w	r8, r8, sl
 800762c:	eb49 090b 	adc.w	r9, r9, fp
 8007630:	f04f 0100 	mov.w	r1, #0
 8007634:	f04f 0200 	mov.w	r2, #0
 8007638:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800763c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007640:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007644:	4688      	mov	r8, r1
 8007646:	4691      	mov	r9, r2
 8007648:	eb1a 0508 	adds.w	r5, sl, r8
 800764c:	eb4b 0609 	adc.w	r6, fp, r9
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	4619      	mov	r1, r3
 8007656:	f04f 0200 	mov.w	r2, #0
 800765a:	f04f 0300 	mov.w	r3, #0
 800765e:	f04f 0400 	mov.w	r4, #0
 8007662:	0094      	lsls	r4, r2, #2
 8007664:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007668:	008b      	lsls	r3, r1, #2
 800766a:	461a      	mov	r2, r3
 800766c:	4623      	mov	r3, r4
 800766e:	4628      	mov	r0, r5
 8007670:	4631      	mov	r1, r6
 8007672:	f7f9 fa95 	bl	8000ba0 <__aeabi_uldivmod>
 8007676:	4603      	mov	r3, r0
 8007678:	460c      	mov	r4, r1
 800767a:	461a      	mov	r2, r3
 800767c:	4bb8      	ldr	r3, [pc, #736]	; (8007960 <UART_SetConfig+0x6f4>)
 800767e:	fba3 2302 	umull	r2, r3, r3, r2
 8007682:	095b      	lsrs	r3, r3, #5
 8007684:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	469b      	mov	fp, r3
 800768c:	f04f 0c00 	mov.w	ip, #0
 8007690:	46d9      	mov	r9, fp
 8007692:	46e2      	mov	sl, ip
 8007694:	eb19 0309 	adds.w	r3, r9, r9
 8007698:	eb4a 040a 	adc.w	r4, sl, sl
 800769c:	4699      	mov	r9, r3
 800769e:	46a2      	mov	sl, r4
 80076a0:	eb19 090b 	adds.w	r9, r9, fp
 80076a4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80076a8:	f04f 0100 	mov.w	r1, #0
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80076b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076bc:	4689      	mov	r9, r1
 80076be:	4692      	mov	sl, r2
 80076c0:	eb1b 0509 	adds.w	r5, fp, r9
 80076c4:	eb4c 060a 	adc.w	r6, ip, sl
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	4619      	mov	r1, r3
 80076ce:	f04f 0200 	mov.w	r2, #0
 80076d2:	f04f 0300 	mov.w	r3, #0
 80076d6:	f04f 0400 	mov.w	r4, #0
 80076da:	0094      	lsls	r4, r2, #2
 80076dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80076e0:	008b      	lsls	r3, r1, #2
 80076e2:	461a      	mov	r2, r3
 80076e4:	4623      	mov	r3, r4
 80076e6:	4628      	mov	r0, r5
 80076e8:	4631      	mov	r1, r6
 80076ea:	f7f9 fa59 	bl	8000ba0 <__aeabi_uldivmod>
 80076ee:	4603      	mov	r3, r0
 80076f0:	460c      	mov	r4, r1
 80076f2:	461a      	mov	r2, r3
 80076f4:	4b9a      	ldr	r3, [pc, #616]	; (8007960 <UART_SetConfig+0x6f4>)
 80076f6:	fba3 1302 	umull	r1, r3, r3, r2
 80076fa:	095b      	lsrs	r3, r3, #5
 80076fc:	2164      	movs	r1, #100	; 0x64
 80076fe:	fb01 f303 	mul.w	r3, r1, r3
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	011b      	lsls	r3, r3, #4
 8007706:	3332      	adds	r3, #50	; 0x32
 8007708:	4a95      	ldr	r2, [pc, #596]	; (8007960 <UART_SetConfig+0x6f4>)
 800770a:	fba2 2303 	umull	r2, r3, r2, r3
 800770e:	095b      	lsrs	r3, r3, #5
 8007710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007714:	4498      	add	r8, r3
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	469b      	mov	fp, r3
 800771a:	f04f 0c00 	mov.w	ip, #0
 800771e:	46d9      	mov	r9, fp
 8007720:	46e2      	mov	sl, ip
 8007722:	eb19 0309 	adds.w	r3, r9, r9
 8007726:	eb4a 040a 	adc.w	r4, sl, sl
 800772a:	4699      	mov	r9, r3
 800772c:	46a2      	mov	sl, r4
 800772e:	eb19 090b 	adds.w	r9, r9, fp
 8007732:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007736:	f04f 0100 	mov.w	r1, #0
 800773a:	f04f 0200 	mov.w	r2, #0
 800773e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007742:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007746:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800774a:	4689      	mov	r9, r1
 800774c:	4692      	mov	sl, r2
 800774e:	eb1b 0509 	adds.w	r5, fp, r9
 8007752:	eb4c 060a 	adc.w	r6, ip, sl
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	4619      	mov	r1, r3
 800775c:	f04f 0200 	mov.w	r2, #0
 8007760:	f04f 0300 	mov.w	r3, #0
 8007764:	f04f 0400 	mov.w	r4, #0
 8007768:	0094      	lsls	r4, r2, #2
 800776a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800776e:	008b      	lsls	r3, r1, #2
 8007770:	461a      	mov	r2, r3
 8007772:	4623      	mov	r3, r4
 8007774:	4628      	mov	r0, r5
 8007776:	4631      	mov	r1, r6
 8007778:	f7f9 fa12 	bl	8000ba0 <__aeabi_uldivmod>
 800777c:	4603      	mov	r3, r0
 800777e:	460c      	mov	r4, r1
 8007780:	461a      	mov	r2, r3
 8007782:	4b77      	ldr	r3, [pc, #476]	; (8007960 <UART_SetConfig+0x6f4>)
 8007784:	fba3 1302 	umull	r1, r3, r3, r2
 8007788:	095b      	lsrs	r3, r3, #5
 800778a:	2164      	movs	r1, #100	; 0x64
 800778c:	fb01 f303 	mul.w	r3, r1, r3
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	011b      	lsls	r3, r3, #4
 8007794:	3332      	adds	r3, #50	; 0x32
 8007796:	4a72      	ldr	r2, [pc, #456]	; (8007960 <UART_SetConfig+0x6f4>)
 8007798:	fba2 2303 	umull	r2, r3, r2, r3
 800779c:	095b      	lsrs	r3, r3, #5
 800779e:	f003 020f 	and.w	r2, r3, #15
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4442      	add	r2, r8
 80077a8:	609a      	str	r2, [r3, #8]
 80077aa:	e0d0      	b.n	800794e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80077ac:	f7fe fe6e 	bl	800648c <HAL_RCC_GetPCLK1Freq>
 80077b0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	469a      	mov	sl, r3
 80077b6:	f04f 0b00 	mov.w	fp, #0
 80077ba:	46d0      	mov	r8, sl
 80077bc:	46d9      	mov	r9, fp
 80077be:	eb18 0308 	adds.w	r3, r8, r8
 80077c2:	eb49 0409 	adc.w	r4, r9, r9
 80077c6:	4698      	mov	r8, r3
 80077c8:	46a1      	mov	r9, r4
 80077ca:	eb18 080a 	adds.w	r8, r8, sl
 80077ce:	eb49 090b 	adc.w	r9, r9, fp
 80077d2:	f04f 0100 	mov.w	r1, #0
 80077d6:	f04f 0200 	mov.w	r2, #0
 80077da:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80077de:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80077e2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80077e6:	4688      	mov	r8, r1
 80077e8:	4691      	mov	r9, r2
 80077ea:	eb1a 0508 	adds.w	r5, sl, r8
 80077ee:	eb4b 0609 	adc.w	r6, fp, r9
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	4619      	mov	r1, r3
 80077f8:	f04f 0200 	mov.w	r2, #0
 80077fc:	f04f 0300 	mov.w	r3, #0
 8007800:	f04f 0400 	mov.w	r4, #0
 8007804:	0094      	lsls	r4, r2, #2
 8007806:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800780a:	008b      	lsls	r3, r1, #2
 800780c:	461a      	mov	r2, r3
 800780e:	4623      	mov	r3, r4
 8007810:	4628      	mov	r0, r5
 8007812:	4631      	mov	r1, r6
 8007814:	f7f9 f9c4 	bl	8000ba0 <__aeabi_uldivmod>
 8007818:	4603      	mov	r3, r0
 800781a:	460c      	mov	r4, r1
 800781c:	461a      	mov	r2, r3
 800781e:	4b50      	ldr	r3, [pc, #320]	; (8007960 <UART_SetConfig+0x6f4>)
 8007820:	fba3 2302 	umull	r2, r3, r3, r2
 8007824:	095b      	lsrs	r3, r3, #5
 8007826:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	469b      	mov	fp, r3
 800782e:	f04f 0c00 	mov.w	ip, #0
 8007832:	46d9      	mov	r9, fp
 8007834:	46e2      	mov	sl, ip
 8007836:	eb19 0309 	adds.w	r3, r9, r9
 800783a:	eb4a 040a 	adc.w	r4, sl, sl
 800783e:	4699      	mov	r9, r3
 8007840:	46a2      	mov	sl, r4
 8007842:	eb19 090b 	adds.w	r9, r9, fp
 8007846:	eb4a 0a0c 	adc.w	sl, sl, ip
 800784a:	f04f 0100 	mov.w	r1, #0
 800784e:	f04f 0200 	mov.w	r2, #0
 8007852:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007856:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800785a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800785e:	4689      	mov	r9, r1
 8007860:	4692      	mov	sl, r2
 8007862:	eb1b 0509 	adds.w	r5, fp, r9
 8007866:	eb4c 060a 	adc.w	r6, ip, sl
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	4619      	mov	r1, r3
 8007870:	f04f 0200 	mov.w	r2, #0
 8007874:	f04f 0300 	mov.w	r3, #0
 8007878:	f04f 0400 	mov.w	r4, #0
 800787c:	0094      	lsls	r4, r2, #2
 800787e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007882:	008b      	lsls	r3, r1, #2
 8007884:	461a      	mov	r2, r3
 8007886:	4623      	mov	r3, r4
 8007888:	4628      	mov	r0, r5
 800788a:	4631      	mov	r1, r6
 800788c:	f7f9 f988 	bl	8000ba0 <__aeabi_uldivmod>
 8007890:	4603      	mov	r3, r0
 8007892:	460c      	mov	r4, r1
 8007894:	461a      	mov	r2, r3
 8007896:	4b32      	ldr	r3, [pc, #200]	; (8007960 <UART_SetConfig+0x6f4>)
 8007898:	fba3 1302 	umull	r1, r3, r3, r2
 800789c:	095b      	lsrs	r3, r3, #5
 800789e:	2164      	movs	r1, #100	; 0x64
 80078a0:	fb01 f303 	mul.w	r3, r1, r3
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	011b      	lsls	r3, r3, #4
 80078a8:	3332      	adds	r3, #50	; 0x32
 80078aa:	4a2d      	ldr	r2, [pc, #180]	; (8007960 <UART_SetConfig+0x6f4>)
 80078ac:	fba2 2303 	umull	r2, r3, r2, r3
 80078b0:	095b      	lsrs	r3, r3, #5
 80078b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078b6:	4498      	add	r8, r3
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	469b      	mov	fp, r3
 80078bc:	f04f 0c00 	mov.w	ip, #0
 80078c0:	46d9      	mov	r9, fp
 80078c2:	46e2      	mov	sl, ip
 80078c4:	eb19 0309 	adds.w	r3, r9, r9
 80078c8:	eb4a 040a 	adc.w	r4, sl, sl
 80078cc:	4699      	mov	r9, r3
 80078ce:	46a2      	mov	sl, r4
 80078d0:	eb19 090b 	adds.w	r9, r9, fp
 80078d4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078d8:	f04f 0100 	mov.w	r1, #0
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078ec:	4689      	mov	r9, r1
 80078ee:	4692      	mov	sl, r2
 80078f0:	eb1b 0509 	adds.w	r5, fp, r9
 80078f4:	eb4c 060a 	adc.w	r6, ip, sl
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	4619      	mov	r1, r3
 80078fe:	f04f 0200 	mov.w	r2, #0
 8007902:	f04f 0300 	mov.w	r3, #0
 8007906:	f04f 0400 	mov.w	r4, #0
 800790a:	0094      	lsls	r4, r2, #2
 800790c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007910:	008b      	lsls	r3, r1, #2
 8007912:	461a      	mov	r2, r3
 8007914:	4623      	mov	r3, r4
 8007916:	4628      	mov	r0, r5
 8007918:	4631      	mov	r1, r6
 800791a:	f7f9 f941 	bl	8000ba0 <__aeabi_uldivmod>
 800791e:	4603      	mov	r3, r0
 8007920:	460c      	mov	r4, r1
 8007922:	461a      	mov	r2, r3
 8007924:	4b0e      	ldr	r3, [pc, #56]	; (8007960 <UART_SetConfig+0x6f4>)
 8007926:	fba3 1302 	umull	r1, r3, r3, r2
 800792a:	095b      	lsrs	r3, r3, #5
 800792c:	2164      	movs	r1, #100	; 0x64
 800792e:	fb01 f303 	mul.w	r3, r1, r3
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	011b      	lsls	r3, r3, #4
 8007936:	3332      	adds	r3, #50	; 0x32
 8007938:	4a09      	ldr	r2, [pc, #36]	; (8007960 <UART_SetConfig+0x6f4>)
 800793a:	fba2 2303 	umull	r2, r3, r2, r3
 800793e:	095b      	lsrs	r3, r3, #5
 8007940:	f003 020f 	and.w	r2, r3, #15
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4442      	add	r2, r8
 800794a:	609a      	str	r2, [r3, #8]
}
 800794c:	e7ff      	b.n	800794e <UART_SetConfig+0x6e2>
 800794e:	bf00      	nop
 8007950:	3714      	adds	r7, #20
 8007952:	46bd      	mov	sp, r7
 8007954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007958:	40011000 	.word	0x40011000
 800795c:	40011400 	.word	0x40011400
 8007960:	51eb851f 	.word	0x51eb851f

08007964 <gcvt>:
 8007964:	b530      	push	{r4, r5, lr}
 8007966:	ed2d 8b02 	vpush	{d8}
 800796a:	eeb0 8a40 	vmov.f32	s16, s0
 800796e:	eef0 8a60 	vmov.f32	s17, s1
 8007972:	460c      	mov	r4, r1
 8007974:	2200      	movs	r2, #0
 8007976:	b083      	sub	sp, #12
 8007978:	4605      	mov	r5, r0
 800797a:	2300      	movs	r3, #0
 800797c:	ec51 0b10 	vmov	r0, r1, d0
 8007980:	f7f9 f858 	bl	8000a34 <__aeabi_dcmplt>
 8007984:	4622      	mov	r2, r4
 8007986:	b118      	cbz	r0, 8007990 <gcvt+0x2c>
 8007988:	232d      	movs	r3, #45	; 0x2d
 800798a:	f802 3b01 	strb.w	r3, [r2], #1
 800798e:	3d01      	subs	r5, #1
 8007990:	2300      	movs	r3, #0
 8007992:	4809      	ldr	r0, [pc, #36]	; (80079b8 <gcvt+0x54>)
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	4629      	mov	r1, r5
 8007998:	2367      	movs	r3, #103	; 0x67
 800799a:	eeb0 0a48 	vmov.f32	s0, s16
 800799e:	eef0 0a68 	vmov.f32	s1, s17
 80079a2:	6800      	ldr	r0, [r0, #0]
 80079a4:	f001 faa4 	bl	8008ef0 <_gcvt>
 80079a8:	2800      	cmp	r0, #0
 80079aa:	bf14      	ite	ne
 80079ac:	4620      	movne	r0, r4
 80079ae:	2000      	moveq	r0, #0
 80079b0:	b003      	add	sp, #12
 80079b2:	ecbd 8b02 	vpop	{d8}
 80079b6:	bd30      	pop	{r4, r5, pc}
 80079b8:	2000000c 	.word	0x2000000c

080079bc <__errno>:
 80079bc:	4b01      	ldr	r3, [pc, #4]	; (80079c4 <__errno+0x8>)
 80079be:	6818      	ldr	r0, [r3, #0]
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	2000000c 	.word	0x2000000c

080079c8 <__libc_init_array>:
 80079c8:	b570      	push	{r4, r5, r6, lr}
 80079ca:	4e0d      	ldr	r6, [pc, #52]	; (8007a00 <__libc_init_array+0x38>)
 80079cc:	4c0d      	ldr	r4, [pc, #52]	; (8007a04 <__libc_init_array+0x3c>)
 80079ce:	1ba4      	subs	r4, r4, r6
 80079d0:	10a4      	asrs	r4, r4, #2
 80079d2:	2500      	movs	r5, #0
 80079d4:	42a5      	cmp	r5, r4
 80079d6:	d109      	bne.n	80079ec <__libc_init_array+0x24>
 80079d8:	4e0b      	ldr	r6, [pc, #44]	; (8007a08 <__libc_init_array+0x40>)
 80079da:	4c0c      	ldr	r4, [pc, #48]	; (8007a0c <__libc_init_array+0x44>)
 80079dc:	f003 f952 	bl	800ac84 <_init>
 80079e0:	1ba4      	subs	r4, r4, r6
 80079e2:	10a4      	asrs	r4, r4, #2
 80079e4:	2500      	movs	r5, #0
 80079e6:	42a5      	cmp	r5, r4
 80079e8:	d105      	bne.n	80079f6 <__libc_init_array+0x2e>
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079f0:	4798      	blx	r3
 80079f2:	3501      	adds	r5, #1
 80079f4:	e7ee      	b.n	80079d4 <__libc_init_array+0xc>
 80079f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079fa:	4798      	blx	r3
 80079fc:	3501      	adds	r5, #1
 80079fe:	e7f2      	b.n	80079e6 <__libc_init_array+0x1e>
 8007a00:	0800afa0 	.word	0x0800afa0
 8007a04:	0800afa0 	.word	0x0800afa0
 8007a08:	0800afa0 	.word	0x0800afa0
 8007a0c:	0800afa4 	.word	0x0800afa4

08007a10 <__itoa>:
 8007a10:	1e93      	subs	r3, r2, #2
 8007a12:	2b22      	cmp	r3, #34	; 0x22
 8007a14:	b510      	push	{r4, lr}
 8007a16:	460c      	mov	r4, r1
 8007a18:	d904      	bls.n	8007a24 <__itoa+0x14>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	700b      	strb	r3, [r1, #0]
 8007a1e:	461c      	mov	r4, r3
 8007a20:	4620      	mov	r0, r4
 8007a22:	bd10      	pop	{r4, pc}
 8007a24:	2a0a      	cmp	r2, #10
 8007a26:	d109      	bne.n	8007a3c <__itoa+0x2c>
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	da07      	bge.n	8007a3c <__itoa+0x2c>
 8007a2c:	232d      	movs	r3, #45	; 0x2d
 8007a2e:	700b      	strb	r3, [r1, #0]
 8007a30:	4240      	negs	r0, r0
 8007a32:	2101      	movs	r1, #1
 8007a34:	4421      	add	r1, r4
 8007a36:	f000 fb63 	bl	8008100 <__utoa>
 8007a3a:	e7f1      	b.n	8007a20 <__itoa+0x10>
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	e7f9      	b.n	8007a34 <__itoa+0x24>

08007a40 <itoa>:
 8007a40:	f7ff bfe6 	b.w	8007a10 <__itoa>

08007a44 <memcpy>:
 8007a44:	b510      	push	{r4, lr}
 8007a46:	1e43      	subs	r3, r0, #1
 8007a48:	440a      	add	r2, r1
 8007a4a:	4291      	cmp	r1, r2
 8007a4c:	d100      	bne.n	8007a50 <memcpy+0xc>
 8007a4e:	bd10      	pop	{r4, pc}
 8007a50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a58:	e7f7      	b.n	8007a4a <memcpy+0x6>

08007a5a <memset>:
 8007a5a:	4402      	add	r2, r0
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d100      	bne.n	8007a64 <memset+0xa>
 8007a62:	4770      	bx	lr
 8007a64:	f803 1b01 	strb.w	r1, [r3], #1
 8007a68:	e7f9      	b.n	8007a5e <memset+0x4>

08007a6a <__cvt>:
 8007a6a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a6e:	ec55 4b10 	vmov	r4, r5, d0
 8007a72:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007a74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007a78:	2d00      	cmp	r5, #0
 8007a7a:	460e      	mov	r6, r1
 8007a7c:	4691      	mov	r9, r2
 8007a7e:	4619      	mov	r1, r3
 8007a80:	bfb8      	it	lt
 8007a82:	4622      	movlt	r2, r4
 8007a84:	462b      	mov	r3, r5
 8007a86:	f027 0720 	bic.w	r7, r7, #32
 8007a8a:	bfbb      	ittet	lt
 8007a8c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007a90:	461d      	movlt	r5, r3
 8007a92:	2300      	movge	r3, #0
 8007a94:	232d      	movlt	r3, #45	; 0x2d
 8007a96:	bfb8      	it	lt
 8007a98:	4614      	movlt	r4, r2
 8007a9a:	2f46      	cmp	r7, #70	; 0x46
 8007a9c:	700b      	strb	r3, [r1, #0]
 8007a9e:	d004      	beq.n	8007aaa <__cvt+0x40>
 8007aa0:	2f45      	cmp	r7, #69	; 0x45
 8007aa2:	d100      	bne.n	8007aa6 <__cvt+0x3c>
 8007aa4:	3601      	adds	r6, #1
 8007aa6:	2102      	movs	r1, #2
 8007aa8:	e000      	b.n	8007aac <__cvt+0x42>
 8007aaa:	2103      	movs	r1, #3
 8007aac:	ab03      	add	r3, sp, #12
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	ab02      	add	r3, sp, #8
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	4632      	mov	r2, r6
 8007ab6:	4653      	mov	r3, sl
 8007ab8:	ec45 4b10 	vmov	d0, r4, r5
 8007abc:	f000 fbec 	bl	8008298 <_dtoa_r>
 8007ac0:	2f47      	cmp	r7, #71	; 0x47
 8007ac2:	4680      	mov	r8, r0
 8007ac4:	d102      	bne.n	8007acc <__cvt+0x62>
 8007ac6:	f019 0f01 	tst.w	r9, #1
 8007aca:	d026      	beq.n	8007b1a <__cvt+0xb0>
 8007acc:	2f46      	cmp	r7, #70	; 0x46
 8007ace:	eb08 0906 	add.w	r9, r8, r6
 8007ad2:	d111      	bne.n	8007af8 <__cvt+0x8e>
 8007ad4:	f898 3000 	ldrb.w	r3, [r8]
 8007ad8:	2b30      	cmp	r3, #48	; 0x30
 8007ada:	d10a      	bne.n	8007af2 <__cvt+0x88>
 8007adc:	2200      	movs	r2, #0
 8007ade:	2300      	movs	r3, #0
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	f7f8 ff9c 	bl	8000a20 <__aeabi_dcmpeq>
 8007ae8:	b918      	cbnz	r0, 8007af2 <__cvt+0x88>
 8007aea:	f1c6 0601 	rsb	r6, r6, #1
 8007aee:	f8ca 6000 	str.w	r6, [sl]
 8007af2:	f8da 3000 	ldr.w	r3, [sl]
 8007af6:	4499      	add	r9, r3
 8007af8:	2200      	movs	r2, #0
 8007afa:	2300      	movs	r3, #0
 8007afc:	4620      	mov	r0, r4
 8007afe:	4629      	mov	r1, r5
 8007b00:	f7f8 ff8e 	bl	8000a20 <__aeabi_dcmpeq>
 8007b04:	b938      	cbnz	r0, 8007b16 <__cvt+0xac>
 8007b06:	2230      	movs	r2, #48	; 0x30
 8007b08:	9b03      	ldr	r3, [sp, #12]
 8007b0a:	454b      	cmp	r3, r9
 8007b0c:	d205      	bcs.n	8007b1a <__cvt+0xb0>
 8007b0e:	1c59      	adds	r1, r3, #1
 8007b10:	9103      	str	r1, [sp, #12]
 8007b12:	701a      	strb	r2, [r3, #0]
 8007b14:	e7f8      	b.n	8007b08 <__cvt+0x9e>
 8007b16:	f8cd 900c 	str.w	r9, [sp, #12]
 8007b1a:	9b03      	ldr	r3, [sp, #12]
 8007b1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b1e:	eba3 0308 	sub.w	r3, r3, r8
 8007b22:	4640      	mov	r0, r8
 8007b24:	6013      	str	r3, [r2, #0]
 8007b26:	b004      	add	sp, #16
 8007b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007b2c <__exponent>:
 8007b2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b2e:	2900      	cmp	r1, #0
 8007b30:	4604      	mov	r4, r0
 8007b32:	bfba      	itte	lt
 8007b34:	4249      	neglt	r1, r1
 8007b36:	232d      	movlt	r3, #45	; 0x2d
 8007b38:	232b      	movge	r3, #43	; 0x2b
 8007b3a:	2909      	cmp	r1, #9
 8007b3c:	f804 2b02 	strb.w	r2, [r4], #2
 8007b40:	7043      	strb	r3, [r0, #1]
 8007b42:	dd20      	ble.n	8007b86 <__exponent+0x5a>
 8007b44:	f10d 0307 	add.w	r3, sp, #7
 8007b48:	461f      	mov	r7, r3
 8007b4a:	260a      	movs	r6, #10
 8007b4c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007b50:	fb06 1115 	mls	r1, r6, r5, r1
 8007b54:	3130      	adds	r1, #48	; 0x30
 8007b56:	2d09      	cmp	r5, #9
 8007b58:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b5c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007b60:	4629      	mov	r1, r5
 8007b62:	dc09      	bgt.n	8007b78 <__exponent+0x4c>
 8007b64:	3130      	adds	r1, #48	; 0x30
 8007b66:	3b02      	subs	r3, #2
 8007b68:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007b6c:	42bb      	cmp	r3, r7
 8007b6e:	4622      	mov	r2, r4
 8007b70:	d304      	bcc.n	8007b7c <__exponent+0x50>
 8007b72:	1a10      	subs	r0, r2, r0
 8007b74:	b003      	add	sp, #12
 8007b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b78:	4613      	mov	r3, r2
 8007b7a:	e7e7      	b.n	8007b4c <__exponent+0x20>
 8007b7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b80:	f804 2b01 	strb.w	r2, [r4], #1
 8007b84:	e7f2      	b.n	8007b6c <__exponent+0x40>
 8007b86:	2330      	movs	r3, #48	; 0x30
 8007b88:	4419      	add	r1, r3
 8007b8a:	7083      	strb	r3, [r0, #2]
 8007b8c:	1d02      	adds	r2, r0, #4
 8007b8e:	70c1      	strb	r1, [r0, #3]
 8007b90:	e7ef      	b.n	8007b72 <__exponent+0x46>
	...

08007b94 <_printf_float>:
 8007b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b98:	b08d      	sub	sp, #52	; 0x34
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007ba0:	4616      	mov	r6, r2
 8007ba2:	461f      	mov	r7, r3
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	f001 fa6d 	bl	8009084 <_localeconv_r>
 8007baa:	6803      	ldr	r3, [r0, #0]
 8007bac:	9304      	str	r3, [sp, #16]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7f8 fb0a 	bl	80001c8 <strlen>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007bbc:	9005      	str	r0, [sp, #20]
 8007bbe:	3307      	adds	r3, #7
 8007bc0:	f023 0307 	bic.w	r3, r3, #7
 8007bc4:	f103 0208 	add.w	r2, r3, #8
 8007bc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007bcc:	f8d4 b000 	ldr.w	fp, [r4]
 8007bd0:	f8c8 2000 	str.w	r2, [r8]
 8007bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007bdc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007be0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007be4:	9307      	str	r3, [sp, #28]
 8007be6:	f8cd 8018 	str.w	r8, [sp, #24]
 8007bea:	f04f 32ff 	mov.w	r2, #4294967295
 8007bee:	4ba7      	ldr	r3, [pc, #668]	; (8007e8c <_printf_float+0x2f8>)
 8007bf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bf4:	f7f8 ff46 	bl	8000a84 <__aeabi_dcmpun>
 8007bf8:	bb70      	cbnz	r0, 8007c58 <_printf_float+0xc4>
 8007bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfe:	4ba3      	ldr	r3, [pc, #652]	; (8007e8c <_printf_float+0x2f8>)
 8007c00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c04:	f7f8 ff20 	bl	8000a48 <__aeabi_dcmple>
 8007c08:	bb30      	cbnz	r0, 8007c58 <_printf_float+0xc4>
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	4640      	mov	r0, r8
 8007c10:	4649      	mov	r1, r9
 8007c12:	f7f8 ff0f 	bl	8000a34 <__aeabi_dcmplt>
 8007c16:	b110      	cbz	r0, 8007c1e <_printf_float+0x8a>
 8007c18:	232d      	movs	r3, #45	; 0x2d
 8007c1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c1e:	4a9c      	ldr	r2, [pc, #624]	; (8007e90 <_printf_float+0x2fc>)
 8007c20:	4b9c      	ldr	r3, [pc, #624]	; (8007e94 <_printf_float+0x300>)
 8007c22:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007c26:	bf8c      	ite	hi
 8007c28:	4690      	movhi	r8, r2
 8007c2a:	4698      	movls	r8, r3
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	f02b 0204 	bic.w	r2, fp, #4
 8007c32:	6123      	str	r3, [r4, #16]
 8007c34:	6022      	str	r2, [r4, #0]
 8007c36:	f04f 0900 	mov.w	r9, #0
 8007c3a:	9700      	str	r7, [sp, #0]
 8007c3c:	4633      	mov	r3, r6
 8007c3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007c40:	4621      	mov	r1, r4
 8007c42:	4628      	mov	r0, r5
 8007c44:	f000 f9e6 	bl	8008014 <_printf_common>
 8007c48:	3001      	adds	r0, #1
 8007c4a:	f040 808d 	bne.w	8007d68 <_printf_float+0x1d4>
 8007c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c52:	b00d      	add	sp, #52	; 0x34
 8007c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c58:	4642      	mov	r2, r8
 8007c5a:	464b      	mov	r3, r9
 8007c5c:	4640      	mov	r0, r8
 8007c5e:	4649      	mov	r1, r9
 8007c60:	f7f8 ff10 	bl	8000a84 <__aeabi_dcmpun>
 8007c64:	b110      	cbz	r0, 8007c6c <_printf_float+0xd8>
 8007c66:	4a8c      	ldr	r2, [pc, #560]	; (8007e98 <_printf_float+0x304>)
 8007c68:	4b8c      	ldr	r3, [pc, #560]	; (8007e9c <_printf_float+0x308>)
 8007c6a:	e7da      	b.n	8007c22 <_printf_float+0x8e>
 8007c6c:	6861      	ldr	r1, [r4, #4]
 8007c6e:	1c4b      	adds	r3, r1, #1
 8007c70:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007c74:	a80a      	add	r0, sp, #40	; 0x28
 8007c76:	d13e      	bne.n	8007cf6 <_printf_float+0x162>
 8007c78:	2306      	movs	r3, #6
 8007c7a:	6063      	str	r3, [r4, #4]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007c82:	ab09      	add	r3, sp, #36	; 0x24
 8007c84:	9300      	str	r3, [sp, #0]
 8007c86:	ec49 8b10 	vmov	d0, r8, r9
 8007c8a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c8e:	6022      	str	r2, [r4, #0]
 8007c90:	f8cd a004 	str.w	sl, [sp, #4]
 8007c94:	6861      	ldr	r1, [r4, #4]
 8007c96:	4628      	mov	r0, r5
 8007c98:	f7ff fee7 	bl	8007a6a <__cvt>
 8007c9c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007ca0:	2b47      	cmp	r3, #71	; 0x47
 8007ca2:	4680      	mov	r8, r0
 8007ca4:	d109      	bne.n	8007cba <_printf_float+0x126>
 8007ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca8:	1cd8      	adds	r0, r3, #3
 8007caa:	db02      	blt.n	8007cb2 <_printf_float+0x11e>
 8007cac:	6862      	ldr	r2, [r4, #4]
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	dd47      	ble.n	8007d42 <_printf_float+0x1ae>
 8007cb2:	f1aa 0a02 	sub.w	sl, sl, #2
 8007cb6:	fa5f fa8a 	uxtb.w	sl, sl
 8007cba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007cbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cc0:	d824      	bhi.n	8007d0c <_printf_float+0x178>
 8007cc2:	3901      	subs	r1, #1
 8007cc4:	4652      	mov	r2, sl
 8007cc6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007cca:	9109      	str	r1, [sp, #36]	; 0x24
 8007ccc:	f7ff ff2e 	bl	8007b2c <__exponent>
 8007cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cd2:	1813      	adds	r3, r2, r0
 8007cd4:	2a01      	cmp	r2, #1
 8007cd6:	4681      	mov	r9, r0
 8007cd8:	6123      	str	r3, [r4, #16]
 8007cda:	dc02      	bgt.n	8007ce2 <_printf_float+0x14e>
 8007cdc:	6822      	ldr	r2, [r4, #0]
 8007cde:	07d1      	lsls	r1, r2, #31
 8007ce0:	d501      	bpl.n	8007ce6 <_printf_float+0x152>
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	6123      	str	r3, [r4, #16]
 8007ce6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d0a5      	beq.n	8007c3a <_printf_float+0xa6>
 8007cee:	232d      	movs	r3, #45	; 0x2d
 8007cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cf4:	e7a1      	b.n	8007c3a <_printf_float+0xa6>
 8007cf6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007cfa:	f000 8177 	beq.w	8007fec <_printf_float+0x458>
 8007cfe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007d02:	d1bb      	bne.n	8007c7c <_printf_float+0xe8>
 8007d04:	2900      	cmp	r1, #0
 8007d06:	d1b9      	bne.n	8007c7c <_printf_float+0xe8>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e7b6      	b.n	8007c7a <_printf_float+0xe6>
 8007d0c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007d10:	d119      	bne.n	8007d46 <_printf_float+0x1b2>
 8007d12:	2900      	cmp	r1, #0
 8007d14:	6863      	ldr	r3, [r4, #4]
 8007d16:	dd0c      	ble.n	8007d32 <_printf_float+0x19e>
 8007d18:	6121      	str	r1, [r4, #16]
 8007d1a:	b913      	cbnz	r3, 8007d22 <_printf_float+0x18e>
 8007d1c:	6822      	ldr	r2, [r4, #0]
 8007d1e:	07d2      	lsls	r2, r2, #31
 8007d20:	d502      	bpl.n	8007d28 <_printf_float+0x194>
 8007d22:	3301      	adds	r3, #1
 8007d24:	440b      	add	r3, r1
 8007d26:	6123      	str	r3, [r4, #16]
 8007d28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d2a:	65a3      	str	r3, [r4, #88]	; 0x58
 8007d2c:	f04f 0900 	mov.w	r9, #0
 8007d30:	e7d9      	b.n	8007ce6 <_printf_float+0x152>
 8007d32:	b913      	cbnz	r3, 8007d3a <_printf_float+0x1a6>
 8007d34:	6822      	ldr	r2, [r4, #0]
 8007d36:	07d0      	lsls	r0, r2, #31
 8007d38:	d501      	bpl.n	8007d3e <_printf_float+0x1aa>
 8007d3a:	3302      	adds	r3, #2
 8007d3c:	e7f3      	b.n	8007d26 <_printf_float+0x192>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e7f1      	b.n	8007d26 <_printf_float+0x192>
 8007d42:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007d46:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	db05      	blt.n	8007d5a <_printf_float+0x1c6>
 8007d4e:	6822      	ldr	r2, [r4, #0]
 8007d50:	6123      	str	r3, [r4, #16]
 8007d52:	07d1      	lsls	r1, r2, #31
 8007d54:	d5e8      	bpl.n	8007d28 <_printf_float+0x194>
 8007d56:	3301      	adds	r3, #1
 8007d58:	e7e5      	b.n	8007d26 <_printf_float+0x192>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bfd4      	ite	le
 8007d5e:	f1c3 0302 	rsble	r3, r3, #2
 8007d62:	2301      	movgt	r3, #1
 8007d64:	4413      	add	r3, r2
 8007d66:	e7de      	b.n	8007d26 <_printf_float+0x192>
 8007d68:	6823      	ldr	r3, [r4, #0]
 8007d6a:	055a      	lsls	r2, r3, #21
 8007d6c:	d407      	bmi.n	8007d7e <_printf_float+0x1ea>
 8007d6e:	6923      	ldr	r3, [r4, #16]
 8007d70:	4642      	mov	r2, r8
 8007d72:	4631      	mov	r1, r6
 8007d74:	4628      	mov	r0, r5
 8007d76:	47b8      	blx	r7
 8007d78:	3001      	adds	r0, #1
 8007d7a:	d12b      	bne.n	8007dd4 <_printf_float+0x240>
 8007d7c:	e767      	b.n	8007c4e <_printf_float+0xba>
 8007d7e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007d82:	f240 80dc 	bls.w	8007f3e <_printf_float+0x3aa>
 8007d86:	2200      	movs	r2, #0
 8007d88:	2300      	movs	r3, #0
 8007d8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d8e:	f7f8 fe47 	bl	8000a20 <__aeabi_dcmpeq>
 8007d92:	2800      	cmp	r0, #0
 8007d94:	d033      	beq.n	8007dfe <_printf_float+0x26a>
 8007d96:	2301      	movs	r3, #1
 8007d98:	4a41      	ldr	r2, [pc, #260]	; (8007ea0 <_printf_float+0x30c>)
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	47b8      	blx	r7
 8007da0:	3001      	adds	r0, #1
 8007da2:	f43f af54 	beq.w	8007c4e <_printf_float+0xba>
 8007da6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007daa:	429a      	cmp	r2, r3
 8007dac:	db02      	blt.n	8007db4 <_printf_float+0x220>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	07d8      	lsls	r0, r3, #31
 8007db2:	d50f      	bpl.n	8007dd4 <_printf_float+0x240>
 8007db4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007db8:	4631      	mov	r1, r6
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b8      	blx	r7
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	f43f af45 	beq.w	8007c4e <_printf_float+0xba>
 8007dc4:	f04f 0800 	mov.w	r8, #0
 8007dc8:	f104 091a 	add.w	r9, r4, #26
 8007dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	4543      	cmp	r3, r8
 8007dd2:	dc09      	bgt.n	8007de8 <_printf_float+0x254>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	079b      	lsls	r3, r3, #30
 8007dd8:	f100 8103 	bmi.w	8007fe2 <_printf_float+0x44e>
 8007ddc:	68e0      	ldr	r0, [r4, #12]
 8007dde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007de0:	4298      	cmp	r0, r3
 8007de2:	bfb8      	it	lt
 8007de4:	4618      	movlt	r0, r3
 8007de6:	e734      	b.n	8007c52 <_printf_float+0xbe>
 8007de8:	2301      	movs	r3, #1
 8007dea:	464a      	mov	r2, r9
 8007dec:	4631      	mov	r1, r6
 8007dee:	4628      	mov	r0, r5
 8007df0:	47b8      	blx	r7
 8007df2:	3001      	adds	r0, #1
 8007df4:	f43f af2b 	beq.w	8007c4e <_printf_float+0xba>
 8007df8:	f108 0801 	add.w	r8, r8, #1
 8007dfc:	e7e6      	b.n	8007dcc <_printf_float+0x238>
 8007dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	dc2b      	bgt.n	8007e5c <_printf_float+0x2c8>
 8007e04:	2301      	movs	r3, #1
 8007e06:	4a26      	ldr	r2, [pc, #152]	; (8007ea0 <_printf_float+0x30c>)
 8007e08:	4631      	mov	r1, r6
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	47b8      	blx	r7
 8007e0e:	3001      	adds	r0, #1
 8007e10:	f43f af1d 	beq.w	8007c4e <_printf_float+0xba>
 8007e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e16:	b923      	cbnz	r3, 8007e22 <_printf_float+0x28e>
 8007e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e1a:	b913      	cbnz	r3, 8007e22 <_printf_float+0x28e>
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	07d9      	lsls	r1, r3, #31
 8007e20:	d5d8      	bpl.n	8007dd4 <_printf_float+0x240>
 8007e22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e26:	4631      	mov	r1, r6
 8007e28:	4628      	mov	r0, r5
 8007e2a:	47b8      	blx	r7
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	f43f af0e 	beq.w	8007c4e <_printf_float+0xba>
 8007e32:	f04f 0900 	mov.w	r9, #0
 8007e36:	f104 0a1a 	add.w	sl, r4, #26
 8007e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e3c:	425b      	negs	r3, r3
 8007e3e:	454b      	cmp	r3, r9
 8007e40:	dc01      	bgt.n	8007e46 <_printf_float+0x2b2>
 8007e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e44:	e794      	b.n	8007d70 <_printf_float+0x1dc>
 8007e46:	2301      	movs	r3, #1
 8007e48:	4652      	mov	r2, sl
 8007e4a:	4631      	mov	r1, r6
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	47b8      	blx	r7
 8007e50:	3001      	adds	r0, #1
 8007e52:	f43f aefc 	beq.w	8007c4e <_printf_float+0xba>
 8007e56:	f109 0901 	add.w	r9, r9, #1
 8007e5a:	e7ee      	b.n	8007e3a <_printf_float+0x2a6>
 8007e5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e60:	429a      	cmp	r2, r3
 8007e62:	bfa8      	it	ge
 8007e64:	461a      	movge	r2, r3
 8007e66:	2a00      	cmp	r2, #0
 8007e68:	4691      	mov	r9, r2
 8007e6a:	dd07      	ble.n	8007e7c <_printf_float+0x2e8>
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4642      	mov	r2, r8
 8007e72:	4628      	mov	r0, r5
 8007e74:	47b8      	blx	r7
 8007e76:	3001      	adds	r0, #1
 8007e78:	f43f aee9 	beq.w	8007c4e <_printf_float+0xba>
 8007e7c:	f104 031a 	add.w	r3, r4, #26
 8007e80:	f04f 0b00 	mov.w	fp, #0
 8007e84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e88:	9306      	str	r3, [sp, #24]
 8007e8a:	e015      	b.n	8007eb8 <_printf_float+0x324>
 8007e8c:	7fefffff 	.word	0x7fefffff
 8007e90:	0800acc0 	.word	0x0800acc0
 8007e94:	0800acbc 	.word	0x0800acbc
 8007e98:	0800acc8 	.word	0x0800acc8
 8007e9c:	0800acc4 	.word	0x0800acc4
 8007ea0:	0800accc 	.word	0x0800accc
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	9a06      	ldr	r2, [sp, #24]
 8007ea8:	4631      	mov	r1, r6
 8007eaa:	4628      	mov	r0, r5
 8007eac:	47b8      	blx	r7
 8007eae:	3001      	adds	r0, #1
 8007eb0:	f43f aecd 	beq.w	8007c4e <_printf_float+0xba>
 8007eb4:	f10b 0b01 	add.w	fp, fp, #1
 8007eb8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007ebc:	ebaa 0309 	sub.w	r3, sl, r9
 8007ec0:	455b      	cmp	r3, fp
 8007ec2:	dcef      	bgt.n	8007ea4 <_printf_float+0x310>
 8007ec4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	44d0      	add	r8, sl
 8007ecc:	db15      	blt.n	8007efa <_printf_float+0x366>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	07da      	lsls	r2, r3, #31
 8007ed2:	d412      	bmi.n	8007efa <_printf_float+0x366>
 8007ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ed8:	eba3 020a 	sub.w	r2, r3, sl
 8007edc:	eba3 0a01 	sub.w	sl, r3, r1
 8007ee0:	4592      	cmp	sl, r2
 8007ee2:	bfa8      	it	ge
 8007ee4:	4692      	movge	sl, r2
 8007ee6:	f1ba 0f00 	cmp.w	sl, #0
 8007eea:	dc0e      	bgt.n	8007f0a <_printf_float+0x376>
 8007eec:	f04f 0800 	mov.w	r8, #0
 8007ef0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ef4:	f104 091a 	add.w	r9, r4, #26
 8007ef8:	e019      	b.n	8007f2e <_printf_float+0x39a>
 8007efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007efe:	4631      	mov	r1, r6
 8007f00:	4628      	mov	r0, r5
 8007f02:	47b8      	blx	r7
 8007f04:	3001      	adds	r0, #1
 8007f06:	d1e5      	bne.n	8007ed4 <_printf_float+0x340>
 8007f08:	e6a1      	b.n	8007c4e <_printf_float+0xba>
 8007f0a:	4653      	mov	r3, sl
 8007f0c:	4642      	mov	r2, r8
 8007f0e:	4631      	mov	r1, r6
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b8      	blx	r7
 8007f14:	3001      	adds	r0, #1
 8007f16:	d1e9      	bne.n	8007eec <_printf_float+0x358>
 8007f18:	e699      	b.n	8007c4e <_printf_float+0xba>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	464a      	mov	r2, r9
 8007f1e:	4631      	mov	r1, r6
 8007f20:	4628      	mov	r0, r5
 8007f22:	47b8      	blx	r7
 8007f24:	3001      	adds	r0, #1
 8007f26:	f43f ae92 	beq.w	8007c4e <_printf_float+0xba>
 8007f2a:	f108 0801 	add.w	r8, r8, #1
 8007f2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f32:	1a9b      	subs	r3, r3, r2
 8007f34:	eba3 030a 	sub.w	r3, r3, sl
 8007f38:	4543      	cmp	r3, r8
 8007f3a:	dcee      	bgt.n	8007f1a <_printf_float+0x386>
 8007f3c:	e74a      	b.n	8007dd4 <_printf_float+0x240>
 8007f3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f40:	2a01      	cmp	r2, #1
 8007f42:	dc01      	bgt.n	8007f48 <_printf_float+0x3b4>
 8007f44:	07db      	lsls	r3, r3, #31
 8007f46:	d53a      	bpl.n	8007fbe <_printf_float+0x42a>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	4642      	mov	r2, r8
 8007f4c:	4631      	mov	r1, r6
 8007f4e:	4628      	mov	r0, r5
 8007f50:	47b8      	blx	r7
 8007f52:	3001      	adds	r0, #1
 8007f54:	f43f ae7b 	beq.w	8007c4e <_printf_float+0xba>
 8007f58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f5c:	4631      	mov	r1, r6
 8007f5e:	4628      	mov	r0, r5
 8007f60:	47b8      	blx	r7
 8007f62:	3001      	adds	r0, #1
 8007f64:	f108 0801 	add.w	r8, r8, #1
 8007f68:	f43f ae71 	beq.w	8007c4e <_printf_float+0xba>
 8007f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f103 3aff 	add.w	sl, r3, #4294967295
 8007f74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f7f8 fd51 	bl	8000a20 <__aeabi_dcmpeq>
 8007f7e:	b9c8      	cbnz	r0, 8007fb4 <_printf_float+0x420>
 8007f80:	4653      	mov	r3, sl
 8007f82:	4642      	mov	r2, r8
 8007f84:	4631      	mov	r1, r6
 8007f86:	4628      	mov	r0, r5
 8007f88:	47b8      	blx	r7
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	d10e      	bne.n	8007fac <_printf_float+0x418>
 8007f8e:	e65e      	b.n	8007c4e <_printf_float+0xba>
 8007f90:	2301      	movs	r3, #1
 8007f92:	4652      	mov	r2, sl
 8007f94:	4631      	mov	r1, r6
 8007f96:	4628      	mov	r0, r5
 8007f98:	47b8      	blx	r7
 8007f9a:	3001      	adds	r0, #1
 8007f9c:	f43f ae57 	beq.w	8007c4e <_printf_float+0xba>
 8007fa0:	f108 0801 	add.w	r8, r8, #1
 8007fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	4543      	cmp	r3, r8
 8007faa:	dcf1      	bgt.n	8007f90 <_printf_float+0x3fc>
 8007fac:	464b      	mov	r3, r9
 8007fae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007fb2:	e6de      	b.n	8007d72 <_printf_float+0x1de>
 8007fb4:	f04f 0800 	mov.w	r8, #0
 8007fb8:	f104 0a1a 	add.w	sl, r4, #26
 8007fbc:	e7f2      	b.n	8007fa4 <_printf_float+0x410>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e7df      	b.n	8007f82 <_printf_float+0x3ee>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	464a      	mov	r2, r9
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	4628      	mov	r0, r5
 8007fca:	47b8      	blx	r7
 8007fcc:	3001      	adds	r0, #1
 8007fce:	f43f ae3e 	beq.w	8007c4e <_printf_float+0xba>
 8007fd2:	f108 0801 	add.w	r8, r8, #1
 8007fd6:	68e3      	ldr	r3, [r4, #12]
 8007fd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fda:	1a9b      	subs	r3, r3, r2
 8007fdc:	4543      	cmp	r3, r8
 8007fde:	dcf0      	bgt.n	8007fc2 <_printf_float+0x42e>
 8007fe0:	e6fc      	b.n	8007ddc <_printf_float+0x248>
 8007fe2:	f04f 0800 	mov.w	r8, #0
 8007fe6:	f104 0919 	add.w	r9, r4, #25
 8007fea:	e7f4      	b.n	8007fd6 <_printf_float+0x442>
 8007fec:	2900      	cmp	r1, #0
 8007fee:	f43f ae8b 	beq.w	8007d08 <_printf_float+0x174>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007ff8:	ab09      	add	r3, sp, #36	; 0x24
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	ec49 8b10 	vmov	d0, r8, r9
 8008000:	6022      	str	r2, [r4, #0]
 8008002:	f8cd a004 	str.w	sl, [sp, #4]
 8008006:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800800a:	4628      	mov	r0, r5
 800800c:	f7ff fd2d 	bl	8007a6a <__cvt>
 8008010:	4680      	mov	r8, r0
 8008012:	e648      	b.n	8007ca6 <_printf_float+0x112>

08008014 <_printf_common>:
 8008014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008018:	4691      	mov	r9, r2
 800801a:	461f      	mov	r7, r3
 800801c:	688a      	ldr	r2, [r1, #8]
 800801e:	690b      	ldr	r3, [r1, #16]
 8008020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008024:	4293      	cmp	r3, r2
 8008026:	bfb8      	it	lt
 8008028:	4613      	movlt	r3, r2
 800802a:	f8c9 3000 	str.w	r3, [r9]
 800802e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008032:	4606      	mov	r6, r0
 8008034:	460c      	mov	r4, r1
 8008036:	b112      	cbz	r2, 800803e <_printf_common+0x2a>
 8008038:	3301      	adds	r3, #1
 800803a:	f8c9 3000 	str.w	r3, [r9]
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	0699      	lsls	r1, r3, #26
 8008042:	bf42      	ittt	mi
 8008044:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008048:	3302      	addmi	r3, #2
 800804a:	f8c9 3000 	strmi.w	r3, [r9]
 800804e:	6825      	ldr	r5, [r4, #0]
 8008050:	f015 0506 	ands.w	r5, r5, #6
 8008054:	d107      	bne.n	8008066 <_printf_common+0x52>
 8008056:	f104 0a19 	add.w	sl, r4, #25
 800805a:	68e3      	ldr	r3, [r4, #12]
 800805c:	f8d9 2000 	ldr.w	r2, [r9]
 8008060:	1a9b      	subs	r3, r3, r2
 8008062:	42ab      	cmp	r3, r5
 8008064:	dc28      	bgt.n	80080b8 <_printf_common+0xa4>
 8008066:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800806a:	6822      	ldr	r2, [r4, #0]
 800806c:	3300      	adds	r3, #0
 800806e:	bf18      	it	ne
 8008070:	2301      	movne	r3, #1
 8008072:	0692      	lsls	r2, r2, #26
 8008074:	d42d      	bmi.n	80080d2 <_printf_common+0xbe>
 8008076:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800807a:	4639      	mov	r1, r7
 800807c:	4630      	mov	r0, r6
 800807e:	47c0      	blx	r8
 8008080:	3001      	adds	r0, #1
 8008082:	d020      	beq.n	80080c6 <_printf_common+0xb2>
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	68e5      	ldr	r5, [r4, #12]
 8008088:	f8d9 2000 	ldr.w	r2, [r9]
 800808c:	f003 0306 	and.w	r3, r3, #6
 8008090:	2b04      	cmp	r3, #4
 8008092:	bf08      	it	eq
 8008094:	1aad      	subeq	r5, r5, r2
 8008096:	68a3      	ldr	r3, [r4, #8]
 8008098:	6922      	ldr	r2, [r4, #16]
 800809a:	bf0c      	ite	eq
 800809c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080a0:	2500      	movne	r5, #0
 80080a2:	4293      	cmp	r3, r2
 80080a4:	bfc4      	itt	gt
 80080a6:	1a9b      	subgt	r3, r3, r2
 80080a8:	18ed      	addgt	r5, r5, r3
 80080aa:	f04f 0900 	mov.w	r9, #0
 80080ae:	341a      	adds	r4, #26
 80080b0:	454d      	cmp	r5, r9
 80080b2:	d11a      	bne.n	80080ea <_printf_common+0xd6>
 80080b4:	2000      	movs	r0, #0
 80080b6:	e008      	b.n	80080ca <_printf_common+0xb6>
 80080b8:	2301      	movs	r3, #1
 80080ba:	4652      	mov	r2, sl
 80080bc:	4639      	mov	r1, r7
 80080be:	4630      	mov	r0, r6
 80080c0:	47c0      	blx	r8
 80080c2:	3001      	adds	r0, #1
 80080c4:	d103      	bne.n	80080ce <_printf_common+0xba>
 80080c6:	f04f 30ff 	mov.w	r0, #4294967295
 80080ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ce:	3501      	adds	r5, #1
 80080d0:	e7c3      	b.n	800805a <_printf_common+0x46>
 80080d2:	18e1      	adds	r1, r4, r3
 80080d4:	1c5a      	adds	r2, r3, #1
 80080d6:	2030      	movs	r0, #48	; 0x30
 80080d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080dc:	4422      	add	r2, r4
 80080de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080e6:	3302      	adds	r3, #2
 80080e8:	e7c5      	b.n	8008076 <_printf_common+0x62>
 80080ea:	2301      	movs	r3, #1
 80080ec:	4622      	mov	r2, r4
 80080ee:	4639      	mov	r1, r7
 80080f0:	4630      	mov	r0, r6
 80080f2:	47c0      	blx	r8
 80080f4:	3001      	adds	r0, #1
 80080f6:	d0e6      	beq.n	80080c6 <_printf_common+0xb2>
 80080f8:	f109 0901 	add.w	r9, r9, #1
 80080fc:	e7d8      	b.n	80080b0 <_printf_common+0x9c>
	...

08008100 <__utoa>:
 8008100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008102:	4b1d      	ldr	r3, [pc, #116]	; (8008178 <__utoa+0x78>)
 8008104:	b08b      	sub	sp, #44	; 0x2c
 8008106:	4605      	mov	r5, r0
 8008108:	460c      	mov	r4, r1
 800810a:	466e      	mov	r6, sp
 800810c:	f103 0c20 	add.w	ip, r3, #32
 8008110:	6818      	ldr	r0, [r3, #0]
 8008112:	6859      	ldr	r1, [r3, #4]
 8008114:	4637      	mov	r7, r6
 8008116:	c703      	stmia	r7!, {r0, r1}
 8008118:	3308      	adds	r3, #8
 800811a:	4563      	cmp	r3, ip
 800811c:	463e      	mov	r6, r7
 800811e:	d1f7      	bne.n	8008110 <__utoa+0x10>
 8008120:	6818      	ldr	r0, [r3, #0]
 8008122:	791b      	ldrb	r3, [r3, #4]
 8008124:	713b      	strb	r3, [r7, #4]
 8008126:	1e93      	subs	r3, r2, #2
 8008128:	2b22      	cmp	r3, #34	; 0x22
 800812a:	6038      	str	r0, [r7, #0]
 800812c:	f04f 0300 	mov.w	r3, #0
 8008130:	d904      	bls.n	800813c <__utoa+0x3c>
 8008132:	7023      	strb	r3, [r4, #0]
 8008134:	461c      	mov	r4, r3
 8008136:	4620      	mov	r0, r4
 8008138:	b00b      	add	sp, #44	; 0x2c
 800813a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800813c:	1e66      	subs	r6, r4, #1
 800813e:	fbb5 f0f2 	udiv	r0, r5, r2
 8008142:	af0a      	add	r7, sp, #40	; 0x28
 8008144:	fb02 5510 	mls	r5, r2, r0, r5
 8008148:	443d      	add	r5, r7
 800814a:	1c59      	adds	r1, r3, #1
 800814c:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8008150:	f806 5f01 	strb.w	r5, [r6, #1]!
 8008154:	4605      	mov	r5, r0
 8008156:	b968      	cbnz	r0, 8008174 <__utoa+0x74>
 8008158:	5460      	strb	r0, [r4, r1]
 800815a:	4423      	add	r3, r4
 800815c:	4622      	mov	r2, r4
 800815e:	1b19      	subs	r1, r3, r4
 8008160:	1b10      	subs	r0, r2, r4
 8008162:	4281      	cmp	r1, r0
 8008164:	dde7      	ble.n	8008136 <__utoa+0x36>
 8008166:	7811      	ldrb	r1, [r2, #0]
 8008168:	7818      	ldrb	r0, [r3, #0]
 800816a:	f802 0b01 	strb.w	r0, [r2], #1
 800816e:	f803 1901 	strb.w	r1, [r3], #-1
 8008172:	e7f4      	b.n	800815e <__utoa+0x5e>
 8008174:	460b      	mov	r3, r1
 8008176:	e7e2      	b.n	800813e <__utoa+0x3e>
 8008178:	0800acce 	.word	0x0800acce

0800817c <quorem>:
 800817c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	6903      	ldr	r3, [r0, #16]
 8008182:	690c      	ldr	r4, [r1, #16]
 8008184:	42a3      	cmp	r3, r4
 8008186:	4680      	mov	r8, r0
 8008188:	f2c0 8082 	blt.w	8008290 <quorem+0x114>
 800818c:	3c01      	subs	r4, #1
 800818e:	f101 0714 	add.w	r7, r1, #20
 8008192:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008196:	f100 0614 	add.w	r6, r0, #20
 800819a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800819e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80081a2:	eb06 030c 	add.w	r3, r6, ip
 80081a6:	3501      	adds	r5, #1
 80081a8:	eb07 090c 	add.w	r9, r7, ip
 80081ac:	9301      	str	r3, [sp, #4]
 80081ae:	fbb0 f5f5 	udiv	r5, r0, r5
 80081b2:	b395      	cbz	r5, 800821a <quorem+0x9e>
 80081b4:	f04f 0a00 	mov.w	sl, #0
 80081b8:	4638      	mov	r0, r7
 80081ba:	46b6      	mov	lr, r6
 80081bc:	46d3      	mov	fp, sl
 80081be:	f850 2b04 	ldr.w	r2, [r0], #4
 80081c2:	b293      	uxth	r3, r2
 80081c4:	fb05 a303 	mla	r3, r5, r3, sl
 80081c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	ebab 0303 	sub.w	r3, fp, r3
 80081d2:	0c12      	lsrs	r2, r2, #16
 80081d4:	f8de b000 	ldr.w	fp, [lr]
 80081d8:	fb05 a202 	mla	r2, r5, r2, sl
 80081dc:	fa13 f38b 	uxtah	r3, r3, fp
 80081e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80081e4:	fa1f fb82 	uxth.w	fp, r2
 80081e8:	f8de 2000 	ldr.w	r2, [lr]
 80081ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80081f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081fa:	4581      	cmp	r9, r0
 80081fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008200:	f84e 3b04 	str.w	r3, [lr], #4
 8008204:	d2db      	bcs.n	80081be <quorem+0x42>
 8008206:	f856 300c 	ldr.w	r3, [r6, ip]
 800820a:	b933      	cbnz	r3, 800821a <quorem+0x9e>
 800820c:	9b01      	ldr	r3, [sp, #4]
 800820e:	3b04      	subs	r3, #4
 8008210:	429e      	cmp	r6, r3
 8008212:	461a      	mov	r2, r3
 8008214:	d330      	bcc.n	8008278 <quorem+0xfc>
 8008216:	f8c8 4010 	str.w	r4, [r8, #16]
 800821a:	4640      	mov	r0, r8
 800821c:	f001 f95e 	bl	80094dc <__mcmp>
 8008220:	2800      	cmp	r0, #0
 8008222:	db25      	blt.n	8008270 <quorem+0xf4>
 8008224:	3501      	adds	r5, #1
 8008226:	4630      	mov	r0, r6
 8008228:	f04f 0c00 	mov.w	ip, #0
 800822c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008230:	f8d0 e000 	ldr.w	lr, [r0]
 8008234:	b293      	uxth	r3, r2
 8008236:	ebac 0303 	sub.w	r3, ip, r3
 800823a:	0c12      	lsrs	r2, r2, #16
 800823c:	fa13 f38e 	uxtah	r3, r3, lr
 8008240:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008244:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008248:	b29b      	uxth	r3, r3
 800824a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800824e:	45b9      	cmp	r9, r7
 8008250:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008254:	f840 3b04 	str.w	r3, [r0], #4
 8008258:	d2e8      	bcs.n	800822c <quorem+0xb0>
 800825a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800825e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008262:	b92a      	cbnz	r2, 8008270 <quorem+0xf4>
 8008264:	3b04      	subs	r3, #4
 8008266:	429e      	cmp	r6, r3
 8008268:	461a      	mov	r2, r3
 800826a:	d30b      	bcc.n	8008284 <quorem+0x108>
 800826c:	f8c8 4010 	str.w	r4, [r8, #16]
 8008270:	4628      	mov	r0, r5
 8008272:	b003      	add	sp, #12
 8008274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008278:	6812      	ldr	r2, [r2, #0]
 800827a:	3b04      	subs	r3, #4
 800827c:	2a00      	cmp	r2, #0
 800827e:	d1ca      	bne.n	8008216 <quorem+0x9a>
 8008280:	3c01      	subs	r4, #1
 8008282:	e7c5      	b.n	8008210 <quorem+0x94>
 8008284:	6812      	ldr	r2, [r2, #0]
 8008286:	3b04      	subs	r3, #4
 8008288:	2a00      	cmp	r2, #0
 800828a:	d1ef      	bne.n	800826c <quorem+0xf0>
 800828c:	3c01      	subs	r4, #1
 800828e:	e7ea      	b.n	8008266 <quorem+0xea>
 8008290:	2000      	movs	r0, #0
 8008292:	e7ee      	b.n	8008272 <quorem+0xf6>
 8008294:	0000      	movs	r0, r0
	...

08008298 <_dtoa_r>:
 8008298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829c:	ec57 6b10 	vmov	r6, r7, d0
 80082a0:	b097      	sub	sp, #92	; 0x5c
 80082a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80082a4:	9106      	str	r1, [sp, #24]
 80082a6:	4604      	mov	r4, r0
 80082a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80082aa:	9312      	str	r3, [sp, #72]	; 0x48
 80082ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80082b0:	e9cd 6700 	strd	r6, r7, [sp]
 80082b4:	b93d      	cbnz	r5, 80082c6 <_dtoa_r+0x2e>
 80082b6:	2010      	movs	r0, #16
 80082b8:	f000 fef2 	bl	80090a0 <malloc>
 80082bc:	6260      	str	r0, [r4, #36]	; 0x24
 80082be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80082c2:	6005      	str	r5, [r0, #0]
 80082c4:	60c5      	str	r5, [r0, #12]
 80082c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082c8:	6819      	ldr	r1, [r3, #0]
 80082ca:	b151      	cbz	r1, 80082e2 <_dtoa_r+0x4a>
 80082cc:	685a      	ldr	r2, [r3, #4]
 80082ce:	604a      	str	r2, [r1, #4]
 80082d0:	2301      	movs	r3, #1
 80082d2:	4093      	lsls	r3, r2
 80082d4:	608b      	str	r3, [r1, #8]
 80082d6:	4620      	mov	r0, r4
 80082d8:	f000 ff1e 	bl	8009118 <_Bfree>
 80082dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082de:	2200      	movs	r2, #0
 80082e0:	601a      	str	r2, [r3, #0]
 80082e2:	1e3b      	subs	r3, r7, #0
 80082e4:	bfbb      	ittet	lt
 80082e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80082ea:	9301      	strlt	r3, [sp, #4]
 80082ec:	2300      	movge	r3, #0
 80082ee:	2201      	movlt	r2, #1
 80082f0:	bfac      	ite	ge
 80082f2:	f8c8 3000 	strge.w	r3, [r8]
 80082f6:	f8c8 2000 	strlt.w	r2, [r8]
 80082fa:	4baf      	ldr	r3, [pc, #700]	; (80085b8 <_dtoa_r+0x320>)
 80082fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008300:	ea33 0308 	bics.w	r3, r3, r8
 8008304:	d114      	bne.n	8008330 <_dtoa_r+0x98>
 8008306:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008308:	f242 730f 	movw	r3, #9999	; 0x270f
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	9b00      	ldr	r3, [sp, #0]
 8008310:	b923      	cbnz	r3, 800831c <_dtoa_r+0x84>
 8008312:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008316:	2800      	cmp	r0, #0
 8008318:	f000 8542 	beq.w	8008da0 <_dtoa_r+0xb08>
 800831c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800831e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80085cc <_dtoa_r+0x334>
 8008322:	2b00      	cmp	r3, #0
 8008324:	f000 8544 	beq.w	8008db0 <_dtoa_r+0xb18>
 8008328:	f10b 0303 	add.w	r3, fp, #3
 800832c:	f000 bd3e 	b.w	8008dac <_dtoa_r+0xb14>
 8008330:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008334:	2200      	movs	r2, #0
 8008336:	2300      	movs	r3, #0
 8008338:	4630      	mov	r0, r6
 800833a:	4639      	mov	r1, r7
 800833c:	f7f8 fb70 	bl	8000a20 <__aeabi_dcmpeq>
 8008340:	4681      	mov	r9, r0
 8008342:	b168      	cbz	r0, 8008360 <_dtoa_r+0xc8>
 8008344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008346:	2301      	movs	r3, #1
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8524 	beq.w	8008d9a <_dtoa_r+0xb02>
 8008352:	4b9a      	ldr	r3, [pc, #616]	; (80085bc <_dtoa_r+0x324>)
 8008354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008356:	f103 3bff 	add.w	fp, r3, #4294967295
 800835a:	6013      	str	r3, [r2, #0]
 800835c:	f000 bd28 	b.w	8008db0 <_dtoa_r+0xb18>
 8008360:	aa14      	add	r2, sp, #80	; 0x50
 8008362:	a915      	add	r1, sp, #84	; 0x54
 8008364:	ec47 6b10 	vmov	d0, r6, r7
 8008368:	4620      	mov	r0, r4
 800836a:	f001 f92e 	bl	80095ca <__d2b>
 800836e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008372:	9004      	str	r0, [sp, #16]
 8008374:	2d00      	cmp	r5, #0
 8008376:	d07c      	beq.n	8008472 <_dtoa_r+0x1da>
 8008378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800837c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008380:	46b2      	mov	sl, r6
 8008382:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800838a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800838e:	2200      	movs	r2, #0
 8008390:	4b8b      	ldr	r3, [pc, #556]	; (80085c0 <_dtoa_r+0x328>)
 8008392:	4650      	mov	r0, sl
 8008394:	4659      	mov	r1, fp
 8008396:	f7f7 ff23 	bl	80001e0 <__aeabi_dsub>
 800839a:	a381      	add	r3, pc, #516	; (adr r3, 80085a0 <_dtoa_r+0x308>)
 800839c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a0:	f7f8 f8d6 	bl	8000550 <__aeabi_dmul>
 80083a4:	a380      	add	r3, pc, #512	; (adr r3, 80085a8 <_dtoa_r+0x310>)
 80083a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083aa:	f7f7 ff1b 	bl	80001e4 <__adddf3>
 80083ae:	4606      	mov	r6, r0
 80083b0:	4628      	mov	r0, r5
 80083b2:	460f      	mov	r7, r1
 80083b4:	f7f8 f862 	bl	800047c <__aeabi_i2d>
 80083b8:	a37d      	add	r3, pc, #500	; (adr r3, 80085b0 <_dtoa_r+0x318>)
 80083ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083be:	f7f8 f8c7 	bl	8000550 <__aeabi_dmul>
 80083c2:	4602      	mov	r2, r0
 80083c4:	460b      	mov	r3, r1
 80083c6:	4630      	mov	r0, r6
 80083c8:	4639      	mov	r1, r7
 80083ca:	f7f7 ff0b 	bl	80001e4 <__adddf3>
 80083ce:	4606      	mov	r6, r0
 80083d0:	460f      	mov	r7, r1
 80083d2:	f7f8 fb6d 	bl	8000ab0 <__aeabi_d2iz>
 80083d6:	2200      	movs	r2, #0
 80083d8:	4682      	mov	sl, r0
 80083da:	2300      	movs	r3, #0
 80083dc:	4630      	mov	r0, r6
 80083de:	4639      	mov	r1, r7
 80083e0:	f7f8 fb28 	bl	8000a34 <__aeabi_dcmplt>
 80083e4:	b148      	cbz	r0, 80083fa <_dtoa_r+0x162>
 80083e6:	4650      	mov	r0, sl
 80083e8:	f7f8 f848 	bl	800047c <__aeabi_i2d>
 80083ec:	4632      	mov	r2, r6
 80083ee:	463b      	mov	r3, r7
 80083f0:	f7f8 fb16 	bl	8000a20 <__aeabi_dcmpeq>
 80083f4:	b908      	cbnz	r0, 80083fa <_dtoa_r+0x162>
 80083f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083fa:	f1ba 0f16 	cmp.w	sl, #22
 80083fe:	d859      	bhi.n	80084b4 <_dtoa_r+0x21c>
 8008400:	4970      	ldr	r1, [pc, #448]	; (80085c4 <_dtoa_r+0x32c>)
 8008402:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800840a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800840e:	f7f8 fb2f 	bl	8000a70 <__aeabi_dcmpgt>
 8008412:	2800      	cmp	r0, #0
 8008414:	d050      	beq.n	80084b8 <_dtoa_r+0x220>
 8008416:	f10a 3aff 	add.w	sl, sl, #4294967295
 800841a:	2300      	movs	r3, #0
 800841c:	930f      	str	r3, [sp, #60]	; 0x3c
 800841e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008420:	1b5d      	subs	r5, r3, r5
 8008422:	f1b5 0801 	subs.w	r8, r5, #1
 8008426:	bf49      	itett	mi
 8008428:	f1c5 0301 	rsbmi	r3, r5, #1
 800842c:	2300      	movpl	r3, #0
 800842e:	9305      	strmi	r3, [sp, #20]
 8008430:	f04f 0800 	movmi.w	r8, #0
 8008434:	bf58      	it	pl
 8008436:	9305      	strpl	r3, [sp, #20]
 8008438:	f1ba 0f00 	cmp.w	sl, #0
 800843c:	db3e      	blt.n	80084bc <_dtoa_r+0x224>
 800843e:	2300      	movs	r3, #0
 8008440:	44d0      	add	r8, sl
 8008442:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008446:	9307      	str	r3, [sp, #28]
 8008448:	9b06      	ldr	r3, [sp, #24]
 800844a:	2b09      	cmp	r3, #9
 800844c:	f200 8090 	bhi.w	8008570 <_dtoa_r+0x2d8>
 8008450:	2b05      	cmp	r3, #5
 8008452:	bfc4      	itt	gt
 8008454:	3b04      	subgt	r3, #4
 8008456:	9306      	strgt	r3, [sp, #24]
 8008458:	9b06      	ldr	r3, [sp, #24]
 800845a:	f1a3 0302 	sub.w	r3, r3, #2
 800845e:	bfcc      	ite	gt
 8008460:	2500      	movgt	r5, #0
 8008462:	2501      	movle	r5, #1
 8008464:	2b03      	cmp	r3, #3
 8008466:	f200 808f 	bhi.w	8008588 <_dtoa_r+0x2f0>
 800846a:	e8df f003 	tbb	[pc, r3]
 800846e:	7f7d      	.short	0x7f7d
 8008470:	7131      	.short	0x7131
 8008472:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008476:	441d      	add	r5, r3
 8008478:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800847c:	2820      	cmp	r0, #32
 800847e:	dd13      	ble.n	80084a8 <_dtoa_r+0x210>
 8008480:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008484:	9b00      	ldr	r3, [sp, #0]
 8008486:	fa08 f800 	lsl.w	r8, r8, r0
 800848a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800848e:	fa23 f000 	lsr.w	r0, r3, r0
 8008492:	ea48 0000 	orr.w	r0, r8, r0
 8008496:	f7f7 ffe1 	bl	800045c <__aeabi_ui2d>
 800849a:	2301      	movs	r3, #1
 800849c:	4682      	mov	sl, r0
 800849e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80084a2:	3d01      	subs	r5, #1
 80084a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80084a6:	e772      	b.n	800838e <_dtoa_r+0xf6>
 80084a8:	9b00      	ldr	r3, [sp, #0]
 80084aa:	f1c0 0020 	rsb	r0, r0, #32
 80084ae:	fa03 f000 	lsl.w	r0, r3, r0
 80084b2:	e7f0      	b.n	8008496 <_dtoa_r+0x1fe>
 80084b4:	2301      	movs	r3, #1
 80084b6:	e7b1      	b.n	800841c <_dtoa_r+0x184>
 80084b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80084ba:	e7b0      	b.n	800841e <_dtoa_r+0x186>
 80084bc:	9b05      	ldr	r3, [sp, #20]
 80084be:	eba3 030a 	sub.w	r3, r3, sl
 80084c2:	9305      	str	r3, [sp, #20]
 80084c4:	f1ca 0300 	rsb	r3, sl, #0
 80084c8:	9307      	str	r3, [sp, #28]
 80084ca:	2300      	movs	r3, #0
 80084cc:	930e      	str	r3, [sp, #56]	; 0x38
 80084ce:	e7bb      	b.n	8008448 <_dtoa_r+0x1b0>
 80084d0:	2301      	movs	r3, #1
 80084d2:	930a      	str	r3, [sp, #40]	; 0x28
 80084d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	dd59      	ble.n	800858e <_dtoa_r+0x2f6>
 80084da:	9302      	str	r3, [sp, #8]
 80084dc:	4699      	mov	r9, r3
 80084de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084e0:	2200      	movs	r2, #0
 80084e2:	6072      	str	r2, [r6, #4]
 80084e4:	2204      	movs	r2, #4
 80084e6:	f102 0014 	add.w	r0, r2, #20
 80084ea:	4298      	cmp	r0, r3
 80084ec:	6871      	ldr	r1, [r6, #4]
 80084ee:	d953      	bls.n	8008598 <_dtoa_r+0x300>
 80084f0:	4620      	mov	r0, r4
 80084f2:	f000 fddd 	bl	80090b0 <_Balloc>
 80084f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084f8:	6030      	str	r0, [r6, #0]
 80084fa:	f1b9 0f0e 	cmp.w	r9, #14
 80084fe:	f8d3 b000 	ldr.w	fp, [r3]
 8008502:	f200 80e6 	bhi.w	80086d2 <_dtoa_r+0x43a>
 8008506:	2d00      	cmp	r5, #0
 8008508:	f000 80e3 	beq.w	80086d2 <_dtoa_r+0x43a>
 800850c:	ed9d 7b00 	vldr	d7, [sp]
 8008510:	f1ba 0f00 	cmp.w	sl, #0
 8008514:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008518:	dd74      	ble.n	8008604 <_dtoa_r+0x36c>
 800851a:	4a2a      	ldr	r2, [pc, #168]	; (80085c4 <_dtoa_r+0x32c>)
 800851c:	f00a 030f 	and.w	r3, sl, #15
 8008520:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008524:	ed93 7b00 	vldr	d7, [r3]
 8008528:	ea4f 162a 	mov.w	r6, sl, asr #4
 800852c:	06f0      	lsls	r0, r6, #27
 800852e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008532:	d565      	bpl.n	8008600 <_dtoa_r+0x368>
 8008534:	4b24      	ldr	r3, [pc, #144]	; (80085c8 <_dtoa_r+0x330>)
 8008536:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800853a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800853e:	f7f8 f931 	bl	80007a4 <__aeabi_ddiv>
 8008542:	e9cd 0100 	strd	r0, r1, [sp]
 8008546:	f006 060f 	and.w	r6, r6, #15
 800854a:	2503      	movs	r5, #3
 800854c:	4f1e      	ldr	r7, [pc, #120]	; (80085c8 <_dtoa_r+0x330>)
 800854e:	e04c      	b.n	80085ea <_dtoa_r+0x352>
 8008550:	2301      	movs	r3, #1
 8008552:	930a      	str	r3, [sp, #40]	; 0x28
 8008554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008556:	4453      	add	r3, sl
 8008558:	f103 0901 	add.w	r9, r3, #1
 800855c:	9302      	str	r3, [sp, #8]
 800855e:	464b      	mov	r3, r9
 8008560:	2b01      	cmp	r3, #1
 8008562:	bfb8      	it	lt
 8008564:	2301      	movlt	r3, #1
 8008566:	e7ba      	b.n	80084de <_dtoa_r+0x246>
 8008568:	2300      	movs	r3, #0
 800856a:	e7b2      	b.n	80084d2 <_dtoa_r+0x23a>
 800856c:	2300      	movs	r3, #0
 800856e:	e7f0      	b.n	8008552 <_dtoa_r+0x2ba>
 8008570:	2501      	movs	r5, #1
 8008572:	2300      	movs	r3, #0
 8008574:	9306      	str	r3, [sp, #24]
 8008576:	950a      	str	r5, [sp, #40]	; 0x28
 8008578:	f04f 33ff 	mov.w	r3, #4294967295
 800857c:	9302      	str	r3, [sp, #8]
 800857e:	4699      	mov	r9, r3
 8008580:	2200      	movs	r2, #0
 8008582:	2312      	movs	r3, #18
 8008584:	920b      	str	r2, [sp, #44]	; 0x2c
 8008586:	e7aa      	b.n	80084de <_dtoa_r+0x246>
 8008588:	2301      	movs	r3, #1
 800858a:	930a      	str	r3, [sp, #40]	; 0x28
 800858c:	e7f4      	b.n	8008578 <_dtoa_r+0x2e0>
 800858e:	2301      	movs	r3, #1
 8008590:	9302      	str	r3, [sp, #8]
 8008592:	4699      	mov	r9, r3
 8008594:	461a      	mov	r2, r3
 8008596:	e7f5      	b.n	8008584 <_dtoa_r+0x2ec>
 8008598:	3101      	adds	r1, #1
 800859a:	6071      	str	r1, [r6, #4]
 800859c:	0052      	lsls	r2, r2, #1
 800859e:	e7a2      	b.n	80084e6 <_dtoa_r+0x24e>
 80085a0:	636f4361 	.word	0x636f4361
 80085a4:	3fd287a7 	.word	0x3fd287a7
 80085a8:	8b60c8b3 	.word	0x8b60c8b3
 80085ac:	3fc68a28 	.word	0x3fc68a28
 80085b0:	509f79fb 	.word	0x509f79fb
 80085b4:	3fd34413 	.word	0x3fd34413
 80085b8:	7ff00000 	.word	0x7ff00000
 80085bc:	0800accd 	.word	0x0800accd
 80085c0:	3ff80000 	.word	0x3ff80000
 80085c4:	0800ad28 	.word	0x0800ad28
 80085c8:	0800ad00 	.word	0x0800ad00
 80085cc:	0800acfc 	.word	0x0800acfc
 80085d0:	07f1      	lsls	r1, r6, #31
 80085d2:	d508      	bpl.n	80085e6 <_dtoa_r+0x34e>
 80085d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085dc:	f7f7 ffb8 	bl	8000550 <__aeabi_dmul>
 80085e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80085e4:	3501      	adds	r5, #1
 80085e6:	1076      	asrs	r6, r6, #1
 80085e8:	3708      	adds	r7, #8
 80085ea:	2e00      	cmp	r6, #0
 80085ec:	d1f0      	bne.n	80085d0 <_dtoa_r+0x338>
 80085ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80085f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085f6:	f7f8 f8d5 	bl	80007a4 <__aeabi_ddiv>
 80085fa:	e9cd 0100 	strd	r0, r1, [sp]
 80085fe:	e01a      	b.n	8008636 <_dtoa_r+0x39e>
 8008600:	2502      	movs	r5, #2
 8008602:	e7a3      	b.n	800854c <_dtoa_r+0x2b4>
 8008604:	f000 80a0 	beq.w	8008748 <_dtoa_r+0x4b0>
 8008608:	f1ca 0600 	rsb	r6, sl, #0
 800860c:	4b9f      	ldr	r3, [pc, #636]	; (800888c <_dtoa_r+0x5f4>)
 800860e:	4fa0      	ldr	r7, [pc, #640]	; (8008890 <_dtoa_r+0x5f8>)
 8008610:	f006 020f 	and.w	r2, r6, #15
 8008614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008620:	f7f7 ff96 	bl	8000550 <__aeabi_dmul>
 8008624:	e9cd 0100 	strd	r0, r1, [sp]
 8008628:	1136      	asrs	r6, r6, #4
 800862a:	2300      	movs	r3, #0
 800862c:	2502      	movs	r5, #2
 800862e:	2e00      	cmp	r6, #0
 8008630:	d17f      	bne.n	8008732 <_dtoa_r+0x49a>
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1e1      	bne.n	80085fa <_dtoa_r+0x362>
 8008636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008638:	2b00      	cmp	r3, #0
 800863a:	f000 8087 	beq.w	800874c <_dtoa_r+0x4b4>
 800863e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008642:	2200      	movs	r2, #0
 8008644:	4b93      	ldr	r3, [pc, #588]	; (8008894 <_dtoa_r+0x5fc>)
 8008646:	4630      	mov	r0, r6
 8008648:	4639      	mov	r1, r7
 800864a:	f7f8 f9f3 	bl	8000a34 <__aeabi_dcmplt>
 800864e:	2800      	cmp	r0, #0
 8008650:	d07c      	beq.n	800874c <_dtoa_r+0x4b4>
 8008652:	f1b9 0f00 	cmp.w	r9, #0
 8008656:	d079      	beq.n	800874c <_dtoa_r+0x4b4>
 8008658:	9b02      	ldr	r3, [sp, #8]
 800865a:	2b00      	cmp	r3, #0
 800865c:	dd35      	ble.n	80086ca <_dtoa_r+0x432>
 800865e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008662:	9308      	str	r3, [sp, #32]
 8008664:	4639      	mov	r1, r7
 8008666:	2200      	movs	r2, #0
 8008668:	4b8b      	ldr	r3, [pc, #556]	; (8008898 <_dtoa_r+0x600>)
 800866a:	4630      	mov	r0, r6
 800866c:	f7f7 ff70 	bl	8000550 <__aeabi_dmul>
 8008670:	e9cd 0100 	strd	r0, r1, [sp]
 8008674:	9f02      	ldr	r7, [sp, #8]
 8008676:	3501      	adds	r5, #1
 8008678:	4628      	mov	r0, r5
 800867a:	f7f7 feff 	bl	800047c <__aeabi_i2d>
 800867e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008682:	f7f7 ff65 	bl	8000550 <__aeabi_dmul>
 8008686:	2200      	movs	r2, #0
 8008688:	4b84      	ldr	r3, [pc, #528]	; (800889c <_dtoa_r+0x604>)
 800868a:	f7f7 fdab 	bl	80001e4 <__adddf3>
 800868e:	4605      	mov	r5, r0
 8008690:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008694:	2f00      	cmp	r7, #0
 8008696:	d15d      	bne.n	8008754 <_dtoa_r+0x4bc>
 8008698:	2200      	movs	r2, #0
 800869a:	4b81      	ldr	r3, [pc, #516]	; (80088a0 <_dtoa_r+0x608>)
 800869c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086a0:	f7f7 fd9e 	bl	80001e0 <__aeabi_dsub>
 80086a4:	462a      	mov	r2, r5
 80086a6:	4633      	mov	r3, r6
 80086a8:	e9cd 0100 	strd	r0, r1, [sp]
 80086ac:	f7f8 f9e0 	bl	8000a70 <__aeabi_dcmpgt>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f040 8288 	bne.w	8008bc6 <_dtoa_r+0x92e>
 80086b6:	462a      	mov	r2, r5
 80086b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80086bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086c0:	f7f8 f9b8 	bl	8000a34 <__aeabi_dcmplt>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	f040 827c 	bne.w	8008bc2 <_dtoa_r+0x92a>
 80086ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086ce:	e9cd 2300 	strd	r2, r3, [sp]
 80086d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f2c0 8150 	blt.w	800897a <_dtoa_r+0x6e2>
 80086da:	f1ba 0f0e 	cmp.w	sl, #14
 80086de:	f300 814c 	bgt.w	800897a <_dtoa_r+0x6e2>
 80086e2:	4b6a      	ldr	r3, [pc, #424]	; (800888c <_dtoa_r+0x5f4>)
 80086e4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80086e8:	ed93 7b00 	vldr	d7, [r3]
 80086ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80086f4:	f280 80d8 	bge.w	80088a8 <_dtoa_r+0x610>
 80086f8:	f1b9 0f00 	cmp.w	r9, #0
 80086fc:	f300 80d4 	bgt.w	80088a8 <_dtoa_r+0x610>
 8008700:	f040 825e 	bne.w	8008bc0 <_dtoa_r+0x928>
 8008704:	2200      	movs	r2, #0
 8008706:	4b66      	ldr	r3, [pc, #408]	; (80088a0 <_dtoa_r+0x608>)
 8008708:	ec51 0b17 	vmov	r0, r1, d7
 800870c:	f7f7 ff20 	bl	8000550 <__aeabi_dmul>
 8008710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008714:	f7f8 f9a2 	bl	8000a5c <__aeabi_dcmpge>
 8008718:	464f      	mov	r7, r9
 800871a:	464e      	mov	r6, r9
 800871c:	2800      	cmp	r0, #0
 800871e:	f040 8234 	bne.w	8008b8a <_dtoa_r+0x8f2>
 8008722:	2331      	movs	r3, #49	; 0x31
 8008724:	f10b 0501 	add.w	r5, fp, #1
 8008728:	f88b 3000 	strb.w	r3, [fp]
 800872c:	f10a 0a01 	add.w	sl, sl, #1
 8008730:	e22f      	b.n	8008b92 <_dtoa_r+0x8fa>
 8008732:	07f2      	lsls	r2, r6, #31
 8008734:	d505      	bpl.n	8008742 <_dtoa_r+0x4aa>
 8008736:	e9d7 2300 	ldrd	r2, r3, [r7]
 800873a:	f7f7 ff09 	bl	8000550 <__aeabi_dmul>
 800873e:	3501      	adds	r5, #1
 8008740:	2301      	movs	r3, #1
 8008742:	1076      	asrs	r6, r6, #1
 8008744:	3708      	adds	r7, #8
 8008746:	e772      	b.n	800862e <_dtoa_r+0x396>
 8008748:	2502      	movs	r5, #2
 800874a:	e774      	b.n	8008636 <_dtoa_r+0x39e>
 800874c:	f8cd a020 	str.w	sl, [sp, #32]
 8008750:	464f      	mov	r7, r9
 8008752:	e791      	b.n	8008678 <_dtoa_r+0x3e0>
 8008754:	4b4d      	ldr	r3, [pc, #308]	; (800888c <_dtoa_r+0x5f4>)
 8008756:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800875a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800875e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008760:	2b00      	cmp	r3, #0
 8008762:	d047      	beq.n	80087f4 <_dtoa_r+0x55c>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	2000      	movs	r0, #0
 800876a:	494e      	ldr	r1, [pc, #312]	; (80088a4 <_dtoa_r+0x60c>)
 800876c:	f7f8 f81a 	bl	80007a4 <__aeabi_ddiv>
 8008770:	462a      	mov	r2, r5
 8008772:	4633      	mov	r3, r6
 8008774:	f7f7 fd34 	bl	80001e0 <__aeabi_dsub>
 8008778:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800877c:	465d      	mov	r5, fp
 800877e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008782:	f7f8 f995 	bl	8000ab0 <__aeabi_d2iz>
 8008786:	4606      	mov	r6, r0
 8008788:	f7f7 fe78 	bl	800047c <__aeabi_i2d>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008794:	f7f7 fd24 	bl	80001e0 <__aeabi_dsub>
 8008798:	3630      	adds	r6, #48	; 0x30
 800879a:	f805 6b01 	strb.w	r6, [r5], #1
 800879e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80087a2:	e9cd 0100 	strd	r0, r1, [sp]
 80087a6:	f7f8 f945 	bl	8000a34 <__aeabi_dcmplt>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	d163      	bne.n	8008876 <_dtoa_r+0x5de>
 80087ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087b2:	2000      	movs	r0, #0
 80087b4:	4937      	ldr	r1, [pc, #220]	; (8008894 <_dtoa_r+0x5fc>)
 80087b6:	f7f7 fd13 	bl	80001e0 <__aeabi_dsub>
 80087ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80087be:	f7f8 f939 	bl	8000a34 <__aeabi_dcmplt>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	f040 80b7 	bne.w	8008936 <_dtoa_r+0x69e>
 80087c8:	eba5 030b 	sub.w	r3, r5, fp
 80087cc:	429f      	cmp	r7, r3
 80087ce:	f77f af7c 	ble.w	80086ca <_dtoa_r+0x432>
 80087d2:	2200      	movs	r2, #0
 80087d4:	4b30      	ldr	r3, [pc, #192]	; (8008898 <_dtoa_r+0x600>)
 80087d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087da:	f7f7 feb9 	bl	8000550 <__aeabi_dmul>
 80087de:	2200      	movs	r2, #0
 80087e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80087e4:	4b2c      	ldr	r3, [pc, #176]	; (8008898 <_dtoa_r+0x600>)
 80087e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087ea:	f7f7 feb1 	bl	8000550 <__aeabi_dmul>
 80087ee:	e9cd 0100 	strd	r0, r1, [sp]
 80087f2:	e7c4      	b.n	800877e <_dtoa_r+0x4e6>
 80087f4:	462a      	mov	r2, r5
 80087f6:	4633      	mov	r3, r6
 80087f8:	f7f7 feaa 	bl	8000550 <__aeabi_dmul>
 80087fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008800:	eb0b 0507 	add.w	r5, fp, r7
 8008804:	465e      	mov	r6, fp
 8008806:	e9dd 0100 	ldrd	r0, r1, [sp]
 800880a:	f7f8 f951 	bl	8000ab0 <__aeabi_d2iz>
 800880e:	4607      	mov	r7, r0
 8008810:	f7f7 fe34 	bl	800047c <__aeabi_i2d>
 8008814:	3730      	adds	r7, #48	; 0x30
 8008816:	4602      	mov	r2, r0
 8008818:	460b      	mov	r3, r1
 800881a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800881e:	f7f7 fcdf 	bl	80001e0 <__aeabi_dsub>
 8008822:	f806 7b01 	strb.w	r7, [r6], #1
 8008826:	42ae      	cmp	r6, r5
 8008828:	e9cd 0100 	strd	r0, r1, [sp]
 800882c:	f04f 0200 	mov.w	r2, #0
 8008830:	d126      	bne.n	8008880 <_dtoa_r+0x5e8>
 8008832:	4b1c      	ldr	r3, [pc, #112]	; (80088a4 <_dtoa_r+0x60c>)
 8008834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008838:	f7f7 fcd4 	bl	80001e4 <__adddf3>
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008844:	f7f8 f914 	bl	8000a70 <__aeabi_dcmpgt>
 8008848:	2800      	cmp	r0, #0
 800884a:	d174      	bne.n	8008936 <_dtoa_r+0x69e>
 800884c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008850:	2000      	movs	r0, #0
 8008852:	4914      	ldr	r1, [pc, #80]	; (80088a4 <_dtoa_r+0x60c>)
 8008854:	f7f7 fcc4 	bl	80001e0 <__aeabi_dsub>
 8008858:	4602      	mov	r2, r0
 800885a:	460b      	mov	r3, r1
 800885c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008860:	f7f8 f8e8 	bl	8000a34 <__aeabi_dcmplt>
 8008864:	2800      	cmp	r0, #0
 8008866:	f43f af30 	beq.w	80086ca <_dtoa_r+0x432>
 800886a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800886e:	2b30      	cmp	r3, #48	; 0x30
 8008870:	f105 32ff 	add.w	r2, r5, #4294967295
 8008874:	d002      	beq.n	800887c <_dtoa_r+0x5e4>
 8008876:	f8dd a020 	ldr.w	sl, [sp, #32]
 800887a:	e04a      	b.n	8008912 <_dtoa_r+0x67a>
 800887c:	4615      	mov	r5, r2
 800887e:	e7f4      	b.n	800886a <_dtoa_r+0x5d2>
 8008880:	4b05      	ldr	r3, [pc, #20]	; (8008898 <_dtoa_r+0x600>)
 8008882:	f7f7 fe65 	bl	8000550 <__aeabi_dmul>
 8008886:	e9cd 0100 	strd	r0, r1, [sp]
 800888a:	e7bc      	b.n	8008806 <_dtoa_r+0x56e>
 800888c:	0800ad28 	.word	0x0800ad28
 8008890:	0800ad00 	.word	0x0800ad00
 8008894:	3ff00000 	.word	0x3ff00000
 8008898:	40240000 	.word	0x40240000
 800889c:	401c0000 	.word	0x401c0000
 80088a0:	40140000 	.word	0x40140000
 80088a4:	3fe00000 	.word	0x3fe00000
 80088a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80088ac:	465d      	mov	r5, fp
 80088ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088b2:	4630      	mov	r0, r6
 80088b4:	4639      	mov	r1, r7
 80088b6:	f7f7 ff75 	bl	80007a4 <__aeabi_ddiv>
 80088ba:	f7f8 f8f9 	bl	8000ab0 <__aeabi_d2iz>
 80088be:	4680      	mov	r8, r0
 80088c0:	f7f7 fddc 	bl	800047c <__aeabi_i2d>
 80088c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088c8:	f7f7 fe42 	bl	8000550 <__aeabi_dmul>
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	4630      	mov	r0, r6
 80088d2:	4639      	mov	r1, r7
 80088d4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80088d8:	f7f7 fc82 	bl	80001e0 <__aeabi_dsub>
 80088dc:	f805 6b01 	strb.w	r6, [r5], #1
 80088e0:	eba5 060b 	sub.w	r6, r5, fp
 80088e4:	45b1      	cmp	r9, r6
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	d139      	bne.n	8008960 <_dtoa_r+0x6c8>
 80088ec:	f7f7 fc7a 	bl	80001e4 <__adddf3>
 80088f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088f4:	4606      	mov	r6, r0
 80088f6:	460f      	mov	r7, r1
 80088f8:	f7f8 f8ba 	bl	8000a70 <__aeabi_dcmpgt>
 80088fc:	b9c8      	cbnz	r0, 8008932 <_dtoa_r+0x69a>
 80088fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008902:	4630      	mov	r0, r6
 8008904:	4639      	mov	r1, r7
 8008906:	f7f8 f88b 	bl	8000a20 <__aeabi_dcmpeq>
 800890a:	b110      	cbz	r0, 8008912 <_dtoa_r+0x67a>
 800890c:	f018 0f01 	tst.w	r8, #1
 8008910:	d10f      	bne.n	8008932 <_dtoa_r+0x69a>
 8008912:	9904      	ldr	r1, [sp, #16]
 8008914:	4620      	mov	r0, r4
 8008916:	f000 fbff 	bl	8009118 <_Bfree>
 800891a:	2300      	movs	r3, #0
 800891c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800891e:	702b      	strb	r3, [r5, #0]
 8008920:	f10a 0301 	add.w	r3, sl, #1
 8008924:	6013      	str	r3, [r2, #0]
 8008926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 8241 	beq.w	8008db0 <_dtoa_r+0xb18>
 800892e:	601d      	str	r5, [r3, #0]
 8008930:	e23e      	b.n	8008db0 <_dtoa_r+0xb18>
 8008932:	f8cd a020 	str.w	sl, [sp, #32]
 8008936:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800893a:	2a39      	cmp	r2, #57	; 0x39
 800893c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008940:	d108      	bne.n	8008954 <_dtoa_r+0x6bc>
 8008942:	459b      	cmp	fp, r3
 8008944:	d10a      	bne.n	800895c <_dtoa_r+0x6c4>
 8008946:	9b08      	ldr	r3, [sp, #32]
 8008948:	3301      	adds	r3, #1
 800894a:	9308      	str	r3, [sp, #32]
 800894c:	2330      	movs	r3, #48	; 0x30
 800894e:	f88b 3000 	strb.w	r3, [fp]
 8008952:	465b      	mov	r3, fp
 8008954:	781a      	ldrb	r2, [r3, #0]
 8008956:	3201      	adds	r2, #1
 8008958:	701a      	strb	r2, [r3, #0]
 800895a:	e78c      	b.n	8008876 <_dtoa_r+0x5de>
 800895c:	461d      	mov	r5, r3
 800895e:	e7ea      	b.n	8008936 <_dtoa_r+0x69e>
 8008960:	2200      	movs	r2, #0
 8008962:	4b9b      	ldr	r3, [pc, #620]	; (8008bd0 <_dtoa_r+0x938>)
 8008964:	f7f7 fdf4 	bl	8000550 <__aeabi_dmul>
 8008968:	2200      	movs	r2, #0
 800896a:	2300      	movs	r3, #0
 800896c:	4606      	mov	r6, r0
 800896e:	460f      	mov	r7, r1
 8008970:	f7f8 f856 	bl	8000a20 <__aeabi_dcmpeq>
 8008974:	2800      	cmp	r0, #0
 8008976:	d09a      	beq.n	80088ae <_dtoa_r+0x616>
 8008978:	e7cb      	b.n	8008912 <_dtoa_r+0x67a>
 800897a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800897c:	2a00      	cmp	r2, #0
 800897e:	f000 808b 	beq.w	8008a98 <_dtoa_r+0x800>
 8008982:	9a06      	ldr	r2, [sp, #24]
 8008984:	2a01      	cmp	r2, #1
 8008986:	dc6e      	bgt.n	8008a66 <_dtoa_r+0x7ce>
 8008988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800898a:	2a00      	cmp	r2, #0
 800898c:	d067      	beq.n	8008a5e <_dtoa_r+0x7c6>
 800898e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008992:	9f07      	ldr	r7, [sp, #28]
 8008994:	9d05      	ldr	r5, [sp, #20]
 8008996:	9a05      	ldr	r2, [sp, #20]
 8008998:	2101      	movs	r1, #1
 800899a:	441a      	add	r2, r3
 800899c:	4620      	mov	r0, r4
 800899e:	9205      	str	r2, [sp, #20]
 80089a0:	4498      	add	r8, r3
 80089a2:	f000 fc59 	bl	8009258 <__i2b>
 80089a6:	4606      	mov	r6, r0
 80089a8:	2d00      	cmp	r5, #0
 80089aa:	dd0c      	ble.n	80089c6 <_dtoa_r+0x72e>
 80089ac:	f1b8 0f00 	cmp.w	r8, #0
 80089b0:	dd09      	ble.n	80089c6 <_dtoa_r+0x72e>
 80089b2:	4545      	cmp	r5, r8
 80089b4:	9a05      	ldr	r2, [sp, #20]
 80089b6:	462b      	mov	r3, r5
 80089b8:	bfa8      	it	ge
 80089ba:	4643      	movge	r3, r8
 80089bc:	1ad2      	subs	r2, r2, r3
 80089be:	9205      	str	r2, [sp, #20]
 80089c0:	1aed      	subs	r5, r5, r3
 80089c2:	eba8 0803 	sub.w	r8, r8, r3
 80089c6:	9b07      	ldr	r3, [sp, #28]
 80089c8:	b1eb      	cbz	r3, 8008a06 <_dtoa_r+0x76e>
 80089ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d067      	beq.n	8008aa0 <_dtoa_r+0x808>
 80089d0:	b18f      	cbz	r7, 80089f6 <_dtoa_r+0x75e>
 80089d2:	4631      	mov	r1, r6
 80089d4:	463a      	mov	r2, r7
 80089d6:	4620      	mov	r0, r4
 80089d8:	f000 fcde 	bl	8009398 <__pow5mult>
 80089dc:	9a04      	ldr	r2, [sp, #16]
 80089de:	4601      	mov	r1, r0
 80089e0:	4606      	mov	r6, r0
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 fc41 	bl	800926a <__multiply>
 80089e8:	9904      	ldr	r1, [sp, #16]
 80089ea:	9008      	str	r0, [sp, #32]
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 fb93 	bl	8009118 <_Bfree>
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	9b07      	ldr	r3, [sp, #28]
 80089f8:	1bda      	subs	r2, r3, r7
 80089fa:	d004      	beq.n	8008a06 <_dtoa_r+0x76e>
 80089fc:	9904      	ldr	r1, [sp, #16]
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 fcca 	bl	8009398 <__pow5mult>
 8008a04:	9004      	str	r0, [sp, #16]
 8008a06:	2101      	movs	r1, #1
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f000 fc25 	bl	8009258 <__i2b>
 8008a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a10:	4607      	mov	r7, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f000 81d0 	beq.w	8008db8 <_dtoa_r+0xb20>
 8008a18:	461a      	mov	r2, r3
 8008a1a:	4601      	mov	r1, r0
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f000 fcbb 	bl	8009398 <__pow5mult>
 8008a22:	9b06      	ldr	r3, [sp, #24]
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	4607      	mov	r7, r0
 8008a28:	dc40      	bgt.n	8008aac <_dtoa_r+0x814>
 8008a2a:	9b00      	ldr	r3, [sp, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d139      	bne.n	8008aa4 <_dtoa_r+0x80c>
 8008a30:	9b01      	ldr	r3, [sp, #4]
 8008a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d136      	bne.n	8008aa8 <_dtoa_r+0x810>
 8008a3a:	9b01      	ldr	r3, [sp, #4]
 8008a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a40:	0d1b      	lsrs	r3, r3, #20
 8008a42:	051b      	lsls	r3, r3, #20
 8008a44:	b12b      	cbz	r3, 8008a52 <_dtoa_r+0x7ba>
 8008a46:	9b05      	ldr	r3, [sp, #20]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	9305      	str	r3, [sp, #20]
 8008a4c:	f108 0801 	add.w	r8, r8, #1
 8008a50:	2301      	movs	r3, #1
 8008a52:	9307      	str	r3, [sp, #28]
 8008a54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d12a      	bne.n	8008ab0 <_dtoa_r+0x818>
 8008a5a:	2001      	movs	r0, #1
 8008a5c:	e030      	b.n	8008ac0 <_dtoa_r+0x828>
 8008a5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a64:	e795      	b.n	8008992 <_dtoa_r+0x6fa>
 8008a66:	9b07      	ldr	r3, [sp, #28]
 8008a68:	f109 37ff 	add.w	r7, r9, #4294967295
 8008a6c:	42bb      	cmp	r3, r7
 8008a6e:	bfbf      	itttt	lt
 8008a70:	9b07      	ldrlt	r3, [sp, #28]
 8008a72:	9707      	strlt	r7, [sp, #28]
 8008a74:	1afa      	sublt	r2, r7, r3
 8008a76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008a78:	bfbb      	ittet	lt
 8008a7a:	189b      	addlt	r3, r3, r2
 8008a7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008a7e:	1bdf      	subge	r7, r3, r7
 8008a80:	2700      	movlt	r7, #0
 8008a82:	f1b9 0f00 	cmp.w	r9, #0
 8008a86:	bfb5      	itete	lt
 8008a88:	9b05      	ldrlt	r3, [sp, #20]
 8008a8a:	9d05      	ldrge	r5, [sp, #20]
 8008a8c:	eba3 0509 	sublt.w	r5, r3, r9
 8008a90:	464b      	movge	r3, r9
 8008a92:	bfb8      	it	lt
 8008a94:	2300      	movlt	r3, #0
 8008a96:	e77e      	b.n	8008996 <_dtoa_r+0x6fe>
 8008a98:	9f07      	ldr	r7, [sp, #28]
 8008a9a:	9d05      	ldr	r5, [sp, #20]
 8008a9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008a9e:	e783      	b.n	80089a8 <_dtoa_r+0x710>
 8008aa0:	9a07      	ldr	r2, [sp, #28]
 8008aa2:	e7ab      	b.n	80089fc <_dtoa_r+0x764>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	e7d4      	b.n	8008a52 <_dtoa_r+0x7ba>
 8008aa8:	9b00      	ldr	r3, [sp, #0]
 8008aaa:	e7d2      	b.n	8008a52 <_dtoa_r+0x7ba>
 8008aac:	2300      	movs	r3, #0
 8008aae:	9307      	str	r3, [sp, #28]
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008ab6:	6918      	ldr	r0, [r3, #16]
 8008ab8:	f000 fb80 	bl	80091bc <__hi0bits>
 8008abc:	f1c0 0020 	rsb	r0, r0, #32
 8008ac0:	4440      	add	r0, r8
 8008ac2:	f010 001f 	ands.w	r0, r0, #31
 8008ac6:	d047      	beq.n	8008b58 <_dtoa_r+0x8c0>
 8008ac8:	f1c0 0320 	rsb	r3, r0, #32
 8008acc:	2b04      	cmp	r3, #4
 8008ace:	dd3b      	ble.n	8008b48 <_dtoa_r+0x8b0>
 8008ad0:	9b05      	ldr	r3, [sp, #20]
 8008ad2:	f1c0 001c 	rsb	r0, r0, #28
 8008ad6:	4403      	add	r3, r0
 8008ad8:	9305      	str	r3, [sp, #20]
 8008ada:	4405      	add	r5, r0
 8008adc:	4480      	add	r8, r0
 8008ade:	9b05      	ldr	r3, [sp, #20]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	dd05      	ble.n	8008af0 <_dtoa_r+0x858>
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	9904      	ldr	r1, [sp, #16]
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f000 fca3 	bl	8009434 <__lshift>
 8008aee:	9004      	str	r0, [sp, #16]
 8008af0:	f1b8 0f00 	cmp.w	r8, #0
 8008af4:	dd05      	ble.n	8008b02 <_dtoa_r+0x86a>
 8008af6:	4639      	mov	r1, r7
 8008af8:	4642      	mov	r2, r8
 8008afa:	4620      	mov	r0, r4
 8008afc:	f000 fc9a 	bl	8009434 <__lshift>
 8008b00:	4607      	mov	r7, r0
 8008b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b04:	b353      	cbz	r3, 8008b5c <_dtoa_r+0x8c4>
 8008b06:	4639      	mov	r1, r7
 8008b08:	9804      	ldr	r0, [sp, #16]
 8008b0a:	f000 fce7 	bl	80094dc <__mcmp>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	da24      	bge.n	8008b5c <_dtoa_r+0x8c4>
 8008b12:	2300      	movs	r3, #0
 8008b14:	220a      	movs	r2, #10
 8008b16:	9904      	ldr	r1, [sp, #16]
 8008b18:	4620      	mov	r0, r4
 8008b1a:	f000 fb14 	bl	8009146 <__multadd>
 8008b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b20:	9004      	str	r0, [sp, #16]
 8008b22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f000 814d 	beq.w	8008dc6 <_dtoa_r+0xb2e>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	4631      	mov	r1, r6
 8008b30:	220a      	movs	r2, #10
 8008b32:	4620      	mov	r0, r4
 8008b34:	f000 fb07 	bl	8009146 <__multadd>
 8008b38:	9b02      	ldr	r3, [sp, #8]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	dc4f      	bgt.n	8008be0 <_dtoa_r+0x948>
 8008b40:	9b06      	ldr	r3, [sp, #24]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	dd4c      	ble.n	8008be0 <_dtoa_r+0x948>
 8008b46:	e011      	b.n	8008b6c <_dtoa_r+0x8d4>
 8008b48:	d0c9      	beq.n	8008ade <_dtoa_r+0x846>
 8008b4a:	9a05      	ldr	r2, [sp, #20]
 8008b4c:	331c      	adds	r3, #28
 8008b4e:	441a      	add	r2, r3
 8008b50:	9205      	str	r2, [sp, #20]
 8008b52:	441d      	add	r5, r3
 8008b54:	4498      	add	r8, r3
 8008b56:	e7c2      	b.n	8008ade <_dtoa_r+0x846>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	e7f6      	b.n	8008b4a <_dtoa_r+0x8b2>
 8008b5c:	f1b9 0f00 	cmp.w	r9, #0
 8008b60:	dc38      	bgt.n	8008bd4 <_dtoa_r+0x93c>
 8008b62:	9b06      	ldr	r3, [sp, #24]
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	dd35      	ble.n	8008bd4 <_dtoa_r+0x93c>
 8008b68:	f8cd 9008 	str.w	r9, [sp, #8]
 8008b6c:	9b02      	ldr	r3, [sp, #8]
 8008b6e:	b963      	cbnz	r3, 8008b8a <_dtoa_r+0x8f2>
 8008b70:	4639      	mov	r1, r7
 8008b72:	2205      	movs	r2, #5
 8008b74:	4620      	mov	r0, r4
 8008b76:	f000 fae6 	bl	8009146 <__multadd>
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	4607      	mov	r7, r0
 8008b7e:	9804      	ldr	r0, [sp, #16]
 8008b80:	f000 fcac 	bl	80094dc <__mcmp>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	f73f adcc 	bgt.w	8008722 <_dtoa_r+0x48a>
 8008b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b8c:	465d      	mov	r5, fp
 8008b8e:	ea6f 0a03 	mvn.w	sl, r3
 8008b92:	f04f 0900 	mov.w	r9, #0
 8008b96:	4639      	mov	r1, r7
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f000 fabd 	bl	8009118 <_Bfree>
 8008b9e:	2e00      	cmp	r6, #0
 8008ba0:	f43f aeb7 	beq.w	8008912 <_dtoa_r+0x67a>
 8008ba4:	f1b9 0f00 	cmp.w	r9, #0
 8008ba8:	d005      	beq.n	8008bb6 <_dtoa_r+0x91e>
 8008baa:	45b1      	cmp	r9, r6
 8008bac:	d003      	beq.n	8008bb6 <_dtoa_r+0x91e>
 8008bae:	4649      	mov	r1, r9
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	f000 fab1 	bl	8009118 <_Bfree>
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	4620      	mov	r0, r4
 8008bba:	f000 faad 	bl	8009118 <_Bfree>
 8008bbe:	e6a8      	b.n	8008912 <_dtoa_r+0x67a>
 8008bc0:	2700      	movs	r7, #0
 8008bc2:	463e      	mov	r6, r7
 8008bc4:	e7e1      	b.n	8008b8a <_dtoa_r+0x8f2>
 8008bc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008bca:	463e      	mov	r6, r7
 8008bcc:	e5a9      	b.n	8008722 <_dtoa_r+0x48a>
 8008bce:	bf00      	nop
 8008bd0:	40240000 	.word	0x40240000
 8008bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bd6:	f8cd 9008 	str.w	r9, [sp, #8]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f000 80fa 	beq.w	8008dd4 <_dtoa_r+0xb3c>
 8008be0:	2d00      	cmp	r5, #0
 8008be2:	dd05      	ble.n	8008bf0 <_dtoa_r+0x958>
 8008be4:	4631      	mov	r1, r6
 8008be6:	462a      	mov	r2, r5
 8008be8:	4620      	mov	r0, r4
 8008bea:	f000 fc23 	bl	8009434 <__lshift>
 8008bee:	4606      	mov	r6, r0
 8008bf0:	9b07      	ldr	r3, [sp, #28]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d04c      	beq.n	8008c90 <_dtoa_r+0x9f8>
 8008bf6:	6871      	ldr	r1, [r6, #4]
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f000 fa59 	bl	80090b0 <_Balloc>
 8008bfe:	6932      	ldr	r2, [r6, #16]
 8008c00:	3202      	adds	r2, #2
 8008c02:	4605      	mov	r5, r0
 8008c04:	0092      	lsls	r2, r2, #2
 8008c06:	f106 010c 	add.w	r1, r6, #12
 8008c0a:	300c      	adds	r0, #12
 8008c0c:	f7fe ff1a 	bl	8007a44 <memcpy>
 8008c10:	2201      	movs	r2, #1
 8008c12:	4629      	mov	r1, r5
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 fc0d 	bl	8009434 <__lshift>
 8008c1a:	9b00      	ldr	r3, [sp, #0]
 8008c1c:	f8cd b014 	str.w	fp, [sp, #20]
 8008c20:	f003 0301 	and.w	r3, r3, #1
 8008c24:	46b1      	mov	r9, r6
 8008c26:	9307      	str	r3, [sp, #28]
 8008c28:	4606      	mov	r6, r0
 8008c2a:	4639      	mov	r1, r7
 8008c2c:	9804      	ldr	r0, [sp, #16]
 8008c2e:	f7ff faa5 	bl	800817c <quorem>
 8008c32:	4649      	mov	r1, r9
 8008c34:	4605      	mov	r5, r0
 8008c36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008c3a:	9804      	ldr	r0, [sp, #16]
 8008c3c:	f000 fc4e 	bl	80094dc <__mcmp>
 8008c40:	4632      	mov	r2, r6
 8008c42:	9000      	str	r0, [sp, #0]
 8008c44:	4639      	mov	r1, r7
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fc62 	bl	8009510 <__mdiff>
 8008c4c:	68c3      	ldr	r3, [r0, #12]
 8008c4e:	4602      	mov	r2, r0
 8008c50:	bb03      	cbnz	r3, 8008c94 <_dtoa_r+0x9fc>
 8008c52:	4601      	mov	r1, r0
 8008c54:	9008      	str	r0, [sp, #32]
 8008c56:	9804      	ldr	r0, [sp, #16]
 8008c58:	f000 fc40 	bl	80094dc <__mcmp>
 8008c5c:	9a08      	ldr	r2, [sp, #32]
 8008c5e:	4603      	mov	r3, r0
 8008c60:	4611      	mov	r1, r2
 8008c62:	4620      	mov	r0, r4
 8008c64:	9308      	str	r3, [sp, #32]
 8008c66:	f000 fa57 	bl	8009118 <_Bfree>
 8008c6a:	9b08      	ldr	r3, [sp, #32]
 8008c6c:	b9a3      	cbnz	r3, 8008c98 <_dtoa_r+0xa00>
 8008c6e:	9a06      	ldr	r2, [sp, #24]
 8008c70:	b992      	cbnz	r2, 8008c98 <_dtoa_r+0xa00>
 8008c72:	9a07      	ldr	r2, [sp, #28]
 8008c74:	b982      	cbnz	r2, 8008c98 <_dtoa_r+0xa00>
 8008c76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008c7a:	d029      	beq.n	8008cd0 <_dtoa_r+0xa38>
 8008c7c:	9b00      	ldr	r3, [sp, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	dd01      	ble.n	8008c86 <_dtoa_r+0x9ee>
 8008c82:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008c86:	9b05      	ldr	r3, [sp, #20]
 8008c88:	1c5d      	adds	r5, r3, #1
 8008c8a:	f883 8000 	strb.w	r8, [r3]
 8008c8e:	e782      	b.n	8008b96 <_dtoa_r+0x8fe>
 8008c90:	4630      	mov	r0, r6
 8008c92:	e7c2      	b.n	8008c1a <_dtoa_r+0x982>
 8008c94:	2301      	movs	r3, #1
 8008c96:	e7e3      	b.n	8008c60 <_dtoa_r+0x9c8>
 8008c98:	9a00      	ldr	r2, [sp, #0]
 8008c9a:	2a00      	cmp	r2, #0
 8008c9c:	db04      	blt.n	8008ca8 <_dtoa_r+0xa10>
 8008c9e:	d125      	bne.n	8008cec <_dtoa_r+0xa54>
 8008ca0:	9a06      	ldr	r2, [sp, #24]
 8008ca2:	bb1a      	cbnz	r2, 8008cec <_dtoa_r+0xa54>
 8008ca4:	9a07      	ldr	r2, [sp, #28]
 8008ca6:	bb0a      	cbnz	r2, 8008cec <_dtoa_r+0xa54>
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	ddec      	ble.n	8008c86 <_dtoa_r+0x9ee>
 8008cac:	2201      	movs	r2, #1
 8008cae:	9904      	ldr	r1, [sp, #16]
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 fbbf 	bl	8009434 <__lshift>
 8008cb6:	4639      	mov	r1, r7
 8008cb8:	9004      	str	r0, [sp, #16]
 8008cba:	f000 fc0f 	bl	80094dc <__mcmp>
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	dc03      	bgt.n	8008cca <_dtoa_r+0xa32>
 8008cc2:	d1e0      	bne.n	8008c86 <_dtoa_r+0x9ee>
 8008cc4:	f018 0f01 	tst.w	r8, #1
 8008cc8:	d0dd      	beq.n	8008c86 <_dtoa_r+0x9ee>
 8008cca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008cce:	d1d8      	bne.n	8008c82 <_dtoa_r+0x9ea>
 8008cd0:	9b05      	ldr	r3, [sp, #20]
 8008cd2:	9a05      	ldr	r2, [sp, #20]
 8008cd4:	1c5d      	adds	r5, r3, #1
 8008cd6:	2339      	movs	r3, #57	; 0x39
 8008cd8:	7013      	strb	r3, [r2, #0]
 8008cda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cde:	2b39      	cmp	r3, #57	; 0x39
 8008ce0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008ce4:	d04f      	beq.n	8008d86 <_dtoa_r+0xaee>
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	7013      	strb	r3, [r2, #0]
 8008cea:	e754      	b.n	8008b96 <_dtoa_r+0x8fe>
 8008cec:	9a05      	ldr	r2, [sp, #20]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	f102 0501 	add.w	r5, r2, #1
 8008cf4:	dd06      	ble.n	8008d04 <_dtoa_r+0xa6c>
 8008cf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008cfa:	d0e9      	beq.n	8008cd0 <_dtoa_r+0xa38>
 8008cfc:	f108 0801 	add.w	r8, r8, #1
 8008d00:	9b05      	ldr	r3, [sp, #20]
 8008d02:	e7c2      	b.n	8008c8a <_dtoa_r+0x9f2>
 8008d04:	9a02      	ldr	r2, [sp, #8]
 8008d06:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008d0a:	eba5 030b 	sub.w	r3, r5, fp
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d021      	beq.n	8008d56 <_dtoa_r+0xabe>
 8008d12:	2300      	movs	r3, #0
 8008d14:	220a      	movs	r2, #10
 8008d16:	9904      	ldr	r1, [sp, #16]
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fa14 	bl	8009146 <__multadd>
 8008d1e:	45b1      	cmp	r9, r6
 8008d20:	9004      	str	r0, [sp, #16]
 8008d22:	f04f 0300 	mov.w	r3, #0
 8008d26:	f04f 020a 	mov.w	r2, #10
 8008d2a:	4649      	mov	r1, r9
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	d105      	bne.n	8008d3c <_dtoa_r+0xaa4>
 8008d30:	f000 fa09 	bl	8009146 <__multadd>
 8008d34:	4681      	mov	r9, r0
 8008d36:	4606      	mov	r6, r0
 8008d38:	9505      	str	r5, [sp, #20]
 8008d3a:	e776      	b.n	8008c2a <_dtoa_r+0x992>
 8008d3c:	f000 fa03 	bl	8009146 <__multadd>
 8008d40:	4631      	mov	r1, r6
 8008d42:	4681      	mov	r9, r0
 8008d44:	2300      	movs	r3, #0
 8008d46:	220a      	movs	r2, #10
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 f9fc 	bl	8009146 <__multadd>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	e7f2      	b.n	8008d38 <_dtoa_r+0xaa0>
 8008d52:	f04f 0900 	mov.w	r9, #0
 8008d56:	2201      	movs	r2, #1
 8008d58:	9904      	ldr	r1, [sp, #16]
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 fb6a 	bl	8009434 <__lshift>
 8008d60:	4639      	mov	r1, r7
 8008d62:	9004      	str	r0, [sp, #16]
 8008d64:	f000 fbba 	bl	80094dc <__mcmp>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	dcb6      	bgt.n	8008cda <_dtoa_r+0xa42>
 8008d6c:	d102      	bne.n	8008d74 <_dtoa_r+0xadc>
 8008d6e:	f018 0f01 	tst.w	r8, #1
 8008d72:	d1b2      	bne.n	8008cda <_dtoa_r+0xa42>
 8008d74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d78:	2b30      	cmp	r3, #48	; 0x30
 8008d7a:	f105 32ff 	add.w	r2, r5, #4294967295
 8008d7e:	f47f af0a 	bne.w	8008b96 <_dtoa_r+0x8fe>
 8008d82:	4615      	mov	r5, r2
 8008d84:	e7f6      	b.n	8008d74 <_dtoa_r+0xadc>
 8008d86:	4593      	cmp	fp, r2
 8008d88:	d105      	bne.n	8008d96 <_dtoa_r+0xafe>
 8008d8a:	2331      	movs	r3, #49	; 0x31
 8008d8c:	f10a 0a01 	add.w	sl, sl, #1
 8008d90:	f88b 3000 	strb.w	r3, [fp]
 8008d94:	e6ff      	b.n	8008b96 <_dtoa_r+0x8fe>
 8008d96:	4615      	mov	r5, r2
 8008d98:	e79f      	b.n	8008cda <_dtoa_r+0xa42>
 8008d9a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008e00 <_dtoa_r+0xb68>
 8008d9e:	e007      	b.n	8008db0 <_dtoa_r+0xb18>
 8008da0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008da2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008e04 <_dtoa_r+0xb6c>
 8008da6:	b11b      	cbz	r3, 8008db0 <_dtoa_r+0xb18>
 8008da8:	f10b 0308 	add.w	r3, fp, #8
 8008dac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008dae:	6013      	str	r3, [r2, #0]
 8008db0:	4658      	mov	r0, fp
 8008db2:	b017      	add	sp, #92	; 0x5c
 8008db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db8:	9b06      	ldr	r3, [sp, #24]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	f77f ae35 	ble.w	8008a2a <_dtoa_r+0x792>
 8008dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dc2:	9307      	str	r3, [sp, #28]
 8008dc4:	e649      	b.n	8008a5a <_dtoa_r+0x7c2>
 8008dc6:	9b02      	ldr	r3, [sp, #8]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	dc03      	bgt.n	8008dd4 <_dtoa_r+0xb3c>
 8008dcc:	9b06      	ldr	r3, [sp, #24]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	f73f aecc 	bgt.w	8008b6c <_dtoa_r+0x8d4>
 8008dd4:	465d      	mov	r5, fp
 8008dd6:	4639      	mov	r1, r7
 8008dd8:	9804      	ldr	r0, [sp, #16]
 8008dda:	f7ff f9cf 	bl	800817c <quorem>
 8008dde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008de2:	f805 8b01 	strb.w	r8, [r5], #1
 8008de6:	9a02      	ldr	r2, [sp, #8]
 8008de8:	eba5 030b 	sub.w	r3, r5, fp
 8008dec:	429a      	cmp	r2, r3
 8008dee:	ddb0      	ble.n	8008d52 <_dtoa_r+0xaba>
 8008df0:	2300      	movs	r3, #0
 8008df2:	220a      	movs	r2, #10
 8008df4:	9904      	ldr	r1, [sp, #16]
 8008df6:	4620      	mov	r0, r4
 8008df8:	f000 f9a5 	bl	8009146 <__multadd>
 8008dfc:	9004      	str	r0, [sp, #16]
 8008dfe:	e7ea      	b.n	8008dd6 <_dtoa_r+0xb3e>
 8008e00:	0800accc 	.word	0x0800accc
 8008e04:	0800acf3 	.word	0x0800acf3

08008e08 <print_e>:
 8008e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e0a:	b087      	sub	sp, #28
 8008e0c:	ec43 2b10 	vmov	d0, r2, r3
 8008e10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008e12:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8008e16:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008e18:	ab04      	add	r3, sp, #16
 8008e1a:	9301      	str	r3, [sp, #4]
 8008e1c:	ab03      	add	r3, sp, #12
 8008e1e:	9300      	str	r3, [sp, #0]
 8008e20:	460f      	mov	r7, r1
 8008e22:	ab05      	add	r3, sp, #20
 8008e24:	2102      	movs	r1, #2
 8008e26:	1c62      	adds	r2, r4, #1
 8008e28:	f7ff fa36 	bl	8008298 <_dtoa_r>
 8008e2c:	4601      	mov	r1, r0
 8008e2e:	9805      	ldr	r0, [sp, #20]
 8008e30:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e34:	4298      	cmp	r0, r3
 8008e36:	d104      	bne.n	8008e42 <print_e+0x3a>
 8008e38:	4638      	mov	r0, r7
 8008e3a:	f000 fcab 	bl	8009794 <strcpy>
 8008e3e:	b007      	add	sp, #28
 8008e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e42:	780b      	ldrb	r3, [r1, #0]
 8008e44:	703b      	strb	r3, [r7, #0]
 8008e46:	2d00      	cmp	r5, #0
 8008e48:	d143      	bne.n	8008ed2 <print_e+0xca>
 8008e4a:	2c00      	cmp	r4, #0
 8008e4c:	d141      	bne.n	8008ed2 <print_e+0xca>
 8008e4e:	1c7b      	adds	r3, r7, #1
 8008e50:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008e54:	b10a      	cbz	r2, 8008e5a <print_e+0x52>
 8008e56:	2c00      	cmp	r4, #0
 8008e58:	dc3f      	bgt.n	8008eda <print_e+0xd2>
 8008e5a:	2e67      	cmp	r6, #103	; 0x67
 8008e5c:	d044      	beq.n	8008ee8 <print_e+0xe0>
 8008e5e:	2e47      	cmp	r6, #71	; 0x47
 8008e60:	d044      	beq.n	8008eec <print_e+0xe4>
 8008e62:	461a      	mov	r2, r3
 8008e64:	191d      	adds	r5, r3, r4
 8008e66:	2730      	movs	r7, #48	; 0x30
 8008e68:	1aa9      	subs	r1, r5, r2
 8008e6a:	2900      	cmp	r1, #0
 8008e6c:	dc39      	bgt.n	8008ee2 <print_e+0xda>
 8008e6e:	2c00      	cmp	r4, #0
 8008e70:	bfa8      	it	ge
 8008e72:	191b      	addge	r3, r3, r4
 8008e74:	1e41      	subs	r1, r0, #1
 8008e76:	2900      	cmp	r1, #0
 8008e78:	bfb8      	it	lt
 8008e7a:	f1c0 0001 	rsblt	r0, r0, #1
 8008e7e:	9105      	str	r1, [sp, #20]
 8008e80:	bfb8      	it	lt
 8008e82:	9005      	strlt	r0, [sp, #20]
 8008e84:	461a      	mov	r2, r3
 8008e86:	9805      	ldr	r0, [sp, #20]
 8008e88:	f802 6b02 	strb.w	r6, [r2], #2
 8008e8c:	bfb5      	itete	lt
 8008e8e:	212d      	movlt	r1, #45	; 0x2d
 8008e90:	212b      	movge	r1, #43	; 0x2b
 8008e92:	7059      	strblt	r1, [r3, #1]
 8008e94:	7059      	strbge	r1, [r3, #1]
 8008e96:	2863      	cmp	r0, #99	; 0x63
 8008e98:	dd0b      	ble.n	8008eb2 <print_e+0xaa>
 8008e9a:	2164      	movs	r1, #100	; 0x64
 8008e9c:	fb90 f1f1 	sdiv	r1, r0, r1
 8008ea0:	f101 0430 	add.w	r4, r1, #48	; 0x30
 8008ea4:	1cda      	adds	r2, r3, #3
 8008ea6:	709c      	strb	r4, [r3, #2]
 8008ea8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8008eac:	fb03 0101 	mla	r1, r3, r1, r0
 8008eb0:	9105      	str	r1, [sp, #20]
 8008eb2:	9905      	ldr	r1, [sp, #20]
 8008eb4:	230a      	movs	r3, #10
 8008eb6:	fb91 f3f3 	sdiv	r3, r1, r3
 8008eba:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008ebe:	7010      	strb	r0, [r2, #0]
 8008ec0:	f06f 0009 	mvn.w	r0, #9
 8008ec4:	fb00 1303 	mla	r3, r0, r3, r1
 8008ec8:	3330      	adds	r3, #48	; 0x30
 8008eca:	7053      	strb	r3, [r2, #1]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	7093      	strb	r3, [r2, #2]
 8008ed0:	e7b5      	b.n	8008e3e <print_e+0x36>
 8008ed2:	222e      	movs	r2, #46	; 0x2e
 8008ed4:	1cbb      	adds	r3, r7, #2
 8008ed6:	707a      	strb	r2, [r7, #1]
 8008ed8:	e7ba      	b.n	8008e50 <print_e+0x48>
 8008eda:	f803 2b01 	strb.w	r2, [r3], #1
 8008ede:	3c01      	subs	r4, #1
 8008ee0:	e7b6      	b.n	8008e50 <print_e+0x48>
 8008ee2:	f802 7b01 	strb.w	r7, [r2], #1
 8008ee6:	e7bf      	b.n	8008e68 <print_e+0x60>
 8008ee8:	2665      	movs	r6, #101	; 0x65
 8008eea:	e7c3      	b.n	8008e74 <print_e+0x6c>
 8008eec:	2645      	movs	r6, #69	; 0x45
 8008eee:	e7c1      	b.n	8008e74 <print_e+0x6c>

08008ef0 <_gcvt>:
 8008ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef4:	ec55 4b10 	vmov	r4, r5, d0
 8008ef8:	b088      	sub	sp, #32
 8008efa:	4681      	mov	r9, r0
 8008efc:	460f      	mov	r7, r1
 8008efe:	4616      	mov	r6, r2
 8008f00:	469a      	mov	sl, r3
 8008f02:	2200      	movs	r2, #0
 8008f04:	2300      	movs	r3, #0
 8008f06:	ee10 0a10 	vmov	r0, s0
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8008f10:	f7f7 fd90 	bl	8000a34 <__aeabi_dcmplt>
 8008f14:	b110      	cbz	r0, 8008f1c <_gcvt+0x2c>
 8008f16:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008f1a:	461d      	mov	r5, r3
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2300      	movs	r3, #0
 8008f20:	4620      	mov	r0, r4
 8008f22:	4629      	mov	r1, r5
 8008f24:	f7f7 fd7c 	bl	8000a20 <__aeabi_dcmpeq>
 8008f28:	b138      	cbz	r0, 8008f3a <_gcvt+0x4a>
 8008f2a:	2330      	movs	r3, #48	; 0x30
 8008f2c:	7033      	strb	r3, [r6, #0]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	7073      	strb	r3, [r6, #1]
 8008f32:	4630      	mov	r0, r6
 8008f34:	b008      	add	sp, #32
 8008f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3a:	a350      	add	r3, pc, #320	; (adr r3, 800907c <_gcvt+0x18c>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	4620      	mov	r0, r4
 8008f42:	4629      	mov	r1, r5
 8008f44:	f7f7 fd80 	bl	8000a48 <__aeabi_dcmple>
 8008f48:	b150      	cbz	r0, 8008f60 <_gcvt+0x70>
 8008f4a:	3f01      	subs	r7, #1
 8008f4c:	e9cd a801 	strd	sl, r8, [sp, #4]
 8008f50:	9700      	str	r7, [sp, #0]
 8008f52:	4622      	mov	r2, r4
 8008f54:	462b      	mov	r3, r5
 8008f56:	4631      	mov	r1, r6
 8008f58:	4648      	mov	r0, r9
 8008f5a:	f7ff ff55 	bl	8008e08 <print_e>
 8008f5e:	e7e8      	b.n	8008f32 <_gcvt+0x42>
 8008f60:	4638      	mov	r0, r7
 8008f62:	f000 fb81 	bl	8009668 <_mprec_log10>
 8008f66:	4622      	mov	r2, r4
 8008f68:	462b      	mov	r3, r5
 8008f6a:	ec51 0b10 	vmov	r0, r1, d0
 8008f6e:	f7f7 fd6b 	bl	8000a48 <__aeabi_dcmple>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d1e9      	bne.n	8008f4a <_gcvt+0x5a>
 8008f76:	2200      	movs	r2, #0
 8008f78:	4b3f      	ldr	r3, [pc, #252]	; (8009078 <_gcvt+0x188>)
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	f7f7 fd59 	bl	8000a34 <__aeabi_dcmplt>
 8008f82:	aa07      	add	r2, sp, #28
 8008f84:	ab06      	add	r3, sp, #24
 8008f86:	e9cd 3200 	strd	r3, r2, [sp]
 8008f8a:	ab05      	add	r3, sp, #20
 8008f8c:	463a      	mov	r2, r7
 8008f8e:	b360      	cbz	r0, 8008fea <_gcvt+0xfa>
 8008f90:	2103      	movs	r1, #3
 8008f92:	ec45 4b10 	vmov	d0, r4, r5
 8008f96:	4648      	mov	r0, r9
 8008f98:	f7ff f97e 	bl	8008298 <_dtoa_r>
 8008f9c:	9a05      	ldr	r2, [sp, #20]
 8008f9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d023      	beq.n	8008fee <_gcvt+0xfe>
 8008fa6:	4633      	mov	r3, r6
 8008fa8:	4437      	add	r7, r6
 8008faa:	4601      	mov	r1, r0
 8008fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fb0:	9d05      	ldr	r5, [sp, #20]
 8008fb2:	1afc      	subs	r4, r7, r3
 8008fb4:	b32a      	cbz	r2, 8009002 <_gcvt+0x112>
 8008fb6:	2d00      	cmp	r5, #0
 8008fb8:	dc1e      	bgt.n	8008ff8 <_gcvt+0x108>
 8008fba:	f1b8 0f00 	cmp.w	r8, #0
 8008fbe:	d102      	bne.n	8008fc6 <_gcvt+0xd6>
 8008fc0:	780a      	ldrb	r2, [r1, #0]
 8008fc2:	2a00      	cmp	r2, #0
 8008fc4:	d045      	beq.n	8009052 <_gcvt+0x162>
 8008fc6:	429e      	cmp	r6, r3
 8008fc8:	bf02      	ittt	eq
 8008fca:	1c73      	addeq	r3, r6, #1
 8008fcc:	2230      	moveq	r2, #48	; 0x30
 8008fce:	7032      	strbeq	r2, [r6, #0]
 8008fd0:	222e      	movs	r2, #46	; 0x2e
 8008fd2:	701a      	strb	r2, [r3, #0]
 8008fd4:	9a05      	ldr	r2, [sp, #20]
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	2000      	movs	r0, #0
 8008fda:	2730      	movs	r7, #48	; 0x30
 8008fdc:	2a00      	cmp	r2, #0
 8008fde:	4615      	mov	r5, r2
 8008fe0:	db24      	blt.n	800902c <_gcvt+0x13c>
 8008fe2:	b100      	cbz	r0, 8008fe6 <_gcvt+0xf6>
 8008fe4:	9205      	str	r2, [sp, #20]
 8008fe6:	1e4a      	subs	r2, r1, #1
 8008fe8:	e02b      	b.n	8009042 <_gcvt+0x152>
 8008fea:	2102      	movs	r1, #2
 8008fec:	e7d1      	b.n	8008f92 <_gcvt+0xa2>
 8008fee:	4601      	mov	r1, r0
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	f000 fbcf 	bl	8009794 <strcpy>
 8008ff6:	e79c      	b.n	8008f32 <_gcvt+0x42>
 8008ff8:	3d01      	subs	r5, #1
 8008ffa:	f803 2b01 	strb.w	r2, [r3], #1
 8008ffe:	9505      	str	r5, [sp, #20]
 8009000:	e7d3      	b.n	8008faa <_gcvt+0xba>
 8009002:	1b2d      	subs	r5, r5, r4
 8009004:	2730      	movs	r7, #48	; 0x30
 8009006:	e005      	b.n	8009014 <_gcvt+0x124>
 8009008:	2c00      	cmp	r4, #0
 800900a:	dd06      	ble.n	800901a <_gcvt+0x12a>
 800900c:	f803 7b01 	strb.w	r7, [r3], #1
 8009010:	3c01      	subs	r4, #1
 8009012:	2201      	movs	r2, #1
 8009014:	1928      	adds	r0, r5, r4
 8009016:	2800      	cmp	r0, #0
 8009018:	dcf6      	bgt.n	8009008 <_gcvt+0x118>
 800901a:	2a00      	cmp	r2, #0
 800901c:	d0cd      	beq.n	8008fba <_gcvt+0xca>
 800901e:	9005      	str	r0, [sp, #20]
 8009020:	e7cb      	b.n	8008fba <_gcvt+0xca>
 8009022:	f803 7b01 	strb.w	r7, [r3], #1
 8009026:	3c01      	subs	r4, #1
 8009028:	2001      	movs	r0, #1
 800902a:	e7d7      	b.n	8008fdc <_gcvt+0xec>
 800902c:	2c00      	cmp	r4, #0
 800902e:	f102 0201 	add.w	r2, r2, #1
 8009032:	dcf6      	bgt.n	8009022 <_gcvt+0x132>
 8009034:	2800      	cmp	r0, #0
 8009036:	d0d6      	beq.n	8008fe6 <_gcvt+0xf6>
 8009038:	9505      	str	r5, [sp, #20]
 800903a:	e7d4      	b.n	8008fe6 <_gcvt+0xf6>
 800903c:	f803 1b01 	strb.w	r1, [r3], #1
 8009040:	3c01      	subs	r4, #1
 8009042:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8009046:	b109      	cbz	r1, 800904c <_gcvt+0x15c>
 8009048:	2c00      	cmp	r4, #0
 800904a:	dcf7      	bgt.n	800903c <_gcvt+0x14c>
 800904c:	f1b8 0f00 	cmp.w	r8, #0
 8009050:	d10b      	bne.n	800906a <_gcvt+0x17a>
 8009052:	2200      	movs	r2, #0
 8009054:	701a      	strb	r2, [r3, #0]
 8009056:	e76c      	b.n	8008f32 <_gcvt+0x42>
 8009058:	f802 5b01 	strb.w	r5, [r2], #1
 800905c:	1a81      	subs	r1, r0, r2
 800905e:	2900      	cmp	r1, #0
 8009060:	dcfa      	bgt.n	8009058 <_gcvt+0x168>
 8009062:	2c00      	cmp	r4, #0
 8009064:	bfa8      	it	ge
 8009066:	191b      	addge	r3, r3, r4
 8009068:	e7f3      	b.n	8009052 <_gcvt+0x162>
 800906a:	461a      	mov	r2, r3
 800906c:	1918      	adds	r0, r3, r4
 800906e:	2530      	movs	r5, #48	; 0x30
 8009070:	e7f4      	b.n	800905c <_gcvt+0x16c>
 8009072:	bf00      	nop
 8009074:	f3af 8000 	nop.w
 8009078:	3ff00000 	.word	0x3ff00000
 800907c:	eb1c432d 	.word	0xeb1c432d
 8009080:	3f1a36e2 	.word	0x3f1a36e2

08009084 <_localeconv_r>:
 8009084:	4b04      	ldr	r3, [pc, #16]	; (8009098 <_localeconv_r+0x14>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6a18      	ldr	r0, [r3, #32]
 800908a:	4b04      	ldr	r3, [pc, #16]	; (800909c <_localeconv_r+0x18>)
 800908c:	2800      	cmp	r0, #0
 800908e:	bf08      	it	eq
 8009090:	4618      	moveq	r0, r3
 8009092:	30f0      	adds	r0, #240	; 0xf0
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	2000000c 	.word	0x2000000c
 800909c:	20000070 	.word	0x20000070

080090a0 <malloc>:
 80090a0:	4b02      	ldr	r3, [pc, #8]	; (80090ac <malloc+0xc>)
 80090a2:	4601      	mov	r1, r0
 80090a4:	6818      	ldr	r0, [r3, #0]
 80090a6:	f000 bb0b 	b.w	80096c0 <_malloc_r>
 80090aa:	bf00      	nop
 80090ac:	2000000c 	.word	0x2000000c

080090b0 <_Balloc>:
 80090b0:	b570      	push	{r4, r5, r6, lr}
 80090b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80090b4:	4604      	mov	r4, r0
 80090b6:	460e      	mov	r6, r1
 80090b8:	b93d      	cbnz	r5, 80090ca <_Balloc+0x1a>
 80090ba:	2010      	movs	r0, #16
 80090bc:	f7ff fff0 	bl	80090a0 <malloc>
 80090c0:	6260      	str	r0, [r4, #36]	; 0x24
 80090c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80090c6:	6005      	str	r5, [r0, #0]
 80090c8:	60c5      	str	r5, [r0, #12]
 80090ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80090cc:	68eb      	ldr	r3, [r5, #12]
 80090ce:	b183      	cbz	r3, 80090f2 <_Balloc+0x42>
 80090d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80090d8:	b9b8      	cbnz	r0, 800910a <_Balloc+0x5a>
 80090da:	2101      	movs	r1, #1
 80090dc:	fa01 f506 	lsl.w	r5, r1, r6
 80090e0:	1d6a      	adds	r2, r5, #5
 80090e2:	0092      	lsls	r2, r2, #2
 80090e4:	4620      	mov	r0, r4
 80090e6:	f000 fadd 	bl	80096a4 <_calloc_r>
 80090ea:	b160      	cbz	r0, 8009106 <_Balloc+0x56>
 80090ec:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80090f0:	e00e      	b.n	8009110 <_Balloc+0x60>
 80090f2:	2221      	movs	r2, #33	; 0x21
 80090f4:	2104      	movs	r1, #4
 80090f6:	4620      	mov	r0, r4
 80090f8:	f000 fad4 	bl	80096a4 <_calloc_r>
 80090fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090fe:	60e8      	str	r0, [r5, #12]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1e4      	bne.n	80090d0 <_Balloc+0x20>
 8009106:	2000      	movs	r0, #0
 8009108:	bd70      	pop	{r4, r5, r6, pc}
 800910a:	6802      	ldr	r2, [r0, #0]
 800910c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009110:	2300      	movs	r3, #0
 8009112:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009116:	e7f7      	b.n	8009108 <_Balloc+0x58>

08009118 <_Bfree>:
 8009118:	b570      	push	{r4, r5, r6, lr}
 800911a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800911c:	4606      	mov	r6, r0
 800911e:	460d      	mov	r5, r1
 8009120:	b93c      	cbnz	r4, 8009132 <_Bfree+0x1a>
 8009122:	2010      	movs	r0, #16
 8009124:	f7ff ffbc 	bl	80090a0 <malloc>
 8009128:	6270      	str	r0, [r6, #36]	; 0x24
 800912a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800912e:	6004      	str	r4, [r0, #0]
 8009130:	60c4      	str	r4, [r0, #12]
 8009132:	b13d      	cbz	r5, 8009144 <_Bfree+0x2c>
 8009134:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009136:	686a      	ldr	r2, [r5, #4]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800913e:	6029      	str	r1, [r5, #0]
 8009140:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009144:	bd70      	pop	{r4, r5, r6, pc}

08009146 <__multadd>:
 8009146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800914a:	690d      	ldr	r5, [r1, #16]
 800914c:	461f      	mov	r7, r3
 800914e:	4606      	mov	r6, r0
 8009150:	460c      	mov	r4, r1
 8009152:	f101 0c14 	add.w	ip, r1, #20
 8009156:	2300      	movs	r3, #0
 8009158:	f8dc 0000 	ldr.w	r0, [ip]
 800915c:	b281      	uxth	r1, r0
 800915e:	fb02 7101 	mla	r1, r2, r1, r7
 8009162:	0c0f      	lsrs	r7, r1, #16
 8009164:	0c00      	lsrs	r0, r0, #16
 8009166:	fb02 7000 	mla	r0, r2, r0, r7
 800916a:	b289      	uxth	r1, r1
 800916c:	3301      	adds	r3, #1
 800916e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009172:	429d      	cmp	r5, r3
 8009174:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009178:	f84c 1b04 	str.w	r1, [ip], #4
 800917c:	dcec      	bgt.n	8009158 <__multadd+0x12>
 800917e:	b1d7      	cbz	r7, 80091b6 <__multadd+0x70>
 8009180:	68a3      	ldr	r3, [r4, #8]
 8009182:	42ab      	cmp	r3, r5
 8009184:	dc12      	bgt.n	80091ac <__multadd+0x66>
 8009186:	6861      	ldr	r1, [r4, #4]
 8009188:	4630      	mov	r0, r6
 800918a:	3101      	adds	r1, #1
 800918c:	f7ff ff90 	bl	80090b0 <_Balloc>
 8009190:	6922      	ldr	r2, [r4, #16]
 8009192:	3202      	adds	r2, #2
 8009194:	f104 010c 	add.w	r1, r4, #12
 8009198:	4680      	mov	r8, r0
 800919a:	0092      	lsls	r2, r2, #2
 800919c:	300c      	adds	r0, #12
 800919e:	f7fe fc51 	bl	8007a44 <memcpy>
 80091a2:	4621      	mov	r1, r4
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7ff ffb7 	bl	8009118 <_Bfree>
 80091aa:	4644      	mov	r4, r8
 80091ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091b0:	3501      	adds	r5, #1
 80091b2:	615f      	str	r7, [r3, #20]
 80091b4:	6125      	str	r5, [r4, #16]
 80091b6:	4620      	mov	r0, r4
 80091b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080091bc <__hi0bits>:
 80091bc:	0c02      	lsrs	r2, r0, #16
 80091be:	0412      	lsls	r2, r2, #16
 80091c0:	4603      	mov	r3, r0
 80091c2:	b9b2      	cbnz	r2, 80091f2 <__hi0bits+0x36>
 80091c4:	0403      	lsls	r3, r0, #16
 80091c6:	2010      	movs	r0, #16
 80091c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80091cc:	bf04      	itt	eq
 80091ce:	021b      	lsleq	r3, r3, #8
 80091d0:	3008      	addeq	r0, #8
 80091d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80091d6:	bf04      	itt	eq
 80091d8:	011b      	lsleq	r3, r3, #4
 80091da:	3004      	addeq	r0, #4
 80091dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80091e0:	bf04      	itt	eq
 80091e2:	009b      	lsleq	r3, r3, #2
 80091e4:	3002      	addeq	r0, #2
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	db06      	blt.n	80091f8 <__hi0bits+0x3c>
 80091ea:	005b      	lsls	r3, r3, #1
 80091ec:	d503      	bpl.n	80091f6 <__hi0bits+0x3a>
 80091ee:	3001      	adds	r0, #1
 80091f0:	4770      	bx	lr
 80091f2:	2000      	movs	r0, #0
 80091f4:	e7e8      	b.n	80091c8 <__hi0bits+0xc>
 80091f6:	2020      	movs	r0, #32
 80091f8:	4770      	bx	lr

080091fa <__lo0bits>:
 80091fa:	6803      	ldr	r3, [r0, #0]
 80091fc:	f013 0207 	ands.w	r2, r3, #7
 8009200:	4601      	mov	r1, r0
 8009202:	d00b      	beq.n	800921c <__lo0bits+0x22>
 8009204:	07da      	lsls	r2, r3, #31
 8009206:	d423      	bmi.n	8009250 <__lo0bits+0x56>
 8009208:	0798      	lsls	r0, r3, #30
 800920a:	bf49      	itett	mi
 800920c:	085b      	lsrmi	r3, r3, #1
 800920e:	089b      	lsrpl	r3, r3, #2
 8009210:	2001      	movmi	r0, #1
 8009212:	600b      	strmi	r3, [r1, #0]
 8009214:	bf5c      	itt	pl
 8009216:	600b      	strpl	r3, [r1, #0]
 8009218:	2002      	movpl	r0, #2
 800921a:	4770      	bx	lr
 800921c:	b298      	uxth	r0, r3
 800921e:	b9a8      	cbnz	r0, 800924c <__lo0bits+0x52>
 8009220:	0c1b      	lsrs	r3, r3, #16
 8009222:	2010      	movs	r0, #16
 8009224:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009228:	bf04      	itt	eq
 800922a:	0a1b      	lsreq	r3, r3, #8
 800922c:	3008      	addeq	r0, #8
 800922e:	071a      	lsls	r2, r3, #28
 8009230:	bf04      	itt	eq
 8009232:	091b      	lsreq	r3, r3, #4
 8009234:	3004      	addeq	r0, #4
 8009236:	079a      	lsls	r2, r3, #30
 8009238:	bf04      	itt	eq
 800923a:	089b      	lsreq	r3, r3, #2
 800923c:	3002      	addeq	r0, #2
 800923e:	07da      	lsls	r2, r3, #31
 8009240:	d402      	bmi.n	8009248 <__lo0bits+0x4e>
 8009242:	085b      	lsrs	r3, r3, #1
 8009244:	d006      	beq.n	8009254 <__lo0bits+0x5a>
 8009246:	3001      	adds	r0, #1
 8009248:	600b      	str	r3, [r1, #0]
 800924a:	4770      	bx	lr
 800924c:	4610      	mov	r0, r2
 800924e:	e7e9      	b.n	8009224 <__lo0bits+0x2a>
 8009250:	2000      	movs	r0, #0
 8009252:	4770      	bx	lr
 8009254:	2020      	movs	r0, #32
 8009256:	4770      	bx	lr

08009258 <__i2b>:
 8009258:	b510      	push	{r4, lr}
 800925a:	460c      	mov	r4, r1
 800925c:	2101      	movs	r1, #1
 800925e:	f7ff ff27 	bl	80090b0 <_Balloc>
 8009262:	2201      	movs	r2, #1
 8009264:	6144      	str	r4, [r0, #20]
 8009266:	6102      	str	r2, [r0, #16]
 8009268:	bd10      	pop	{r4, pc}

0800926a <__multiply>:
 800926a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926e:	4614      	mov	r4, r2
 8009270:	690a      	ldr	r2, [r1, #16]
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	429a      	cmp	r2, r3
 8009276:	bfb8      	it	lt
 8009278:	460b      	movlt	r3, r1
 800927a:	4688      	mov	r8, r1
 800927c:	bfbc      	itt	lt
 800927e:	46a0      	movlt	r8, r4
 8009280:	461c      	movlt	r4, r3
 8009282:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009286:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800928a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800928e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009292:	eb07 0609 	add.w	r6, r7, r9
 8009296:	42b3      	cmp	r3, r6
 8009298:	bfb8      	it	lt
 800929a:	3101      	addlt	r1, #1
 800929c:	f7ff ff08 	bl	80090b0 <_Balloc>
 80092a0:	f100 0514 	add.w	r5, r0, #20
 80092a4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80092a8:	462b      	mov	r3, r5
 80092aa:	2200      	movs	r2, #0
 80092ac:	4573      	cmp	r3, lr
 80092ae:	d316      	bcc.n	80092de <__multiply+0x74>
 80092b0:	f104 0214 	add.w	r2, r4, #20
 80092b4:	f108 0114 	add.w	r1, r8, #20
 80092b8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80092bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	9b00      	ldr	r3, [sp, #0]
 80092c4:	9201      	str	r2, [sp, #4]
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d80c      	bhi.n	80092e4 <__multiply+0x7a>
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	dd03      	ble.n	80092d6 <__multiply+0x6c>
 80092ce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d05d      	beq.n	8009392 <__multiply+0x128>
 80092d6:	6106      	str	r6, [r0, #16]
 80092d8:	b003      	add	sp, #12
 80092da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092de:	f843 2b04 	str.w	r2, [r3], #4
 80092e2:	e7e3      	b.n	80092ac <__multiply+0x42>
 80092e4:	f8b2 b000 	ldrh.w	fp, [r2]
 80092e8:	f1bb 0f00 	cmp.w	fp, #0
 80092ec:	d023      	beq.n	8009336 <__multiply+0xcc>
 80092ee:	4689      	mov	r9, r1
 80092f0:	46ac      	mov	ip, r5
 80092f2:	f04f 0800 	mov.w	r8, #0
 80092f6:	f859 4b04 	ldr.w	r4, [r9], #4
 80092fa:	f8dc a000 	ldr.w	sl, [ip]
 80092fe:	b2a3      	uxth	r3, r4
 8009300:	fa1f fa8a 	uxth.w	sl, sl
 8009304:	fb0b a303 	mla	r3, fp, r3, sl
 8009308:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800930c:	f8dc 4000 	ldr.w	r4, [ip]
 8009310:	4443      	add	r3, r8
 8009312:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009316:	fb0b 840a 	mla	r4, fp, sl, r8
 800931a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800931e:	46e2      	mov	sl, ip
 8009320:	b29b      	uxth	r3, r3
 8009322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009326:	454f      	cmp	r7, r9
 8009328:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800932c:	f84a 3b04 	str.w	r3, [sl], #4
 8009330:	d82b      	bhi.n	800938a <__multiply+0x120>
 8009332:	f8cc 8004 	str.w	r8, [ip, #4]
 8009336:	9b01      	ldr	r3, [sp, #4]
 8009338:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800933c:	3204      	adds	r2, #4
 800933e:	f1ba 0f00 	cmp.w	sl, #0
 8009342:	d020      	beq.n	8009386 <__multiply+0x11c>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	4689      	mov	r9, r1
 8009348:	46a8      	mov	r8, r5
 800934a:	f04f 0b00 	mov.w	fp, #0
 800934e:	f8b9 c000 	ldrh.w	ip, [r9]
 8009352:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009356:	fb0a 440c 	mla	r4, sl, ip, r4
 800935a:	445c      	add	r4, fp
 800935c:	46c4      	mov	ip, r8
 800935e:	b29b      	uxth	r3, r3
 8009360:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009364:	f84c 3b04 	str.w	r3, [ip], #4
 8009368:	f859 3b04 	ldr.w	r3, [r9], #4
 800936c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009370:	0c1b      	lsrs	r3, r3, #16
 8009372:	fb0a b303 	mla	r3, sl, r3, fp
 8009376:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800937a:	454f      	cmp	r7, r9
 800937c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009380:	d805      	bhi.n	800938e <__multiply+0x124>
 8009382:	f8c8 3004 	str.w	r3, [r8, #4]
 8009386:	3504      	adds	r5, #4
 8009388:	e79b      	b.n	80092c2 <__multiply+0x58>
 800938a:	46d4      	mov	ip, sl
 800938c:	e7b3      	b.n	80092f6 <__multiply+0x8c>
 800938e:	46e0      	mov	r8, ip
 8009390:	e7dd      	b.n	800934e <__multiply+0xe4>
 8009392:	3e01      	subs	r6, #1
 8009394:	e799      	b.n	80092ca <__multiply+0x60>
	...

08009398 <__pow5mult>:
 8009398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800939c:	4615      	mov	r5, r2
 800939e:	f012 0203 	ands.w	r2, r2, #3
 80093a2:	4606      	mov	r6, r0
 80093a4:	460f      	mov	r7, r1
 80093a6:	d007      	beq.n	80093b8 <__pow5mult+0x20>
 80093a8:	3a01      	subs	r2, #1
 80093aa:	4c21      	ldr	r4, [pc, #132]	; (8009430 <__pow5mult+0x98>)
 80093ac:	2300      	movs	r3, #0
 80093ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80093b2:	f7ff fec8 	bl	8009146 <__multadd>
 80093b6:	4607      	mov	r7, r0
 80093b8:	10ad      	asrs	r5, r5, #2
 80093ba:	d035      	beq.n	8009428 <__pow5mult+0x90>
 80093bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80093be:	b93c      	cbnz	r4, 80093d0 <__pow5mult+0x38>
 80093c0:	2010      	movs	r0, #16
 80093c2:	f7ff fe6d 	bl	80090a0 <malloc>
 80093c6:	6270      	str	r0, [r6, #36]	; 0x24
 80093c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80093cc:	6004      	str	r4, [r0, #0]
 80093ce:	60c4      	str	r4, [r0, #12]
 80093d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80093d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80093d8:	b94c      	cbnz	r4, 80093ee <__pow5mult+0x56>
 80093da:	f240 2171 	movw	r1, #625	; 0x271
 80093de:	4630      	mov	r0, r6
 80093e0:	f7ff ff3a 	bl	8009258 <__i2b>
 80093e4:	2300      	movs	r3, #0
 80093e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80093ea:	4604      	mov	r4, r0
 80093ec:	6003      	str	r3, [r0, #0]
 80093ee:	f04f 0800 	mov.w	r8, #0
 80093f2:	07eb      	lsls	r3, r5, #31
 80093f4:	d50a      	bpl.n	800940c <__pow5mult+0x74>
 80093f6:	4639      	mov	r1, r7
 80093f8:	4622      	mov	r2, r4
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7ff ff35 	bl	800926a <__multiply>
 8009400:	4639      	mov	r1, r7
 8009402:	4681      	mov	r9, r0
 8009404:	4630      	mov	r0, r6
 8009406:	f7ff fe87 	bl	8009118 <_Bfree>
 800940a:	464f      	mov	r7, r9
 800940c:	106d      	asrs	r5, r5, #1
 800940e:	d00b      	beq.n	8009428 <__pow5mult+0x90>
 8009410:	6820      	ldr	r0, [r4, #0]
 8009412:	b938      	cbnz	r0, 8009424 <__pow5mult+0x8c>
 8009414:	4622      	mov	r2, r4
 8009416:	4621      	mov	r1, r4
 8009418:	4630      	mov	r0, r6
 800941a:	f7ff ff26 	bl	800926a <__multiply>
 800941e:	6020      	str	r0, [r4, #0]
 8009420:	f8c0 8000 	str.w	r8, [r0]
 8009424:	4604      	mov	r4, r0
 8009426:	e7e4      	b.n	80093f2 <__pow5mult+0x5a>
 8009428:	4638      	mov	r0, r7
 800942a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800942e:	bf00      	nop
 8009430:	0800adf0 	.word	0x0800adf0

08009434 <__lshift>:
 8009434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009438:	460c      	mov	r4, r1
 800943a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800943e:	6923      	ldr	r3, [r4, #16]
 8009440:	6849      	ldr	r1, [r1, #4]
 8009442:	eb0a 0903 	add.w	r9, sl, r3
 8009446:	68a3      	ldr	r3, [r4, #8]
 8009448:	4607      	mov	r7, r0
 800944a:	4616      	mov	r6, r2
 800944c:	f109 0501 	add.w	r5, r9, #1
 8009450:	42ab      	cmp	r3, r5
 8009452:	db32      	blt.n	80094ba <__lshift+0x86>
 8009454:	4638      	mov	r0, r7
 8009456:	f7ff fe2b 	bl	80090b0 <_Balloc>
 800945a:	2300      	movs	r3, #0
 800945c:	4680      	mov	r8, r0
 800945e:	f100 0114 	add.w	r1, r0, #20
 8009462:	461a      	mov	r2, r3
 8009464:	4553      	cmp	r3, sl
 8009466:	db2b      	blt.n	80094c0 <__lshift+0x8c>
 8009468:	6920      	ldr	r0, [r4, #16]
 800946a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800946e:	f104 0314 	add.w	r3, r4, #20
 8009472:	f016 021f 	ands.w	r2, r6, #31
 8009476:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800947a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800947e:	d025      	beq.n	80094cc <__lshift+0x98>
 8009480:	f1c2 0e20 	rsb	lr, r2, #32
 8009484:	2000      	movs	r0, #0
 8009486:	681e      	ldr	r6, [r3, #0]
 8009488:	468a      	mov	sl, r1
 800948a:	4096      	lsls	r6, r2
 800948c:	4330      	orrs	r0, r6
 800948e:	f84a 0b04 	str.w	r0, [sl], #4
 8009492:	f853 0b04 	ldr.w	r0, [r3], #4
 8009496:	459c      	cmp	ip, r3
 8009498:	fa20 f00e 	lsr.w	r0, r0, lr
 800949c:	d814      	bhi.n	80094c8 <__lshift+0x94>
 800949e:	6048      	str	r0, [r1, #4]
 80094a0:	b108      	cbz	r0, 80094a6 <__lshift+0x72>
 80094a2:	f109 0502 	add.w	r5, r9, #2
 80094a6:	3d01      	subs	r5, #1
 80094a8:	4638      	mov	r0, r7
 80094aa:	f8c8 5010 	str.w	r5, [r8, #16]
 80094ae:	4621      	mov	r1, r4
 80094b0:	f7ff fe32 	bl	8009118 <_Bfree>
 80094b4:	4640      	mov	r0, r8
 80094b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ba:	3101      	adds	r1, #1
 80094bc:	005b      	lsls	r3, r3, #1
 80094be:	e7c7      	b.n	8009450 <__lshift+0x1c>
 80094c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80094c4:	3301      	adds	r3, #1
 80094c6:	e7cd      	b.n	8009464 <__lshift+0x30>
 80094c8:	4651      	mov	r1, sl
 80094ca:	e7dc      	b.n	8009486 <__lshift+0x52>
 80094cc:	3904      	subs	r1, #4
 80094ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80094d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80094d6:	459c      	cmp	ip, r3
 80094d8:	d8f9      	bhi.n	80094ce <__lshift+0x9a>
 80094da:	e7e4      	b.n	80094a6 <__lshift+0x72>

080094dc <__mcmp>:
 80094dc:	6903      	ldr	r3, [r0, #16]
 80094de:	690a      	ldr	r2, [r1, #16]
 80094e0:	1a9b      	subs	r3, r3, r2
 80094e2:	b530      	push	{r4, r5, lr}
 80094e4:	d10c      	bne.n	8009500 <__mcmp+0x24>
 80094e6:	0092      	lsls	r2, r2, #2
 80094e8:	3014      	adds	r0, #20
 80094ea:	3114      	adds	r1, #20
 80094ec:	1884      	adds	r4, r0, r2
 80094ee:	4411      	add	r1, r2
 80094f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094f8:	4295      	cmp	r5, r2
 80094fa:	d003      	beq.n	8009504 <__mcmp+0x28>
 80094fc:	d305      	bcc.n	800950a <__mcmp+0x2e>
 80094fe:	2301      	movs	r3, #1
 8009500:	4618      	mov	r0, r3
 8009502:	bd30      	pop	{r4, r5, pc}
 8009504:	42a0      	cmp	r0, r4
 8009506:	d3f3      	bcc.n	80094f0 <__mcmp+0x14>
 8009508:	e7fa      	b.n	8009500 <__mcmp+0x24>
 800950a:	f04f 33ff 	mov.w	r3, #4294967295
 800950e:	e7f7      	b.n	8009500 <__mcmp+0x24>

08009510 <__mdiff>:
 8009510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009514:	460d      	mov	r5, r1
 8009516:	4607      	mov	r7, r0
 8009518:	4611      	mov	r1, r2
 800951a:	4628      	mov	r0, r5
 800951c:	4614      	mov	r4, r2
 800951e:	f7ff ffdd 	bl	80094dc <__mcmp>
 8009522:	1e06      	subs	r6, r0, #0
 8009524:	d108      	bne.n	8009538 <__mdiff+0x28>
 8009526:	4631      	mov	r1, r6
 8009528:	4638      	mov	r0, r7
 800952a:	f7ff fdc1 	bl	80090b0 <_Balloc>
 800952e:	2301      	movs	r3, #1
 8009530:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009538:	bfa4      	itt	ge
 800953a:	4623      	movge	r3, r4
 800953c:	462c      	movge	r4, r5
 800953e:	4638      	mov	r0, r7
 8009540:	6861      	ldr	r1, [r4, #4]
 8009542:	bfa6      	itte	ge
 8009544:	461d      	movge	r5, r3
 8009546:	2600      	movge	r6, #0
 8009548:	2601      	movlt	r6, #1
 800954a:	f7ff fdb1 	bl	80090b0 <_Balloc>
 800954e:	692b      	ldr	r3, [r5, #16]
 8009550:	60c6      	str	r6, [r0, #12]
 8009552:	6926      	ldr	r6, [r4, #16]
 8009554:	f105 0914 	add.w	r9, r5, #20
 8009558:	f104 0214 	add.w	r2, r4, #20
 800955c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009560:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009564:	f100 0514 	add.w	r5, r0, #20
 8009568:	f04f 0e00 	mov.w	lr, #0
 800956c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009570:	f859 4b04 	ldr.w	r4, [r9], #4
 8009574:	fa1e f18a 	uxtah	r1, lr, sl
 8009578:	b2a3      	uxth	r3, r4
 800957a:	1ac9      	subs	r1, r1, r3
 800957c:	0c23      	lsrs	r3, r4, #16
 800957e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009582:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009586:	b289      	uxth	r1, r1
 8009588:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800958c:	45c8      	cmp	r8, r9
 800958e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009592:	4694      	mov	ip, r2
 8009594:	f845 3b04 	str.w	r3, [r5], #4
 8009598:	d8e8      	bhi.n	800956c <__mdiff+0x5c>
 800959a:	45bc      	cmp	ip, r7
 800959c:	d304      	bcc.n	80095a8 <__mdiff+0x98>
 800959e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80095a2:	b183      	cbz	r3, 80095c6 <__mdiff+0xb6>
 80095a4:	6106      	str	r6, [r0, #16]
 80095a6:	e7c5      	b.n	8009534 <__mdiff+0x24>
 80095a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80095ac:	fa1e f381 	uxtah	r3, lr, r1
 80095b0:	141a      	asrs	r2, r3, #16
 80095b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80095c0:	f845 3b04 	str.w	r3, [r5], #4
 80095c4:	e7e9      	b.n	800959a <__mdiff+0x8a>
 80095c6:	3e01      	subs	r6, #1
 80095c8:	e7e9      	b.n	800959e <__mdiff+0x8e>

080095ca <__d2b>:
 80095ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095ce:	460e      	mov	r6, r1
 80095d0:	2101      	movs	r1, #1
 80095d2:	ec59 8b10 	vmov	r8, r9, d0
 80095d6:	4615      	mov	r5, r2
 80095d8:	f7ff fd6a 	bl	80090b0 <_Balloc>
 80095dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80095e0:	4607      	mov	r7, r0
 80095e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095e6:	bb34      	cbnz	r4, 8009636 <__d2b+0x6c>
 80095e8:	9301      	str	r3, [sp, #4]
 80095ea:	f1b8 0300 	subs.w	r3, r8, #0
 80095ee:	d027      	beq.n	8009640 <__d2b+0x76>
 80095f0:	a802      	add	r0, sp, #8
 80095f2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80095f6:	f7ff fe00 	bl	80091fa <__lo0bits>
 80095fa:	9900      	ldr	r1, [sp, #0]
 80095fc:	b1f0      	cbz	r0, 800963c <__d2b+0x72>
 80095fe:	9a01      	ldr	r2, [sp, #4]
 8009600:	f1c0 0320 	rsb	r3, r0, #32
 8009604:	fa02 f303 	lsl.w	r3, r2, r3
 8009608:	430b      	orrs	r3, r1
 800960a:	40c2      	lsrs	r2, r0
 800960c:	617b      	str	r3, [r7, #20]
 800960e:	9201      	str	r2, [sp, #4]
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	61bb      	str	r3, [r7, #24]
 8009614:	2b00      	cmp	r3, #0
 8009616:	bf14      	ite	ne
 8009618:	2102      	movne	r1, #2
 800961a:	2101      	moveq	r1, #1
 800961c:	6139      	str	r1, [r7, #16]
 800961e:	b1c4      	cbz	r4, 8009652 <__d2b+0x88>
 8009620:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009624:	4404      	add	r4, r0
 8009626:	6034      	str	r4, [r6, #0]
 8009628:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800962c:	6028      	str	r0, [r5, #0]
 800962e:	4638      	mov	r0, r7
 8009630:	b003      	add	sp, #12
 8009632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800963a:	e7d5      	b.n	80095e8 <__d2b+0x1e>
 800963c:	6179      	str	r1, [r7, #20]
 800963e:	e7e7      	b.n	8009610 <__d2b+0x46>
 8009640:	a801      	add	r0, sp, #4
 8009642:	f7ff fdda 	bl	80091fa <__lo0bits>
 8009646:	9b01      	ldr	r3, [sp, #4]
 8009648:	617b      	str	r3, [r7, #20]
 800964a:	2101      	movs	r1, #1
 800964c:	6139      	str	r1, [r7, #16]
 800964e:	3020      	adds	r0, #32
 8009650:	e7e5      	b.n	800961e <__d2b+0x54>
 8009652:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009656:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800965a:	6030      	str	r0, [r6, #0]
 800965c:	6918      	ldr	r0, [r3, #16]
 800965e:	f7ff fdad 	bl	80091bc <__hi0bits>
 8009662:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009666:	e7e1      	b.n	800962c <__d2b+0x62>

08009668 <_mprec_log10>:
 8009668:	2817      	cmp	r0, #23
 800966a:	b5d0      	push	{r4, r6, r7, lr}
 800966c:	4604      	mov	r4, r0
 800966e:	dc07      	bgt.n	8009680 <_mprec_log10+0x18>
 8009670:	4b09      	ldr	r3, [pc, #36]	; (8009698 <_mprec_log10+0x30>)
 8009672:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8009676:	e9d4 0100 	ldrd	r0, r1, [r4]
 800967a:	ec41 0b10 	vmov	d0, r0, r1
 800967e:	bdd0      	pop	{r4, r6, r7, pc}
 8009680:	4906      	ldr	r1, [pc, #24]	; (800969c <_mprec_log10+0x34>)
 8009682:	4f07      	ldr	r7, [pc, #28]	; (80096a0 <_mprec_log10+0x38>)
 8009684:	2000      	movs	r0, #0
 8009686:	2600      	movs	r6, #0
 8009688:	4632      	mov	r2, r6
 800968a:	463b      	mov	r3, r7
 800968c:	f7f6 ff60 	bl	8000550 <__aeabi_dmul>
 8009690:	3c01      	subs	r4, #1
 8009692:	d1f9      	bne.n	8009688 <_mprec_log10+0x20>
 8009694:	e7f1      	b.n	800967a <_mprec_log10+0x12>
 8009696:	bf00      	nop
 8009698:	0800ad28 	.word	0x0800ad28
 800969c:	3ff00000 	.word	0x3ff00000
 80096a0:	40240000 	.word	0x40240000

080096a4 <_calloc_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	fb02 f401 	mul.w	r4, r2, r1
 80096aa:	4621      	mov	r1, r4
 80096ac:	f000 f808 	bl	80096c0 <_malloc_r>
 80096b0:	4605      	mov	r5, r0
 80096b2:	b118      	cbz	r0, 80096bc <_calloc_r+0x18>
 80096b4:	4622      	mov	r2, r4
 80096b6:	2100      	movs	r1, #0
 80096b8:	f7fe f9cf 	bl	8007a5a <memset>
 80096bc:	4628      	mov	r0, r5
 80096be:	bd38      	pop	{r3, r4, r5, pc}

080096c0 <_malloc_r>:
 80096c0:	b570      	push	{r4, r5, r6, lr}
 80096c2:	1ccd      	adds	r5, r1, #3
 80096c4:	f025 0503 	bic.w	r5, r5, #3
 80096c8:	3508      	adds	r5, #8
 80096ca:	2d0c      	cmp	r5, #12
 80096cc:	bf38      	it	cc
 80096ce:	250c      	movcc	r5, #12
 80096d0:	2d00      	cmp	r5, #0
 80096d2:	4606      	mov	r6, r0
 80096d4:	db01      	blt.n	80096da <_malloc_r+0x1a>
 80096d6:	42a9      	cmp	r1, r5
 80096d8:	d903      	bls.n	80096e2 <_malloc_r+0x22>
 80096da:	230c      	movs	r3, #12
 80096dc:	6033      	str	r3, [r6, #0]
 80096de:	2000      	movs	r0, #0
 80096e0:	bd70      	pop	{r4, r5, r6, pc}
 80096e2:	f000 f871 	bl	80097c8 <__malloc_lock>
 80096e6:	4a21      	ldr	r2, [pc, #132]	; (800976c <_malloc_r+0xac>)
 80096e8:	6814      	ldr	r4, [r2, #0]
 80096ea:	4621      	mov	r1, r4
 80096ec:	b991      	cbnz	r1, 8009714 <_malloc_r+0x54>
 80096ee:	4c20      	ldr	r4, [pc, #128]	; (8009770 <_malloc_r+0xb0>)
 80096f0:	6823      	ldr	r3, [r4, #0]
 80096f2:	b91b      	cbnz	r3, 80096fc <_malloc_r+0x3c>
 80096f4:	4630      	mov	r0, r6
 80096f6:	f000 f83d 	bl	8009774 <_sbrk_r>
 80096fa:	6020      	str	r0, [r4, #0]
 80096fc:	4629      	mov	r1, r5
 80096fe:	4630      	mov	r0, r6
 8009700:	f000 f838 	bl	8009774 <_sbrk_r>
 8009704:	1c43      	adds	r3, r0, #1
 8009706:	d124      	bne.n	8009752 <_malloc_r+0x92>
 8009708:	230c      	movs	r3, #12
 800970a:	6033      	str	r3, [r6, #0]
 800970c:	4630      	mov	r0, r6
 800970e:	f000 f85c 	bl	80097ca <__malloc_unlock>
 8009712:	e7e4      	b.n	80096de <_malloc_r+0x1e>
 8009714:	680b      	ldr	r3, [r1, #0]
 8009716:	1b5b      	subs	r3, r3, r5
 8009718:	d418      	bmi.n	800974c <_malloc_r+0x8c>
 800971a:	2b0b      	cmp	r3, #11
 800971c:	d90f      	bls.n	800973e <_malloc_r+0x7e>
 800971e:	600b      	str	r3, [r1, #0]
 8009720:	50cd      	str	r5, [r1, r3]
 8009722:	18cc      	adds	r4, r1, r3
 8009724:	4630      	mov	r0, r6
 8009726:	f000 f850 	bl	80097ca <__malloc_unlock>
 800972a:	f104 000b 	add.w	r0, r4, #11
 800972e:	1d23      	adds	r3, r4, #4
 8009730:	f020 0007 	bic.w	r0, r0, #7
 8009734:	1ac3      	subs	r3, r0, r3
 8009736:	d0d3      	beq.n	80096e0 <_malloc_r+0x20>
 8009738:	425a      	negs	r2, r3
 800973a:	50e2      	str	r2, [r4, r3]
 800973c:	e7d0      	b.n	80096e0 <_malloc_r+0x20>
 800973e:	428c      	cmp	r4, r1
 8009740:	684b      	ldr	r3, [r1, #4]
 8009742:	bf16      	itet	ne
 8009744:	6063      	strne	r3, [r4, #4]
 8009746:	6013      	streq	r3, [r2, #0]
 8009748:	460c      	movne	r4, r1
 800974a:	e7eb      	b.n	8009724 <_malloc_r+0x64>
 800974c:	460c      	mov	r4, r1
 800974e:	6849      	ldr	r1, [r1, #4]
 8009750:	e7cc      	b.n	80096ec <_malloc_r+0x2c>
 8009752:	1cc4      	adds	r4, r0, #3
 8009754:	f024 0403 	bic.w	r4, r4, #3
 8009758:	42a0      	cmp	r0, r4
 800975a:	d005      	beq.n	8009768 <_malloc_r+0xa8>
 800975c:	1a21      	subs	r1, r4, r0
 800975e:	4630      	mov	r0, r6
 8009760:	f000 f808 	bl	8009774 <_sbrk_r>
 8009764:	3001      	adds	r0, #1
 8009766:	d0cf      	beq.n	8009708 <_malloc_r+0x48>
 8009768:	6025      	str	r5, [r4, #0]
 800976a:	e7db      	b.n	8009724 <_malloc_r+0x64>
 800976c:	2000020c 	.word	0x2000020c
 8009770:	20000210 	.word	0x20000210

08009774 <_sbrk_r>:
 8009774:	b538      	push	{r3, r4, r5, lr}
 8009776:	4c06      	ldr	r4, [pc, #24]	; (8009790 <_sbrk_r+0x1c>)
 8009778:	2300      	movs	r3, #0
 800977a:	4605      	mov	r5, r0
 800977c:	4608      	mov	r0, r1
 800977e:	6023      	str	r3, [r4, #0]
 8009780:	f7f8 fe64 	bl	800244c <_sbrk>
 8009784:	1c43      	adds	r3, r0, #1
 8009786:	d102      	bne.n	800978e <_sbrk_r+0x1a>
 8009788:	6823      	ldr	r3, [r4, #0]
 800978a:	b103      	cbz	r3, 800978e <_sbrk_r+0x1a>
 800978c:	602b      	str	r3, [r5, #0]
 800978e:	bd38      	pop	{r3, r4, r5, pc}
 8009790:	20000464 	.word	0x20000464

08009794 <strcpy>:
 8009794:	4603      	mov	r3, r0
 8009796:	f811 2b01 	ldrb.w	r2, [r1], #1
 800979a:	f803 2b01 	strb.w	r2, [r3], #1
 800979e:	2a00      	cmp	r2, #0
 80097a0:	d1f9      	bne.n	8009796 <strcpy+0x2>
 80097a2:	4770      	bx	lr

080097a4 <__ascii_mbtowc>:
 80097a4:	b082      	sub	sp, #8
 80097a6:	b901      	cbnz	r1, 80097aa <__ascii_mbtowc+0x6>
 80097a8:	a901      	add	r1, sp, #4
 80097aa:	b142      	cbz	r2, 80097be <__ascii_mbtowc+0x1a>
 80097ac:	b14b      	cbz	r3, 80097c2 <__ascii_mbtowc+0x1e>
 80097ae:	7813      	ldrb	r3, [r2, #0]
 80097b0:	600b      	str	r3, [r1, #0]
 80097b2:	7812      	ldrb	r2, [r2, #0]
 80097b4:	1c10      	adds	r0, r2, #0
 80097b6:	bf18      	it	ne
 80097b8:	2001      	movne	r0, #1
 80097ba:	b002      	add	sp, #8
 80097bc:	4770      	bx	lr
 80097be:	4610      	mov	r0, r2
 80097c0:	e7fb      	b.n	80097ba <__ascii_mbtowc+0x16>
 80097c2:	f06f 0001 	mvn.w	r0, #1
 80097c6:	e7f8      	b.n	80097ba <__ascii_mbtowc+0x16>

080097c8 <__malloc_lock>:
 80097c8:	4770      	bx	lr

080097ca <__malloc_unlock>:
 80097ca:	4770      	bx	lr

080097cc <__ascii_wctomb>:
 80097cc:	b149      	cbz	r1, 80097e2 <__ascii_wctomb+0x16>
 80097ce:	2aff      	cmp	r2, #255	; 0xff
 80097d0:	bf85      	ittet	hi
 80097d2:	238a      	movhi	r3, #138	; 0x8a
 80097d4:	6003      	strhi	r3, [r0, #0]
 80097d6:	700a      	strbls	r2, [r1, #0]
 80097d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80097dc:	bf98      	it	ls
 80097de:	2001      	movls	r0, #1
 80097e0:	4770      	bx	lr
 80097e2:	4608      	mov	r0, r1
 80097e4:	4770      	bx	lr
	...

080097e8 <atan>:
 80097e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ec:	ec55 4b10 	vmov	r4, r5, d0
 80097f0:	4bc3      	ldr	r3, [pc, #780]	; (8009b00 <atan+0x318>)
 80097f2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80097f6:	429e      	cmp	r6, r3
 80097f8:	46ab      	mov	fp, r5
 80097fa:	dd18      	ble.n	800982e <atan+0x46>
 80097fc:	4bc1      	ldr	r3, [pc, #772]	; (8009b04 <atan+0x31c>)
 80097fe:	429e      	cmp	r6, r3
 8009800:	dc01      	bgt.n	8009806 <atan+0x1e>
 8009802:	d109      	bne.n	8009818 <atan+0x30>
 8009804:	b144      	cbz	r4, 8009818 <atan+0x30>
 8009806:	4622      	mov	r2, r4
 8009808:	462b      	mov	r3, r5
 800980a:	4620      	mov	r0, r4
 800980c:	4629      	mov	r1, r5
 800980e:	f7f6 fce9 	bl	80001e4 <__adddf3>
 8009812:	4604      	mov	r4, r0
 8009814:	460d      	mov	r5, r1
 8009816:	e006      	b.n	8009826 <atan+0x3e>
 8009818:	f1bb 0f00 	cmp.w	fp, #0
 800981c:	f340 8131 	ble.w	8009a82 <atan+0x29a>
 8009820:	a59b      	add	r5, pc, #620	; (adr r5, 8009a90 <atan+0x2a8>)
 8009822:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009826:	ec45 4b10 	vmov	d0, r4, r5
 800982a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800982e:	4bb6      	ldr	r3, [pc, #728]	; (8009b08 <atan+0x320>)
 8009830:	429e      	cmp	r6, r3
 8009832:	dc14      	bgt.n	800985e <atan+0x76>
 8009834:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009838:	429e      	cmp	r6, r3
 800983a:	dc0d      	bgt.n	8009858 <atan+0x70>
 800983c:	a396      	add	r3, pc, #600	; (adr r3, 8009a98 <atan+0x2b0>)
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	ee10 0a10 	vmov	r0, s0
 8009846:	4629      	mov	r1, r5
 8009848:	f7f6 fccc 	bl	80001e4 <__adddf3>
 800984c:	2200      	movs	r2, #0
 800984e:	4baf      	ldr	r3, [pc, #700]	; (8009b0c <atan+0x324>)
 8009850:	f7f7 f90e 	bl	8000a70 <__aeabi_dcmpgt>
 8009854:	2800      	cmp	r0, #0
 8009856:	d1e6      	bne.n	8009826 <atan+0x3e>
 8009858:	f04f 3aff 	mov.w	sl, #4294967295
 800985c:	e02b      	b.n	80098b6 <atan+0xce>
 800985e:	f000 f963 	bl	8009b28 <fabs>
 8009862:	4bab      	ldr	r3, [pc, #684]	; (8009b10 <atan+0x328>)
 8009864:	429e      	cmp	r6, r3
 8009866:	ec55 4b10 	vmov	r4, r5, d0
 800986a:	f300 80bf 	bgt.w	80099ec <atan+0x204>
 800986e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009872:	429e      	cmp	r6, r3
 8009874:	f300 80a0 	bgt.w	80099b8 <atan+0x1d0>
 8009878:	ee10 2a10 	vmov	r2, s0
 800987c:	ee10 0a10 	vmov	r0, s0
 8009880:	462b      	mov	r3, r5
 8009882:	4629      	mov	r1, r5
 8009884:	f7f6 fcae 	bl	80001e4 <__adddf3>
 8009888:	2200      	movs	r2, #0
 800988a:	4ba0      	ldr	r3, [pc, #640]	; (8009b0c <atan+0x324>)
 800988c:	f7f6 fca8 	bl	80001e0 <__aeabi_dsub>
 8009890:	2200      	movs	r2, #0
 8009892:	4606      	mov	r6, r0
 8009894:	460f      	mov	r7, r1
 8009896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800989a:	4620      	mov	r0, r4
 800989c:	4629      	mov	r1, r5
 800989e:	f7f6 fca1 	bl	80001e4 <__adddf3>
 80098a2:	4602      	mov	r2, r0
 80098a4:	460b      	mov	r3, r1
 80098a6:	4630      	mov	r0, r6
 80098a8:	4639      	mov	r1, r7
 80098aa:	f7f6 ff7b 	bl	80007a4 <__aeabi_ddiv>
 80098ae:	f04f 0a00 	mov.w	sl, #0
 80098b2:	4604      	mov	r4, r0
 80098b4:	460d      	mov	r5, r1
 80098b6:	4622      	mov	r2, r4
 80098b8:	462b      	mov	r3, r5
 80098ba:	4620      	mov	r0, r4
 80098bc:	4629      	mov	r1, r5
 80098be:	f7f6 fe47 	bl	8000550 <__aeabi_dmul>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4680      	mov	r8, r0
 80098c8:	4689      	mov	r9, r1
 80098ca:	f7f6 fe41 	bl	8000550 <__aeabi_dmul>
 80098ce:	a374      	add	r3, pc, #464	; (adr r3, 8009aa0 <atan+0x2b8>)
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	4606      	mov	r6, r0
 80098d6:	460f      	mov	r7, r1
 80098d8:	f7f6 fe3a 	bl	8000550 <__aeabi_dmul>
 80098dc:	a372      	add	r3, pc, #456	; (adr r3, 8009aa8 <atan+0x2c0>)
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	f7f6 fc7f 	bl	80001e4 <__adddf3>
 80098e6:	4632      	mov	r2, r6
 80098e8:	463b      	mov	r3, r7
 80098ea:	f7f6 fe31 	bl	8000550 <__aeabi_dmul>
 80098ee:	a370      	add	r3, pc, #448	; (adr r3, 8009ab0 <atan+0x2c8>)
 80098f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f4:	f7f6 fc76 	bl	80001e4 <__adddf3>
 80098f8:	4632      	mov	r2, r6
 80098fa:	463b      	mov	r3, r7
 80098fc:	f7f6 fe28 	bl	8000550 <__aeabi_dmul>
 8009900:	a36d      	add	r3, pc, #436	; (adr r3, 8009ab8 <atan+0x2d0>)
 8009902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009906:	f7f6 fc6d 	bl	80001e4 <__adddf3>
 800990a:	4632      	mov	r2, r6
 800990c:	463b      	mov	r3, r7
 800990e:	f7f6 fe1f 	bl	8000550 <__aeabi_dmul>
 8009912:	a36b      	add	r3, pc, #428	; (adr r3, 8009ac0 <atan+0x2d8>)
 8009914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009918:	f7f6 fc64 	bl	80001e4 <__adddf3>
 800991c:	4632      	mov	r2, r6
 800991e:	463b      	mov	r3, r7
 8009920:	f7f6 fe16 	bl	8000550 <__aeabi_dmul>
 8009924:	a368      	add	r3, pc, #416	; (adr r3, 8009ac8 <atan+0x2e0>)
 8009926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992a:	f7f6 fc5b 	bl	80001e4 <__adddf3>
 800992e:	4642      	mov	r2, r8
 8009930:	464b      	mov	r3, r9
 8009932:	f7f6 fe0d 	bl	8000550 <__aeabi_dmul>
 8009936:	a366      	add	r3, pc, #408	; (adr r3, 8009ad0 <atan+0x2e8>)
 8009938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993c:	4680      	mov	r8, r0
 800993e:	4689      	mov	r9, r1
 8009940:	4630      	mov	r0, r6
 8009942:	4639      	mov	r1, r7
 8009944:	f7f6 fe04 	bl	8000550 <__aeabi_dmul>
 8009948:	a363      	add	r3, pc, #396	; (adr r3, 8009ad8 <atan+0x2f0>)
 800994a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994e:	f7f6 fc47 	bl	80001e0 <__aeabi_dsub>
 8009952:	4632      	mov	r2, r6
 8009954:	463b      	mov	r3, r7
 8009956:	f7f6 fdfb 	bl	8000550 <__aeabi_dmul>
 800995a:	a361      	add	r3, pc, #388	; (adr r3, 8009ae0 <atan+0x2f8>)
 800995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009960:	f7f6 fc3e 	bl	80001e0 <__aeabi_dsub>
 8009964:	4632      	mov	r2, r6
 8009966:	463b      	mov	r3, r7
 8009968:	f7f6 fdf2 	bl	8000550 <__aeabi_dmul>
 800996c:	a35e      	add	r3, pc, #376	; (adr r3, 8009ae8 <atan+0x300>)
 800996e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009972:	f7f6 fc35 	bl	80001e0 <__aeabi_dsub>
 8009976:	4632      	mov	r2, r6
 8009978:	463b      	mov	r3, r7
 800997a:	f7f6 fde9 	bl	8000550 <__aeabi_dmul>
 800997e:	a35c      	add	r3, pc, #368	; (adr r3, 8009af0 <atan+0x308>)
 8009980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009984:	f7f6 fc2c 	bl	80001e0 <__aeabi_dsub>
 8009988:	4632      	mov	r2, r6
 800998a:	463b      	mov	r3, r7
 800998c:	f7f6 fde0 	bl	8000550 <__aeabi_dmul>
 8009990:	4602      	mov	r2, r0
 8009992:	460b      	mov	r3, r1
 8009994:	4640      	mov	r0, r8
 8009996:	4649      	mov	r1, r9
 8009998:	f7f6 fc24 	bl	80001e4 <__adddf3>
 800999c:	4622      	mov	r2, r4
 800999e:	462b      	mov	r3, r5
 80099a0:	f7f6 fdd6 	bl	8000550 <__aeabi_dmul>
 80099a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80099a8:	4602      	mov	r2, r0
 80099aa:	460b      	mov	r3, r1
 80099ac:	d14b      	bne.n	8009a46 <atan+0x25e>
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f6 fc15 	bl	80001e0 <__aeabi_dsub>
 80099b6:	e72c      	b.n	8009812 <atan+0x2a>
 80099b8:	ee10 0a10 	vmov	r0, s0
 80099bc:	2200      	movs	r2, #0
 80099be:	4b53      	ldr	r3, [pc, #332]	; (8009b0c <atan+0x324>)
 80099c0:	4629      	mov	r1, r5
 80099c2:	f7f6 fc0d 	bl	80001e0 <__aeabi_dsub>
 80099c6:	2200      	movs	r2, #0
 80099c8:	4606      	mov	r6, r0
 80099ca:	460f      	mov	r7, r1
 80099cc:	4b4f      	ldr	r3, [pc, #316]	; (8009b0c <atan+0x324>)
 80099ce:	4620      	mov	r0, r4
 80099d0:	4629      	mov	r1, r5
 80099d2:	f7f6 fc07 	bl	80001e4 <__adddf3>
 80099d6:	4602      	mov	r2, r0
 80099d8:	460b      	mov	r3, r1
 80099da:	4630      	mov	r0, r6
 80099dc:	4639      	mov	r1, r7
 80099de:	f7f6 fee1 	bl	80007a4 <__aeabi_ddiv>
 80099e2:	f04f 0a01 	mov.w	sl, #1
 80099e6:	4604      	mov	r4, r0
 80099e8:	460d      	mov	r5, r1
 80099ea:	e764      	b.n	80098b6 <atan+0xce>
 80099ec:	4b49      	ldr	r3, [pc, #292]	; (8009b14 <atan+0x32c>)
 80099ee:	429e      	cmp	r6, r3
 80099f0:	dc1d      	bgt.n	8009a2e <atan+0x246>
 80099f2:	ee10 0a10 	vmov	r0, s0
 80099f6:	2200      	movs	r2, #0
 80099f8:	4b47      	ldr	r3, [pc, #284]	; (8009b18 <atan+0x330>)
 80099fa:	4629      	mov	r1, r5
 80099fc:	f7f6 fbf0 	bl	80001e0 <__aeabi_dsub>
 8009a00:	2200      	movs	r2, #0
 8009a02:	4606      	mov	r6, r0
 8009a04:	460f      	mov	r7, r1
 8009a06:	4b44      	ldr	r3, [pc, #272]	; (8009b18 <atan+0x330>)
 8009a08:	4620      	mov	r0, r4
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	f7f6 fda0 	bl	8000550 <__aeabi_dmul>
 8009a10:	2200      	movs	r2, #0
 8009a12:	4b3e      	ldr	r3, [pc, #248]	; (8009b0c <atan+0x324>)
 8009a14:	f7f6 fbe6 	bl	80001e4 <__adddf3>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	4639      	mov	r1, r7
 8009a20:	f7f6 fec0 	bl	80007a4 <__aeabi_ddiv>
 8009a24:	f04f 0a02 	mov.w	sl, #2
 8009a28:	4604      	mov	r4, r0
 8009a2a:	460d      	mov	r5, r1
 8009a2c:	e743      	b.n	80098b6 <atan+0xce>
 8009a2e:	462b      	mov	r3, r5
 8009a30:	ee10 2a10 	vmov	r2, s0
 8009a34:	2000      	movs	r0, #0
 8009a36:	4939      	ldr	r1, [pc, #228]	; (8009b1c <atan+0x334>)
 8009a38:	f7f6 feb4 	bl	80007a4 <__aeabi_ddiv>
 8009a3c:	f04f 0a03 	mov.w	sl, #3
 8009a40:	4604      	mov	r4, r0
 8009a42:	460d      	mov	r5, r1
 8009a44:	e737      	b.n	80098b6 <atan+0xce>
 8009a46:	4b36      	ldr	r3, [pc, #216]	; (8009b20 <atan+0x338>)
 8009a48:	4e36      	ldr	r6, [pc, #216]	; (8009b24 <atan+0x33c>)
 8009a4a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8009a4e:	4456      	add	r6, sl
 8009a50:	449a      	add	sl, r3
 8009a52:	e9da 2300 	ldrd	r2, r3, [sl]
 8009a56:	f7f6 fbc3 	bl	80001e0 <__aeabi_dsub>
 8009a5a:	4622      	mov	r2, r4
 8009a5c:	462b      	mov	r3, r5
 8009a5e:	f7f6 fbbf 	bl	80001e0 <__aeabi_dsub>
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009a6a:	f7f6 fbb9 	bl	80001e0 <__aeabi_dsub>
 8009a6e:	f1bb 0f00 	cmp.w	fp, #0
 8009a72:	4604      	mov	r4, r0
 8009a74:	460d      	mov	r5, r1
 8009a76:	f6bf aed6 	bge.w	8009826 <atan+0x3e>
 8009a7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a7e:	461d      	mov	r5, r3
 8009a80:	e6d1      	b.n	8009826 <atan+0x3e>
 8009a82:	a51d      	add	r5, pc, #116	; (adr r5, 8009af8 <atan+0x310>)
 8009a84:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009a88:	e6cd      	b.n	8009826 <atan+0x3e>
 8009a8a:	bf00      	nop
 8009a8c:	f3af 8000 	nop.w
 8009a90:	54442d18 	.word	0x54442d18
 8009a94:	3ff921fb 	.word	0x3ff921fb
 8009a98:	8800759c 	.word	0x8800759c
 8009a9c:	7e37e43c 	.word	0x7e37e43c
 8009aa0:	e322da11 	.word	0xe322da11
 8009aa4:	3f90ad3a 	.word	0x3f90ad3a
 8009aa8:	24760deb 	.word	0x24760deb
 8009aac:	3fa97b4b 	.word	0x3fa97b4b
 8009ab0:	a0d03d51 	.word	0xa0d03d51
 8009ab4:	3fb10d66 	.word	0x3fb10d66
 8009ab8:	c54c206e 	.word	0xc54c206e
 8009abc:	3fb745cd 	.word	0x3fb745cd
 8009ac0:	920083ff 	.word	0x920083ff
 8009ac4:	3fc24924 	.word	0x3fc24924
 8009ac8:	5555550d 	.word	0x5555550d
 8009acc:	3fd55555 	.word	0x3fd55555
 8009ad0:	2c6a6c2f 	.word	0x2c6a6c2f
 8009ad4:	bfa2b444 	.word	0xbfa2b444
 8009ad8:	52defd9a 	.word	0x52defd9a
 8009adc:	3fadde2d 	.word	0x3fadde2d
 8009ae0:	af749a6d 	.word	0xaf749a6d
 8009ae4:	3fb3b0f2 	.word	0x3fb3b0f2
 8009ae8:	fe231671 	.word	0xfe231671
 8009aec:	3fbc71c6 	.word	0x3fbc71c6
 8009af0:	9998ebc4 	.word	0x9998ebc4
 8009af4:	3fc99999 	.word	0x3fc99999
 8009af8:	54442d18 	.word	0x54442d18
 8009afc:	bff921fb 	.word	0xbff921fb
 8009b00:	440fffff 	.word	0x440fffff
 8009b04:	7ff00000 	.word	0x7ff00000
 8009b08:	3fdbffff 	.word	0x3fdbffff
 8009b0c:	3ff00000 	.word	0x3ff00000
 8009b10:	3ff2ffff 	.word	0x3ff2ffff
 8009b14:	40037fff 	.word	0x40037fff
 8009b18:	3ff80000 	.word	0x3ff80000
 8009b1c:	bff00000 	.word	0xbff00000
 8009b20:	0800af28 	.word	0x0800af28
 8009b24:	0800af08 	.word	0x0800af08

08009b28 <fabs>:
 8009b28:	ec51 0b10 	vmov	r0, r1, d0
 8009b2c:	ee10 2a10 	vmov	r2, s0
 8009b30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009b34:	ec43 2b10 	vmov	d0, r2, r3
 8009b38:	4770      	bx	lr
	...

08009b3c <pow>:
 8009b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b40:	ed2d 8b04 	vpush	{d8-d9}
 8009b44:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8009e18 <pow+0x2dc>
 8009b48:	b08d      	sub	sp, #52	; 0x34
 8009b4a:	ec57 6b10 	vmov	r6, r7, d0
 8009b4e:	ec55 4b11 	vmov	r4, r5, d1
 8009b52:	f000 f9bd 	bl	8009ed0 <__ieee754_pow>
 8009b56:	f999 3000 	ldrsb.w	r3, [r9]
 8009b5a:	9300      	str	r3, [sp, #0]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	eeb0 8a40 	vmov.f32	s16, s0
 8009b62:	eef0 8a60 	vmov.f32	s17, s1
 8009b66:	46c8      	mov	r8, r9
 8009b68:	d05f      	beq.n	8009c2a <pow+0xee>
 8009b6a:	4622      	mov	r2, r4
 8009b6c:	462b      	mov	r3, r5
 8009b6e:	4620      	mov	r0, r4
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7f6 ff87 	bl	8000a84 <__aeabi_dcmpun>
 8009b76:	4683      	mov	fp, r0
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	d156      	bne.n	8009c2a <pow+0xee>
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	463b      	mov	r3, r7
 8009b80:	4630      	mov	r0, r6
 8009b82:	4639      	mov	r1, r7
 8009b84:	f7f6 ff7e 	bl	8000a84 <__aeabi_dcmpun>
 8009b88:	9001      	str	r0, [sp, #4]
 8009b8a:	b1e8      	cbz	r0, 8009bc8 <pow+0x8c>
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	2300      	movs	r3, #0
 8009b90:	4620      	mov	r0, r4
 8009b92:	4629      	mov	r1, r5
 8009b94:	f7f6 ff44 	bl	8000a20 <__aeabi_dcmpeq>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d046      	beq.n	8009c2a <pow+0xee>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	9302      	str	r3, [sp, #8]
 8009ba0:	4b96      	ldr	r3, [pc, #600]	; (8009dfc <pow+0x2c0>)
 8009ba2:	9303      	str	r3, [sp, #12]
 8009ba4:	4b96      	ldr	r3, [pc, #600]	; (8009e00 <pow+0x2c4>)
 8009ba6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009baa:	2200      	movs	r2, #0
 8009bac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009bb0:	9b00      	ldr	r3, [sp, #0]
 8009bb2:	2b02      	cmp	r3, #2
 8009bb4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009bb8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009bbc:	d033      	beq.n	8009c26 <pow+0xea>
 8009bbe:	a802      	add	r0, sp, #8
 8009bc0:	f000 ff4c 	bl	800aa5c <matherr>
 8009bc4:	bb48      	cbnz	r0, 8009c1a <pow+0xde>
 8009bc6:	e05d      	b.n	8009c84 <pow+0x148>
 8009bc8:	f04f 0a00 	mov.w	sl, #0
 8009bcc:	f04f 0b00 	mov.w	fp, #0
 8009bd0:	4652      	mov	r2, sl
 8009bd2:	465b      	mov	r3, fp
 8009bd4:	4630      	mov	r0, r6
 8009bd6:	4639      	mov	r1, r7
 8009bd8:	f7f6 ff22 	bl	8000a20 <__aeabi_dcmpeq>
 8009bdc:	ec4b ab19 	vmov	d9, sl, fp
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d054      	beq.n	8009c8e <pow+0x152>
 8009be4:	4652      	mov	r2, sl
 8009be6:	465b      	mov	r3, fp
 8009be8:	4620      	mov	r0, r4
 8009bea:	4629      	mov	r1, r5
 8009bec:	f7f6 ff18 	bl	8000a20 <__aeabi_dcmpeq>
 8009bf0:	4680      	mov	r8, r0
 8009bf2:	b318      	cbz	r0, 8009c3c <pow+0x100>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	9302      	str	r3, [sp, #8]
 8009bf8:	4b80      	ldr	r3, [pc, #512]	; (8009dfc <pow+0x2c0>)
 8009bfa:	9303      	str	r3, [sp, #12]
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	930a      	str	r3, [sp, #40]	; 0x28
 8009c00:	9b00      	ldr	r3, [sp, #0]
 8009c02:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009c06:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009c0a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d0d5      	beq.n	8009bbe <pow+0x82>
 8009c12:	4b7b      	ldr	r3, [pc, #492]	; (8009e00 <pow+0x2c4>)
 8009c14:	2200      	movs	r2, #0
 8009c16:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1c:	b11b      	cbz	r3, 8009c26 <pow+0xea>
 8009c1e:	f7fd fecd 	bl	80079bc <__errno>
 8009c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	ed9d 8b08 	vldr	d8, [sp, #32]
 8009c2a:	eeb0 0a48 	vmov.f32	s0, s16
 8009c2e:	eef0 0a68 	vmov.f32	s1, s17
 8009c32:	b00d      	add	sp, #52	; 0x34
 8009c34:	ecbd 8b04 	vpop	{d8-d9}
 8009c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3c:	ec45 4b10 	vmov	d0, r4, r5
 8009c40:	f000 ff04 	bl	800aa4c <finite>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d0f0      	beq.n	8009c2a <pow+0xee>
 8009c48:	4652      	mov	r2, sl
 8009c4a:	465b      	mov	r3, fp
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	4629      	mov	r1, r5
 8009c50:	f7f6 fef0 	bl	8000a34 <__aeabi_dcmplt>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d0e8      	beq.n	8009c2a <pow+0xee>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	9302      	str	r3, [sp, #8]
 8009c5c:	4b67      	ldr	r3, [pc, #412]	; (8009dfc <pow+0x2c0>)
 8009c5e:	9303      	str	r3, [sp, #12]
 8009c60:	f999 3000 	ldrsb.w	r3, [r9]
 8009c64:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009c68:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009c6c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009c70:	b913      	cbnz	r3, 8009c78 <pow+0x13c>
 8009c72:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009c76:	e7a2      	b.n	8009bbe <pow+0x82>
 8009c78:	4962      	ldr	r1, [pc, #392]	; (8009e04 <pow+0x2c8>)
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d19c      	bne.n	8009bbe <pow+0x82>
 8009c84:	f7fd fe9a 	bl	80079bc <__errno>
 8009c88:	2321      	movs	r3, #33	; 0x21
 8009c8a:	6003      	str	r3, [r0, #0]
 8009c8c:	e7c5      	b.n	8009c1a <pow+0xde>
 8009c8e:	eeb0 0a48 	vmov.f32	s0, s16
 8009c92:	eef0 0a68 	vmov.f32	s1, s17
 8009c96:	f000 fed9 	bl	800aa4c <finite>
 8009c9a:	9000      	str	r0, [sp, #0]
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	f040 8081 	bne.w	8009da4 <pow+0x268>
 8009ca2:	ec47 6b10 	vmov	d0, r6, r7
 8009ca6:	f000 fed1 	bl	800aa4c <finite>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d07a      	beq.n	8009da4 <pow+0x268>
 8009cae:	ec45 4b10 	vmov	d0, r4, r5
 8009cb2:	f000 fecb 	bl	800aa4c <finite>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	d074      	beq.n	8009da4 <pow+0x268>
 8009cba:	ec53 2b18 	vmov	r2, r3, d8
 8009cbe:	ee18 0a10 	vmov	r0, s16
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	f7f6 fede 	bl	8000a84 <__aeabi_dcmpun>
 8009cc8:	f999 9000 	ldrsb.w	r9, [r9]
 8009ccc:	4b4b      	ldr	r3, [pc, #300]	; (8009dfc <pow+0x2c0>)
 8009cce:	b1b0      	cbz	r0, 8009cfe <pow+0x1c2>
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cd6:	9b00      	ldr	r3, [sp, #0]
 8009cd8:	930a      	str	r3, [sp, #40]	; 0x28
 8009cda:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009cde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009ce2:	f1b9 0f00 	cmp.w	r9, #0
 8009ce6:	d0c4      	beq.n	8009c72 <pow+0x136>
 8009ce8:	4652      	mov	r2, sl
 8009cea:	465b      	mov	r3, fp
 8009cec:	4650      	mov	r0, sl
 8009cee:	4659      	mov	r1, fp
 8009cf0:	f7f6 fd58 	bl	80007a4 <__aeabi_ddiv>
 8009cf4:	f1b9 0f02 	cmp.w	r9, #2
 8009cf8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009cfc:	e7c1      	b.n	8009c82 <pow+0x146>
 8009cfe:	2203      	movs	r2, #3
 8009d00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d04:	900a      	str	r0, [sp, #40]	; 0x28
 8009d06:	4629      	mov	r1, r5
 8009d08:	4620      	mov	r0, r4
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	4b3e      	ldr	r3, [pc, #248]	; (8009e08 <pow+0x2cc>)
 8009d0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009d12:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009d16:	f7f6 fc1b 	bl	8000550 <__aeabi_dmul>
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	460d      	mov	r5, r1
 8009d1e:	f1b9 0f00 	cmp.w	r9, #0
 8009d22:	d124      	bne.n	8009d6e <pow+0x232>
 8009d24:	4b39      	ldr	r3, [pc, #228]	; (8009e0c <pow+0x2d0>)
 8009d26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009d2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d2e:	4630      	mov	r0, r6
 8009d30:	4652      	mov	r2, sl
 8009d32:	465b      	mov	r3, fp
 8009d34:	4639      	mov	r1, r7
 8009d36:	f7f6 fe7d 	bl	8000a34 <__aeabi_dcmplt>
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	d056      	beq.n	8009dec <pow+0x2b0>
 8009d3e:	ec45 4b10 	vmov	d0, r4, r5
 8009d42:	f000 fe95 	bl	800aa70 <rint>
 8009d46:	4622      	mov	r2, r4
 8009d48:	462b      	mov	r3, r5
 8009d4a:	ec51 0b10 	vmov	r0, r1, d0
 8009d4e:	f7f6 fe67 	bl	8000a20 <__aeabi_dcmpeq>
 8009d52:	b920      	cbnz	r0, 8009d5e <pow+0x222>
 8009d54:	4b2e      	ldr	r3, [pc, #184]	; (8009e10 <pow+0x2d4>)
 8009d56:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009d5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d5e:	f998 3000 	ldrsb.w	r3, [r8]
 8009d62:	2b02      	cmp	r3, #2
 8009d64:	d142      	bne.n	8009dec <pow+0x2b0>
 8009d66:	f7fd fe29 	bl	80079bc <__errno>
 8009d6a:	2322      	movs	r3, #34	; 0x22
 8009d6c:	e78d      	b.n	8009c8a <pow+0x14e>
 8009d6e:	4b29      	ldr	r3, [pc, #164]	; (8009e14 <pow+0x2d8>)
 8009d70:	2200      	movs	r2, #0
 8009d72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d76:	4630      	mov	r0, r6
 8009d78:	4652      	mov	r2, sl
 8009d7a:	465b      	mov	r3, fp
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	f7f6 fe59 	bl	8000a34 <__aeabi_dcmplt>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	d0eb      	beq.n	8009d5e <pow+0x222>
 8009d86:	ec45 4b10 	vmov	d0, r4, r5
 8009d8a:	f000 fe71 	bl	800aa70 <rint>
 8009d8e:	4622      	mov	r2, r4
 8009d90:	462b      	mov	r3, r5
 8009d92:	ec51 0b10 	vmov	r0, r1, d0
 8009d96:	f7f6 fe43 	bl	8000a20 <__aeabi_dcmpeq>
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	d1df      	bne.n	8009d5e <pow+0x222>
 8009d9e:	2200      	movs	r2, #0
 8009da0:	4b18      	ldr	r3, [pc, #96]	; (8009e04 <pow+0x2c8>)
 8009da2:	e7da      	b.n	8009d5a <pow+0x21e>
 8009da4:	2200      	movs	r2, #0
 8009da6:	2300      	movs	r3, #0
 8009da8:	ec51 0b18 	vmov	r0, r1, d8
 8009dac:	f7f6 fe38 	bl	8000a20 <__aeabi_dcmpeq>
 8009db0:	2800      	cmp	r0, #0
 8009db2:	f43f af3a 	beq.w	8009c2a <pow+0xee>
 8009db6:	ec47 6b10 	vmov	d0, r6, r7
 8009dba:	f000 fe47 	bl	800aa4c <finite>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	f43f af33 	beq.w	8009c2a <pow+0xee>
 8009dc4:	ec45 4b10 	vmov	d0, r4, r5
 8009dc8:	f000 fe40 	bl	800aa4c <finite>
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	f43f af2c 	beq.w	8009c2a <pow+0xee>
 8009dd2:	2304      	movs	r3, #4
 8009dd4:	9302      	str	r3, [sp, #8]
 8009dd6:	4b09      	ldr	r3, [pc, #36]	; (8009dfc <pow+0x2c0>)
 8009dd8:	9303      	str	r3, [sp, #12]
 8009dda:	2300      	movs	r3, #0
 8009ddc:	930a      	str	r3, [sp, #40]	; 0x28
 8009dde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009de2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009de6:	ed8d 9b08 	vstr	d9, [sp, #32]
 8009dea:	e7b8      	b.n	8009d5e <pow+0x222>
 8009dec:	a802      	add	r0, sp, #8
 8009dee:	f000 fe35 	bl	800aa5c <matherr>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	f47f af11 	bne.w	8009c1a <pow+0xde>
 8009df8:	e7b5      	b.n	8009d66 <pow+0x22a>
 8009dfa:	bf00      	nop
 8009dfc:	0800af48 	.word	0x0800af48
 8009e00:	3ff00000 	.word	0x3ff00000
 8009e04:	fff00000 	.word	0xfff00000
 8009e08:	3fe00000 	.word	0x3fe00000
 8009e0c:	47efffff 	.word	0x47efffff
 8009e10:	c7efffff 	.word	0xc7efffff
 8009e14:	7ff00000 	.word	0x7ff00000
 8009e18:	200001dc 	.word	0x200001dc

08009e1c <sqrt>:
 8009e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e20:	ed2d 8b02 	vpush	{d8}
 8009e24:	b08b      	sub	sp, #44	; 0x2c
 8009e26:	ec55 4b10 	vmov	r4, r5, d0
 8009e2a:	f000 fd5f 	bl	800a8ec <__ieee754_sqrt>
 8009e2e:	4b26      	ldr	r3, [pc, #152]	; (8009ec8 <sqrt+0xac>)
 8009e30:	eeb0 8a40 	vmov.f32	s16, s0
 8009e34:	eef0 8a60 	vmov.f32	s17, s1
 8009e38:	f993 6000 	ldrsb.w	r6, [r3]
 8009e3c:	1c73      	adds	r3, r6, #1
 8009e3e:	d02a      	beq.n	8009e96 <sqrt+0x7a>
 8009e40:	4622      	mov	r2, r4
 8009e42:	462b      	mov	r3, r5
 8009e44:	4620      	mov	r0, r4
 8009e46:	4629      	mov	r1, r5
 8009e48:	f7f6 fe1c 	bl	8000a84 <__aeabi_dcmpun>
 8009e4c:	4607      	mov	r7, r0
 8009e4e:	bb10      	cbnz	r0, 8009e96 <sqrt+0x7a>
 8009e50:	f04f 0800 	mov.w	r8, #0
 8009e54:	f04f 0900 	mov.w	r9, #0
 8009e58:	4642      	mov	r2, r8
 8009e5a:	464b      	mov	r3, r9
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	4629      	mov	r1, r5
 8009e60:	f7f6 fde8 	bl	8000a34 <__aeabi_dcmplt>
 8009e64:	b1b8      	cbz	r0, 8009e96 <sqrt+0x7a>
 8009e66:	2301      	movs	r3, #1
 8009e68:	9300      	str	r3, [sp, #0]
 8009e6a:	4b18      	ldr	r3, [pc, #96]	; (8009ecc <sqrt+0xb0>)
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	9708      	str	r7, [sp, #32]
 8009e70:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009e74:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009e78:	b9b6      	cbnz	r6, 8009ea8 <sqrt+0x8c>
 8009e7a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009e7e:	4668      	mov	r0, sp
 8009e80:	f000 fdec 	bl	800aa5c <matherr>
 8009e84:	b1d0      	cbz	r0, 8009ebc <sqrt+0xa0>
 8009e86:	9b08      	ldr	r3, [sp, #32]
 8009e88:	b11b      	cbz	r3, 8009e92 <sqrt+0x76>
 8009e8a:	f7fd fd97 	bl	80079bc <__errno>
 8009e8e:	9b08      	ldr	r3, [sp, #32]
 8009e90:	6003      	str	r3, [r0, #0]
 8009e92:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009e96:	eeb0 0a48 	vmov.f32	s0, s16
 8009e9a:	eef0 0a68 	vmov.f32	s1, s17
 8009e9e:	b00b      	add	sp, #44	; 0x2c
 8009ea0:	ecbd 8b02 	vpop	{d8}
 8009ea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ea8:	4642      	mov	r2, r8
 8009eaa:	464b      	mov	r3, r9
 8009eac:	4640      	mov	r0, r8
 8009eae:	4649      	mov	r1, r9
 8009eb0:	f7f6 fc78 	bl	80007a4 <__aeabi_ddiv>
 8009eb4:	2e02      	cmp	r6, #2
 8009eb6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009eba:	d1e0      	bne.n	8009e7e <sqrt+0x62>
 8009ebc:	f7fd fd7e 	bl	80079bc <__errno>
 8009ec0:	2321      	movs	r3, #33	; 0x21
 8009ec2:	6003      	str	r3, [r0, #0]
 8009ec4:	e7df      	b.n	8009e86 <sqrt+0x6a>
 8009ec6:	bf00      	nop
 8009ec8:	200001dc 	.word	0x200001dc
 8009ecc:	0800af4c 	.word	0x0800af4c

08009ed0 <__ieee754_pow>:
 8009ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed4:	b091      	sub	sp, #68	; 0x44
 8009ed6:	ed8d 1b00 	vstr	d1, [sp]
 8009eda:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009ede:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009ee2:	ea58 0302 	orrs.w	r3, r8, r2
 8009ee6:	ec57 6b10 	vmov	r6, r7, d0
 8009eea:	f000 84be 	beq.w	800a86a <__ieee754_pow+0x99a>
 8009eee:	4b7a      	ldr	r3, [pc, #488]	; (800a0d8 <__ieee754_pow+0x208>)
 8009ef0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009ef4:	429c      	cmp	r4, r3
 8009ef6:	463d      	mov	r5, r7
 8009ef8:	ee10 aa10 	vmov	sl, s0
 8009efc:	dc09      	bgt.n	8009f12 <__ieee754_pow+0x42>
 8009efe:	d103      	bne.n	8009f08 <__ieee754_pow+0x38>
 8009f00:	b93e      	cbnz	r6, 8009f12 <__ieee754_pow+0x42>
 8009f02:	45a0      	cmp	r8, r4
 8009f04:	dc0d      	bgt.n	8009f22 <__ieee754_pow+0x52>
 8009f06:	e001      	b.n	8009f0c <__ieee754_pow+0x3c>
 8009f08:	4598      	cmp	r8, r3
 8009f0a:	dc02      	bgt.n	8009f12 <__ieee754_pow+0x42>
 8009f0c:	4598      	cmp	r8, r3
 8009f0e:	d10e      	bne.n	8009f2e <__ieee754_pow+0x5e>
 8009f10:	b16a      	cbz	r2, 8009f2e <__ieee754_pow+0x5e>
 8009f12:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009f16:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009f1a:	ea54 030a 	orrs.w	r3, r4, sl
 8009f1e:	f000 84a4 	beq.w	800a86a <__ieee754_pow+0x99a>
 8009f22:	486e      	ldr	r0, [pc, #440]	; (800a0dc <__ieee754_pow+0x20c>)
 8009f24:	b011      	add	sp, #68	; 0x44
 8009f26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2a:	f000 bd99 	b.w	800aa60 <nan>
 8009f2e:	2d00      	cmp	r5, #0
 8009f30:	da53      	bge.n	8009fda <__ieee754_pow+0x10a>
 8009f32:	4b6b      	ldr	r3, [pc, #428]	; (800a0e0 <__ieee754_pow+0x210>)
 8009f34:	4598      	cmp	r8, r3
 8009f36:	dc4d      	bgt.n	8009fd4 <__ieee754_pow+0x104>
 8009f38:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009f3c:	4598      	cmp	r8, r3
 8009f3e:	dd4c      	ble.n	8009fda <__ieee754_pow+0x10a>
 8009f40:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009f44:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009f48:	2b14      	cmp	r3, #20
 8009f4a:	dd26      	ble.n	8009f9a <__ieee754_pow+0xca>
 8009f4c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009f50:	fa22 f103 	lsr.w	r1, r2, r3
 8009f54:	fa01 f303 	lsl.w	r3, r1, r3
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d13e      	bne.n	8009fda <__ieee754_pow+0x10a>
 8009f5c:	f001 0101 	and.w	r1, r1, #1
 8009f60:	f1c1 0b02 	rsb	fp, r1, #2
 8009f64:	2a00      	cmp	r2, #0
 8009f66:	d15b      	bne.n	800a020 <__ieee754_pow+0x150>
 8009f68:	4b5b      	ldr	r3, [pc, #364]	; (800a0d8 <__ieee754_pow+0x208>)
 8009f6a:	4598      	cmp	r8, r3
 8009f6c:	d124      	bne.n	8009fb8 <__ieee754_pow+0xe8>
 8009f6e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009f72:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009f76:	ea53 030a 	orrs.w	r3, r3, sl
 8009f7a:	f000 8476 	beq.w	800a86a <__ieee754_pow+0x99a>
 8009f7e:	4b59      	ldr	r3, [pc, #356]	; (800a0e4 <__ieee754_pow+0x214>)
 8009f80:	429c      	cmp	r4, r3
 8009f82:	dd2d      	ble.n	8009fe0 <__ieee754_pow+0x110>
 8009f84:	f1b9 0f00 	cmp.w	r9, #0
 8009f88:	f280 8473 	bge.w	800a872 <__ieee754_pow+0x9a2>
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	2100      	movs	r1, #0
 8009f90:	ec41 0b10 	vmov	d0, r0, r1
 8009f94:	b011      	add	sp, #68	; 0x44
 8009f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9a:	2a00      	cmp	r2, #0
 8009f9c:	d13e      	bne.n	800a01c <__ieee754_pow+0x14c>
 8009f9e:	f1c3 0314 	rsb	r3, r3, #20
 8009fa2:	fa48 f103 	asr.w	r1, r8, r3
 8009fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8009faa:	4543      	cmp	r3, r8
 8009fac:	f040 8469 	bne.w	800a882 <__ieee754_pow+0x9b2>
 8009fb0:	f001 0101 	and.w	r1, r1, #1
 8009fb4:	f1c1 0b02 	rsb	fp, r1, #2
 8009fb8:	4b4b      	ldr	r3, [pc, #300]	; (800a0e8 <__ieee754_pow+0x218>)
 8009fba:	4598      	cmp	r8, r3
 8009fbc:	d118      	bne.n	8009ff0 <__ieee754_pow+0x120>
 8009fbe:	f1b9 0f00 	cmp.w	r9, #0
 8009fc2:	f280 845a 	bge.w	800a87a <__ieee754_pow+0x9aa>
 8009fc6:	4948      	ldr	r1, [pc, #288]	; (800a0e8 <__ieee754_pow+0x218>)
 8009fc8:	4632      	mov	r2, r6
 8009fca:	463b      	mov	r3, r7
 8009fcc:	2000      	movs	r0, #0
 8009fce:	f7f6 fbe9 	bl	80007a4 <__aeabi_ddiv>
 8009fd2:	e7dd      	b.n	8009f90 <__ieee754_pow+0xc0>
 8009fd4:	f04f 0b02 	mov.w	fp, #2
 8009fd8:	e7c4      	b.n	8009f64 <__ieee754_pow+0x94>
 8009fda:	f04f 0b00 	mov.w	fp, #0
 8009fde:	e7c1      	b.n	8009f64 <__ieee754_pow+0x94>
 8009fe0:	f1b9 0f00 	cmp.w	r9, #0
 8009fe4:	dad2      	bge.n	8009f8c <__ieee754_pow+0xbc>
 8009fe6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009fea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009fee:	e7cf      	b.n	8009f90 <__ieee754_pow+0xc0>
 8009ff0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009ff4:	d106      	bne.n	800a004 <__ieee754_pow+0x134>
 8009ff6:	4632      	mov	r2, r6
 8009ff8:	463b      	mov	r3, r7
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	f7f6 faa7 	bl	8000550 <__aeabi_dmul>
 800a002:	e7c5      	b.n	8009f90 <__ieee754_pow+0xc0>
 800a004:	4b39      	ldr	r3, [pc, #228]	; (800a0ec <__ieee754_pow+0x21c>)
 800a006:	4599      	cmp	r9, r3
 800a008:	d10a      	bne.n	800a020 <__ieee754_pow+0x150>
 800a00a:	2d00      	cmp	r5, #0
 800a00c:	db08      	blt.n	800a020 <__ieee754_pow+0x150>
 800a00e:	ec47 6b10 	vmov	d0, r6, r7
 800a012:	b011      	add	sp, #68	; 0x44
 800a014:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a018:	f000 bc68 	b.w	800a8ec <__ieee754_sqrt>
 800a01c:	f04f 0b00 	mov.w	fp, #0
 800a020:	ec47 6b10 	vmov	d0, r6, r7
 800a024:	f7ff fd80 	bl	8009b28 <fabs>
 800a028:	ec51 0b10 	vmov	r0, r1, d0
 800a02c:	f1ba 0f00 	cmp.w	sl, #0
 800a030:	d127      	bne.n	800a082 <__ieee754_pow+0x1b2>
 800a032:	b124      	cbz	r4, 800a03e <__ieee754_pow+0x16e>
 800a034:	4b2c      	ldr	r3, [pc, #176]	; (800a0e8 <__ieee754_pow+0x218>)
 800a036:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d121      	bne.n	800a082 <__ieee754_pow+0x1b2>
 800a03e:	f1b9 0f00 	cmp.w	r9, #0
 800a042:	da05      	bge.n	800a050 <__ieee754_pow+0x180>
 800a044:	4602      	mov	r2, r0
 800a046:	460b      	mov	r3, r1
 800a048:	2000      	movs	r0, #0
 800a04a:	4927      	ldr	r1, [pc, #156]	; (800a0e8 <__ieee754_pow+0x218>)
 800a04c:	f7f6 fbaa 	bl	80007a4 <__aeabi_ddiv>
 800a050:	2d00      	cmp	r5, #0
 800a052:	da9d      	bge.n	8009f90 <__ieee754_pow+0xc0>
 800a054:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a058:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a05c:	ea54 030b 	orrs.w	r3, r4, fp
 800a060:	d108      	bne.n	800a074 <__ieee754_pow+0x1a4>
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	4610      	mov	r0, r2
 800a068:	4619      	mov	r1, r3
 800a06a:	f7f6 f8b9 	bl	80001e0 <__aeabi_dsub>
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	e7ac      	b.n	8009fce <__ieee754_pow+0xfe>
 800a074:	f1bb 0f01 	cmp.w	fp, #1
 800a078:	d18a      	bne.n	8009f90 <__ieee754_pow+0xc0>
 800a07a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a07e:	4619      	mov	r1, r3
 800a080:	e786      	b.n	8009f90 <__ieee754_pow+0xc0>
 800a082:	0fed      	lsrs	r5, r5, #31
 800a084:	1e6b      	subs	r3, r5, #1
 800a086:	930d      	str	r3, [sp, #52]	; 0x34
 800a088:	ea5b 0303 	orrs.w	r3, fp, r3
 800a08c:	d102      	bne.n	800a094 <__ieee754_pow+0x1c4>
 800a08e:	4632      	mov	r2, r6
 800a090:	463b      	mov	r3, r7
 800a092:	e7e8      	b.n	800a066 <__ieee754_pow+0x196>
 800a094:	4b16      	ldr	r3, [pc, #88]	; (800a0f0 <__ieee754_pow+0x220>)
 800a096:	4598      	cmp	r8, r3
 800a098:	f340 80fe 	ble.w	800a298 <__ieee754_pow+0x3c8>
 800a09c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a0a0:	4598      	cmp	r8, r3
 800a0a2:	dd0a      	ble.n	800a0ba <__ieee754_pow+0x1ea>
 800a0a4:	4b0f      	ldr	r3, [pc, #60]	; (800a0e4 <__ieee754_pow+0x214>)
 800a0a6:	429c      	cmp	r4, r3
 800a0a8:	dc0d      	bgt.n	800a0c6 <__ieee754_pow+0x1f6>
 800a0aa:	f1b9 0f00 	cmp.w	r9, #0
 800a0ae:	f6bf af6d 	bge.w	8009f8c <__ieee754_pow+0xbc>
 800a0b2:	a307      	add	r3, pc, #28	; (adr r3, 800a0d0 <__ieee754_pow+0x200>)
 800a0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b8:	e79f      	b.n	8009ffa <__ieee754_pow+0x12a>
 800a0ba:	4b0e      	ldr	r3, [pc, #56]	; (800a0f4 <__ieee754_pow+0x224>)
 800a0bc:	429c      	cmp	r4, r3
 800a0be:	ddf4      	ble.n	800a0aa <__ieee754_pow+0x1da>
 800a0c0:	4b09      	ldr	r3, [pc, #36]	; (800a0e8 <__ieee754_pow+0x218>)
 800a0c2:	429c      	cmp	r4, r3
 800a0c4:	dd18      	ble.n	800a0f8 <__ieee754_pow+0x228>
 800a0c6:	f1b9 0f00 	cmp.w	r9, #0
 800a0ca:	dcf2      	bgt.n	800a0b2 <__ieee754_pow+0x1e2>
 800a0cc:	e75e      	b.n	8009f8c <__ieee754_pow+0xbc>
 800a0ce:	bf00      	nop
 800a0d0:	8800759c 	.word	0x8800759c
 800a0d4:	7e37e43c 	.word	0x7e37e43c
 800a0d8:	7ff00000 	.word	0x7ff00000
 800a0dc:	0800ae05 	.word	0x0800ae05
 800a0e0:	433fffff 	.word	0x433fffff
 800a0e4:	3fefffff 	.word	0x3fefffff
 800a0e8:	3ff00000 	.word	0x3ff00000
 800a0ec:	3fe00000 	.word	0x3fe00000
 800a0f0:	41e00000 	.word	0x41e00000
 800a0f4:	3feffffe 	.word	0x3feffffe
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	4b63      	ldr	r3, [pc, #396]	; (800a288 <__ieee754_pow+0x3b8>)
 800a0fc:	f7f6 f870 	bl	80001e0 <__aeabi_dsub>
 800a100:	a355      	add	r3, pc, #340	; (adr r3, 800a258 <__ieee754_pow+0x388>)
 800a102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a106:	4604      	mov	r4, r0
 800a108:	460d      	mov	r5, r1
 800a10a:	f7f6 fa21 	bl	8000550 <__aeabi_dmul>
 800a10e:	a354      	add	r3, pc, #336	; (adr r3, 800a260 <__ieee754_pow+0x390>)
 800a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a114:	4606      	mov	r6, r0
 800a116:	460f      	mov	r7, r1
 800a118:	4620      	mov	r0, r4
 800a11a:	4629      	mov	r1, r5
 800a11c:	f7f6 fa18 	bl	8000550 <__aeabi_dmul>
 800a120:	2200      	movs	r2, #0
 800a122:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a126:	4b59      	ldr	r3, [pc, #356]	; (800a28c <__ieee754_pow+0x3bc>)
 800a128:	4620      	mov	r0, r4
 800a12a:	4629      	mov	r1, r5
 800a12c:	f7f6 fa10 	bl	8000550 <__aeabi_dmul>
 800a130:	4602      	mov	r2, r0
 800a132:	460b      	mov	r3, r1
 800a134:	a14c      	add	r1, pc, #304	; (adr r1, 800a268 <__ieee754_pow+0x398>)
 800a136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a13a:	f7f6 f851 	bl	80001e0 <__aeabi_dsub>
 800a13e:	4622      	mov	r2, r4
 800a140:	462b      	mov	r3, r5
 800a142:	f7f6 fa05 	bl	8000550 <__aeabi_dmul>
 800a146:	4602      	mov	r2, r0
 800a148:	460b      	mov	r3, r1
 800a14a:	2000      	movs	r0, #0
 800a14c:	4950      	ldr	r1, [pc, #320]	; (800a290 <__ieee754_pow+0x3c0>)
 800a14e:	f7f6 f847 	bl	80001e0 <__aeabi_dsub>
 800a152:	4622      	mov	r2, r4
 800a154:	462b      	mov	r3, r5
 800a156:	4680      	mov	r8, r0
 800a158:	4689      	mov	r9, r1
 800a15a:	4620      	mov	r0, r4
 800a15c:	4629      	mov	r1, r5
 800a15e:	f7f6 f9f7 	bl	8000550 <__aeabi_dmul>
 800a162:	4602      	mov	r2, r0
 800a164:	460b      	mov	r3, r1
 800a166:	4640      	mov	r0, r8
 800a168:	4649      	mov	r1, r9
 800a16a:	f7f6 f9f1 	bl	8000550 <__aeabi_dmul>
 800a16e:	a340      	add	r3, pc, #256	; (adr r3, 800a270 <__ieee754_pow+0x3a0>)
 800a170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a174:	f7f6 f9ec 	bl	8000550 <__aeabi_dmul>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a180:	f7f6 f82e 	bl	80001e0 <__aeabi_dsub>
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	4604      	mov	r4, r0
 800a18a:	460d      	mov	r5, r1
 800a18c:	4630      	mov	r0, r6
 800a18e:	4639      	mov	r1, r7
 800a190:	f7f6 f828 	bl	80001e4 <__adddf3>
 800a194:	2000      	movs	r0, #0
 800a196:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a19a:	4632      	mov	r2, r6
 800a19c:	463b      	mov	r3, r7
 800a19e:	f7f6 f81f 	bl	80001e0 <__aeabi_dsub>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7f6 f819 	bl	80001e0 <__aeabi_dsub>
 800a1ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1b0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	460f      	mov	r7, r1
 800a1ba:	f040 81eb 	bne.w	800a594 <__ieee754_pow+0x6c4>
 800a1be:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800a278 <__ieee754_pow+0x3a8>
 800a1c2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800a1c6:	2400      	movs	r4, #0
 800a1c8:	4622      	mov	r2, r4
 800a1ca:	462b      	mov	r3, r5
 800a1cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a1d4:	f7f6 f804 	bl	80001e0 <__aeabi_dsub>
 800a1d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1dc:	f7f6 f9b8 	bl	8000550 <__aeabi_dmul>
 800a1e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1e4:	4680      	mov	r8, r0
 800a1e6:	4689      	mov	r9, r1
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	4639      	mov	r1, r7
 800a1ec:	f7f6 f9b0 	bl	8000550 <__aeabi_dmul>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	4640      	mov	r0, r8
 800a1f6:	4649      	mov	r1, r9
 800a1f8:	f7f5 fff4 	bl	80001e4 <__adddf3>
 800a1fc:	4622      	mov	r2, r4
 800a1fe:	462b      	mov	r3, r5
 800a200:	4680      	mov	r8, r0
 800a202:	4689      	mov	r9, r1
 800a204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a208:	f7f6 f9a2 	bl	8000550 <__aeabi_dmul>
 800a20c:	460b      	mov	r3, r1
 800a20e:	4604      	mov	r4, r0
 800a210:	460d      	mov	r5, r1
 800a212:	4602      	mov	r2, r0
 800a214:	4649      	mov	r1, r9
 800a216:	4640      	mov	r0, r8
 800a218:	e9cd 4500 	strd	r4, r5, [sp]
 800a21c:	f7f5 ffe2 	bl	80001e4 <__adddf3>
 800a220:	4b1c      	ldr	r3, [pc, #112]	; (800a294 <__ieee754_pow+0x3c4>)
 800a222:	4299      	cmp	r1, r3
 800a224:	4606      	mov	r6, r0
 800a226:	460f      	mov	r7, r1
 800a228:	468b      	mov	fp, r1
 800a22a:	f340 82f7 	ble.w	800a81c <__ieee754_pow+0x94c>
 800a22e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a232:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a236:	4303      	orrs	r3, r0
 800a238:	f000 81ea 	beq.w	800a610 <__ieee754_pow+0x740>
 800a23c:	a310      	add	r3, pc, #64	; (adr r3, 800a280 <__ieee754_pow+0x3b0>)
 800a23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a246:	f7f6 f983 	bl	8000550 <__aeabi_dmul>
 800a24a:	a30d      	add	r3, pc, #52	; (adr r3, 800a280 <__ieee754_pow+0x3b0>)
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	e6d5      	b.n	8009ffe <__ieee754_pow+0x12e>
 800a252:	bf00      	nop
 800a254:	f3af 8000 	nop.w
 800a258:	60000000 	.word	0x60000000
 800a25c:	3ff71547 	.word	0x3ff71547
 800a260:	f85ddf44 	.word	0xf85ddf44
 800a264:	3e54ae0b 	.word	0x3e54ae0b
 800a268:	55555555 	.word	0x55555555
 800a26c:	3fd55555 	.word	0x3fd55555
 800a270:	652b82fe 	.word	0x652b82fe
 800a274:	3ff71547 	.word	0x3ff71547
 800a278:	00000000 	.word	0x00000000
 800a27c:	bff00000 	.word	0xbff00000
 800a280:	8800759c 	.word	0x8800759c
 800a284:	7e37e43c 	.word	0x7e37e43c
 800a288:	3ff00000 	.word	0x3ff00000
 800a28c:	3fd00000 	.word	0x3fd00000
 800a290:	3fe00000 	.word	0x3fe00000
 800a294:	408fffff 	.word	0x408fffff
 800a298:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a29c:	f04f 0200 	mov.w	r2, #0
 800a2a0:	da05      	bge.n	800a2ae <__ieee754_pow+0x3de>
 800a2a2:	4bd3      	ldr	r3, [pc, #844]	; (800a5f0 <__ieee754_pow+0x720>)
 800a2a4:	f7f6 f954 	bl	8000550 <__aeabi_dmul>
 800a2a8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a2ac:	460c      	mov	r4, r1
 800a2ae:	1523      	asrs	r3, r4, #20
 800a2b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a2b4:	4413      	add	r3, r2
 800a2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b8:	4bce      	ldr	r3, [pc, #824]	; (800a5f4 <__ieee754_pow+0x724>)
 800a2ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a2be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a2c2:	429c      	cmp	r4, r3
 800a2c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a2c8:	dd08      	ble.n	800a2dc <__ieee754_pow+0x40c>
 800a2ca:	4bcb      	ldr	r3, [pc, #812]	; (800a5f8 <__ieee754_pow+0x728>)
 800a2cc:	429c      	cmp	r4, r3
 800a2ce:	f340 815e 	ble.w	800a58e <__ieee754_pow+0x6be>
 800a2d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2d8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a2dc:	f04f 0a00 	mov.w	sl, #0
 800a2e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a2e4:	930c      	str	r3, [sp, #48]	; 0x30
 800a2e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2e8:	4bc4      	ldr	r3, [pc, #784]	; (800a5fc <__ieee754_pow+0x72c>)
 800a2ea:	4413      	add	r3, r2
 800a2ec:	ed93 7b00 	vldr	d7, [r3]
 800a2f0:	4629      	mov	r1, r5
 800a2f2:	ec53 2b17 	vmov	r2, r3, d7
 800a2f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a2fe:	f7f5 ff6f 	bl	80001e0 <__aeabi_dsub>
 800a302:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a306:	4606      	mov	r6, r0
 800a308:	460f      	mov	r7, r1
 800a30a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a30e:	f7f5 ff69 	bl	80001e4 <__adddf3>
 800a312:	4602      	mov	r2, r0
 800a314:	460b      	mov	r3, r1
 800a316:	2000      	movs	r0, #0
 800a318:	49b9      	ldr	r1, [pc, #740]	; (800a600 <__ieee754_pow+0x730>)
 800a31a:	f7f6 fa43 	bl	80007a4 <__aeabi_ddiv>
 800a31e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a322:	4602      	mov	r2, r0
 800a324:	460b      	mov	r3, r1
 800a326:	4630      	mov	r0, r6
 800a328:	4639      	mov	r1, r7
 800a32a:	f7f6 f911 	bl	8000550 <__aeabi_dmul>
 800a32e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a332:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a336:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a33a:	2300      	movs	r3, #0
 800a33c:	9302      	str	r3, [sp, #8]
 800a33e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a342:	106d      	asrs	r5, r5, #1
 800a344:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a348:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a34c:	2200      	movs	r2, #0
 800a34e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a352:	4640      	mov	r0, r8
 800a354:	4649      	mov	r1, r9
 800a356:	4614      	mov	r4, r2
 800a358:	461d      	mov	r5, r3
 800a35a:	f7f6 f8f9 	bl	8000550 <__aeabi_dmul>
 800a35e:	4602      	mov	r2, r0
 800a360:	460b      	mov	r3, r1
 800a362:	4630      	mov	r0, r6
 800a364:	4639      	mov	r1, r7
 800a366:	f7f5 ff3b 	bl	80001e0 <__aeabi_dsub>
 800a36a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a36e:	4606      	mov	r6, r0
 800a370:	460f      	mov	r7, r1
 800a372:	4620      	mov	r0, r4
 800a374:	4629      	mov	r1, r5
 800a376:	f7f5 ff33 	bl	80001e0 <__aeabi_dsub>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a382:	f7f5 ff2d 	bl	80001e0 <__aeabi_dsub>
 800a386:	4642      	mov	r2, r8
 800a388:	464b      	mov	r3, r9
 800a38a:	f7f6 f8e1 	bl	8000550 <__aeabi_dmul>
 800a38e:	4602      	mov	r2, r0
 800a390:	460b      	mov	r3, r1
 800a392:	4630      	mov	r0, r6
 800a394:	4639      	mov	r1, r7
 800a396:	f7f5 ff23 	bl	80001e0 <__aeabi_dsub>
 800a39a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a39e:	f7f6 f8d7 	bl	8000550 <__aeabi_dmul>
 800a3a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a3aa:	4610      	mov	r0, r2
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	f7f6 f8cf 	bl	8000550 <__aeabi_dmul>
 800a3b2:	a37b      	add	r3, pc, #492	; (adr r3, 800a5a0 <__ieee754_pow+0x6d0>)
 800a3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b8:	4604      	mov	r4, r0
 800a3ba:	460d      	mov	r5, r1
 800a3bc:	f7f6 f8c8 	bl	8000550 <__aeabi_dmul>
 800a3c0:	a379      	add	r3, pc, #484	; (adr r3, 800a5a8 <__ieee754_pow+0x6d8>)
 800a3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3c6:	f7f5 ff0d 	bl	80001e4 <__adddf3>
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	462b      	mov	r3, r5
 800a3ce:	f7f6 f8bf 	bl	8000550 <__aeabi_dmul>
 800a3d2:	a377      	add	r3, pc, #476	; (adr r3, 800a5b0 <__ieee754_pow+0x6e0>)
 800a3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d8:	f7f5 ff04 	bl	80001e4 <__adddf3>
 800a3dc:	4622      	mov	r2, r4
 800a3de:	462b      	mov	r3, r5
 800a3e0:	f7f6 f8b6 	bl	8000550 <__aeabi_dmul>
 800a3e4:	a374      	add	r3, pc, #464	; (adr r3, 800a5b8 <__ieee754_pow+0x6e8>)
 800a3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ea:	f7f5 fefb 	bl	80001e4 <__adddf3>
 800a3ee:	4622      	mov	r2, r4
 800a3f0:	462b      	mov	r3, r5
 800a3f2:	f7f6 f8ad 	bl	8000550 <__aeabi_dmul>
 800a3f6:	a372      	add	r3, pc, #456	; (adr r3, 800a5c0 <__ieee754_pow+0x6f0>)
 800a3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fc:	f7f5 fef2 	bl	80001e4 <__adddf3>
 800a400:	4622      	mov	r2, r4
 800a402:	462b      	mov	r3, r5
 800a404:	f7f6 f8a4 	bl	8000550 <__aeabi_dmul>
 800a408:	a36f      	add	r3, pc, #444	; (adr r3, 800a5c8 <__ieee754_pow+0x6f8>)
 800a40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40e:	f7f5 fee9 	bl	80001e4 <__adddf3>
 800a412:	4622      	mov	r2, r4
 800a414:	4606      	mov	r6, r0
 800a416:	460f      	mov	r7, r1
 800a418:	462b      	mov	r3, r5
 800a41a:	4620      	mov	r0, r4
 800a41c:	4629      	mov	r1, r5
 800a41e:	f7f6 f897 	bl	8000550 <__aeabi_dmul>
 800a422:	4602      	mov	r2, r0
 800a424:	460b      	mov	r3, r1
 800a426:	4630      	mov	r0, r6
 800a428:	4639      	mov	r1, r7
 800a42a:	f7f6 f891 	bl	8000550 <__aeabi_dmul>
 800a42e:	4642      	mov	r2, r8
 800a430:	4604      	mov	r4, r0
 800a432:	460d      	mov	r5, r1
 800a434:	464b      	mov	r3, r9
 800a436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a43a:	f7f5 fed3 	bl	80001e4 <__adddf3>
 800a43e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a442:	f7f6 f885 	bl	8000550 <__aeabi_dmul>
 800a446:	4622      	mov	r2, r4
 800a448:	462b      	mov	r3, r5
 800a44a:	f7f5 fecb 	bl	80001e4 <__adddf3>
 800a44e:	4642      	mov	r2, r8
 800a450:	4606      	mov	r6, r0
 800a452:	460f      	mov	r7, r1
 800a454:	464b      	mov	r3, r9
 800a456:	4640      	mov	r0, r8
 800a458:	4649      	mov	r1, r9
 800a45a:	f7f6 f879 	bl	8000550 <__aeabi_dmul>
 800a45e:	2200      	movs	r2, #0
 800a460:	4b68      	ldr	r3, [pc, #416]	; (800a604 <__ieee754_pow+0x734>)
 800a462:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a466:	f7f5 febd 	bl	80001e4 <__adddf3>
 800a46a:	4632      	mov	r2, r6
 800a46c:	463b      	mov	r3, r7
 800a46e:	f7f5 feb9 	bl	80001e4 <__adddf3>
 800a472:	9802      	ldr	r0, [sp, #8]
 800a474:	460d      	mov	r5, r1
 800a476:	4604      	mov	r4, r0
 800a478:	4602      	mov	r2, r0
 800a47a:	460b      	mov	r3, r1
 800a47c:	4640      	mov	r0, r8
 800a47e:	4649      	mov	r1, r9
 800a480:	f7f6 f866 	bl	8000550 <__aeabi_dmul>
 800a484:	2200      	movs	r2, #0
 800a486:	4680      	mov	r8, r0
 800a488:	4689      	mov	r9, r1
 800a48a:	4b5e      	ldr	r3, [pc, #376]	; (800a604 <__ieee754_pow+0x734>)
 800a48c:	4620      	mov	r0, r4
 800a48e:	4629      	mov	r1, r5
 800a490:	f7f5 fea6 	bl	80001e0 <__aeabi_dsub>
 800a494:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a498:	f7f5 fea2 	bl	80001e0 <__aeabi_dsub>
 800a49c:	4602      	mov	r2, r0
 800a49e:	460b      	mov	r3, r1
 800a4a0:	4630      	mov	r0, r6
 800a4a2:	4639      	mov	r1, r7
 800a4a4:	f7f5 fe9c 	bl	80001e0 <__aeabi_dsub>
 800a4a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4ac:	f7f6 f850 	bl	8000550 <__aeabi_dmul>
 800a4b0:	4622      	mov	r2, r4
 800a4b2:	4606      	mov	r6, r0
 800a4b4:	460f      	mov	r7, r1
 800a4b6:	462b      	mov	r3, r5
 800a4b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4bc:	f7f6 f848 	bl	8000550 <__aeabi_dmul>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	4639      	mov	r1, r7
 800a4c8:	f7f5 fe8c 	bl	80001e4 <__adddf3>
 800a4cc:	4606      	mov	r6, r0
 800a4ce:	460f      	mov	r7, r1
 800a4d0:	4602      	mov	r2, r0
 800a4d2:	460b      	mov	r3, r1
 800a4d4:	4640      	mov	r0, r8
 800a4d6:	4649      	mov	r1, r9
 800a4d8:	f7f5 fe84 	bl	80001e4 <__adddf3>
 800a4dc:	9802      	ldr	r0, [sp, #8]
 800a4de:	a33c      	add	r3, pc, #240	; (adr r3, 800a5d0 <__ieee754_pow+0x700>)
 800a4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	460d      	mov	r5, r1
 800a4e8:	f7f6 f832 	bl	8000550 <__aeabi_dmul>
 800a4ec:	4642      	mov	r2, r8
 800a4ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4f2:	464b      	mov	r3, r9
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	f7f5 fe72 	bl	80001e0 <__aeabi_dsub>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	460b      	mov	r3, r1
 800a500:	4630      	mov	r0, r6
 800a502:	4639      	mov	r1, r7
 800a504:	f7f5 fe6c 	bl	80001e0 <__aeabi_dsub>
 800a508:	a333      	add	r3, pc, #204	; (adr r3, 800a5d8 <__ieee754_pow+0x708>)
 800a50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50e:	f7f6 f81f 	bl	8000550 <__aeabi_dmul>
 800a512:	a333      	add	r3, pc, #204	; (adr r3, 800a5e0 <__ieee754_pow+0x710>)
 800a514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a518:	4606      	mov	r6, r0
 800a51a:	460f      	mov	r7, r1
 800a51c:	4620      	mov	r0, r4
 800a51e:	4629      	mov	r1, r5
 800a520:	f7f6 f816 	bl	8000550 <__aeabi_dmul>
 800a524:	4602      	mov	r2, r0
 800a526:	460b      	mov	r3, r1
 800a528:	4630      	mov	r0, r6
 800a52a:	4639      	mov	r1, r7
 800a52c:	f7f5 fe5a 	bl	80001e4 <__adddf3>
 800a530:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a532:	4b35      	ldr	r3, [pc, #212]	; (800a608 <__ieee754_pow+0x738>)
 800a534:	4413      	add	r3, r2
 800a536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53a:	f7f5 fe53 	bl	80001e4 <__adddf3>
 800a53e:	4604      	mov	r4, r0
 800a540:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a542:	460d      	mov	r5, r1
 800a544:	f7f5 ff9a 	bl	800047c <__aeabi_i2d>
 800a548:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a54a:	4b30      	ldr	r3, [pc, #192]	; (800a60c <__ieee754_pow+0x73c>)
 800a54c:	4413      	add	r3, r2
 800a54e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a552:	4606      	mov	r6, r0
 800a554:	460f      	mov	r7, r1
 800a556:	4622      	mov	r2, r4
 800a558:	462b      	mov	r3, r5
 800a55a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a55e:	f7f5 fe41 	bl	80001e4 <__adddf3>
 800a562:	4642      	mov	r2, r8
 800a564:	464b      	mov	r3, r9
 800a566:	f7f5 fe3d 	bl	80001e4 <__adddf3>
 800a56a:	4632      	mov	r2, r6
 800a56c:	463b      	mov	r3, r7
 800a56e:	f7f5 fe39 	bl	80001e4 <__adddf3>
 800a572:	9802      	ldr	r0, [sp, #8]
 800a574:	4632      	mov	r2, r6
 800a576:	463b      	mov	r3, r7
 800a578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a57c:	f7f5 fe30 	bl	80001e0 <__aeabi_dsub>
 800a580:	4642      	mov	r2, r8
 800a582:	464b      	mov	r3, r9
 800a584:	f7f5 fe2c 	bl	80001e0 <__aeabi_dsub>
 800a588:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a58c:	e607      	b.n	800a19e <__ieee754_pow+0x2ce>
 800a58e:	f04f 0a01 	mov.w	sl, #1
 800a592:	e6a5      	b.n	800a2e0 <__ieee754_pow+0x410>
 800a594:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800a5e8 <__ieee754_pow+0x718>
 800a598:	e613      	b.n	800a1c2 <__ieee754_pow+0x2f2>
 800a59a:	bf00      	nop
 800a59c:	f3af 8000 	nop.w
 800a5a0:	4a454eef 	.word	0x4a454eef
 800a5a4:	3fca7e28 	.word	0x3fca7e28
 800a5a8:	93c9db65 	.word	0x93c9db65
 800a5ac:	3fcd864a 	.word	0x3fcd864a
 800a5b0:	a91d4101 	.word	0xa91d4101
 800a5b4:	3fd17460 	.word	0x3fd17460
 800a5b8:	518f264d 	.word	0x518f264d
 800a5bc:	3fd55555 	.word	0x3fd55555
 800a5c0:	db6fabff 	.word	0xdb6fabff
 800a5c4:	3fdb6db6 	.word	0x3fdb6db6
 800a5c8:	33333303 	.word	0x33333303
 800a5cc:	3fe33333 	.word	0x3fe33333
 800a5d0:	e0000000 	.word	0xe0000000
 800a5d4:	3feec709 	.word	0x3feec709
 800a5d8:	dc3a03fd 	.word	0xdc3a03fd
 800a5dc:	3feec709 	.word	0x3feec709
 800a5e0:	145b01f5 	.word	0x145b01f5
 800a5e4:	be3e2fe0 	.word	0xbe3e2fe0
 800a5e8:	00000000 	.word	0x00000000
 800a5ec:	3ff00000 	.word	0x3ff00000
 800a5f0:	43400000 	.word	0x43400000
 800a5f4:	0003988e 	.word	0x0003988e
 800a5f8:	000bb679 	.word	0x000bb679
 800a5fc:	0800af58 	.word	0x0800af58
 800a600:	3ff00000 	.word	0x3ff00000
 800a604:	40080000 	.word	0x40080000
 800a608:	0800af78 	.word	0x0800af78
 800a60c:	0800af68 	.word	0x0800af68
 800a610:	a3b4      	add	r3, pc, #720	; (adr r3, 800a8e4 <__ieee754_pow+0xa14>)
 800a612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a616:	4640      	mov	r0, r8
 800a618:	4649      	mov	r1, r9
 800a61a:	f7f5 fde3 	bl	80001e4 <__adddf3>
 800a61e:	4622      	mov	r2, r4
 800a620:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a624:	462b      	mov	r3, r5
 800a626:	4630      	mov	r0, r6
 800a628:	4639      	mov	r1, r7
 800a62a:	f7f5 fdd9 	bl	80001e0 <__aeabi_dsub>
 800a62e:	4602      	mov	r2, r0
 800a630:	460b      	mov	r3, r1
 800a632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a636:	f7f6 fa1b 	bl	8000a70 <__aeabi_dcmpgt>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	f47f adfe 	bne.w	800a23c <__ieee754_pow+0x36c>
 800a640:	4aa3      	ldr	r2, [pc, #652]	; (800a8d0 <__ieee754_pow+0xa00>)
 800a642:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a646:	4293      	cmp	r3, r2
 800a648:	f340 810a 	ble.w	800a860 <__ieee754_pow+0x990>
 800a64c:	151b      	asrs	r3, r3, #20
 800a64e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a652:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a656:	fa4a f303 	asr.w	r3, sl, r3
 800a65a:	445b      	add	r3, fp
 800a65c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a660:	4e9c      	ldr	r6, [pc, #624]	; (800a8d4 <__ieee754_pow+0xa04>)
 800a662:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a666:	4116      	asrs	r6, r2
 800a668:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a66c:	2000      	movs	r0, #0
 800a66e:	ea23 0106 	bic.w	r1, r3, r6
 800a672:	f1c2 0214 	rsb	r2, r2, #20
 800a676:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a67a:	fa4a fa02 	asr.w	sl, sl, r2
 800a67e:	f1bb 0f00 	cmp.w	fp, #0
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	4620      	mov	r0, r4
 800a688:	4629      	mov	r1, r5
 800a68a:	bfb8      	it	lt
 800a68c:	f1ca 0a00 	rsblt	sl, sl, #0
 800a690:	f7f5 fda6 	bl	80001e0 <__aeabi_dsub>
 800a694:	e9cd 0100 	strd	r0, r1, [sp]
 800a698:	4642      	mov	r2, r8
 800a69a:	464b      	mov	r3, r9
 800a69c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6a0:	f7f5 fda0 	bl	80001e4 <__adddf3>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	a378      	add	r3, pc, #480	; (adr r3, 800a888 <__ieee754_pow+0x9b8>)
 800a6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ac:	4604      	mov	r4, r0
 800a6ae:	460d      	mov	r5, r1
 800a6b0:	f7f5 ff4e 	bl	8000550 <__aeabi_dmul>
 800a6b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6b8:	4606      	mov	r6, r0
 800a6ba:	460f      	mov	r7, r1
 800a6bc:	4620      	mov	r0, r4
 800a6be:	4629      	mov	r1, r5
 800a6c0:	f7f5 fd8e 	bl	80001e0 <__aeabi_dsub>
 800a6c4:	4602      	mov	r2, r0
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	4649      	mov	r1, r9
 800a6cc:	f7f5 fd88 	bl	80001e0 <__aeabi_dsub>
 800a6d0:	a36f      	add	r3, pc, #444	; (adr r3, 800a890 <__ieee754_pow+0x9c0>)
 800a6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d6:	f7f5 ff3b 	bl	8000550 <__aeabi_dmul>
 800a6da:	a36f      	add	r3, pc, #444	; (adr r3, 800a898 <__ieee754_pow+0x9c8>)
 800a6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e0:	4680      	mov	r8, r0
 800a6e2:	4689      	mov	r9, r1
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	f7f5 ff32 	bl	8000550 <__aeabi_dmul>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	4640      	mov	r0, r8
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	f7f5 fd76 	bl	80001e4 <__adddf3>
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	460d      	mov	r5, r1
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	460b      	mov	r3, r1
 800a700:	4630      	mov	r0, r6
 800a702:	4639      	mov	r1, r7
 800a704:	f7f5 fd6e 	bl	80001e4 <__adddf3>
 800a708:	4632      	mov	r2, r6
 800a70a:	463b      	mov	r3, r7
 800a70c:	4680      	mov	r8, r0
 800a70e:	4689      	mov	r9, r1
 800a710:	f7f5 fd66 	bl	80001e0 <__aeabi_dsub>
 800a714:	4602      	mov	r2, r0
 800a716:	460b      	mov	r3, r1
 800a718:	4620      	mov	r0, r4
 800a71a:	4629      	mov	r1, r5
 800a71c:	f7f5 fd60 	bl	80001e0 <__aeabi_dsub>
 800a720:	4642      	mov	r2, r8
 800a722:	4606      	mov	r6, r0
 800a724:	460f      	mov	r7, r1
 800a726:	464b      	mov	r3, r9
 800a728:	4640      	mov	r0, r8
 800a72a:	4649      	mov	r1, r9
 800a72c:	f7f5 ff10 	bl	8000550 <__aeabi_dmul>
 800a730:	a35b      	add	r3, pc, #364	; (adr r3, 800a8a0 <__ieee754_pow+0x9d0>)
 800a732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a736:	4604      	mov	r4, r0
 800a738:	460d      	mov	r5, r1
 800a73a:	f7f5 ff09 	bl	8000550 <__aeabi_dmul>
 800a73e:	a35a      	add	r3, pc, #360	; (adr r3, 800a8a8 <__ieee754_pow+0x9d8>)
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	f7f5 fd4c 	bl	80001e0 <__aeabi_dsub>
 800a748:	4622      	mov	r2, r4
 800a74a:	462b      	mov	r3, r5
 800a74c:	f7f5 ff00 	bl	8000550 <__aeabi_dmul>
 800a750:	a357      	add	r3, pc, #348	; (adr r3, 800a8b0 <__ieee754_pow+0x9e0>)
 800a752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a756:	f7f5 fd45 	bl	80001e4 <__adddf3>
 800a75a:	4622      	mov	r2, r4
 800a75c:	462b      	mov	r3, r5
 800a75e:	f7f5 fef7 	bl	8000550 <__aeabi_dmul>
 800a762:	a355      	add	r3, pc, #340	; (adr r3, 800a8b8 <__ieee754_pow+0x9e8>)
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f7f5 fd3a 	bl	80001e0 <__aeabi_dsub>
 800a76c:	4622      	mov	r2, r4
 800a76e:	462b      	mov	r3, r5
 800a770:	f7f5 feee 	bl	8000550 <__aeabi_dmul>
 800a774:	a352      	add	r3, pc, #328	; (adr r3, 800a8c0 <__ieee754_pow+0x9f0>)
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	f7f5 fd33 	bl	80001e4 <__adddf3>
 800a77e:	4622      	mov	r2, r4
 800a780:	462b      	mov	r3, r5
 800a782:	f7f5 fee5 	bl	8000550 <__aeabi_dmul>
 800a786:	4602      	mov	r2, r0
 800a788:	460b      	mov	r3, r1
 800a78a:	4640      	mov	r0, r8
 800a78c:	4649      	mov	r1, r9
 800a78e:	f7f5 fd27 	bl	80001e0 <__aeabi_dsub>
 800a792:	4604      	mov	r4, r0
 800a794:	460d      	mov	r5, r1
 800a796:	4602      	mov	r2, r0
 800a798:	460b      	mov	r3, r1
 800a79a:	4640      	mov	r0, r8
 800a79c:	4649      	mov	r1, r9
 800a79e:	f7f5 fed7 	bl	8000550 <__aeabi_dmul>
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	e9cd 0100 	strd	r0, r1, [sp]
 800a7a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	f7f5 fd16 	bl	80001e0 <__aeabi_dsub>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7bc:	f7f5 fff2 	bl	80007a4 <__aeabi_ddiv>
 800a7c0:	4632      	mov	r2, r6
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	460d      	mov	r5, r1
 800a7c6:	463b      	mov	r3, r7
 800a7c8:	4640      	mov	r0, r8
 800a7ca:	4649      	mov	r1, r9
 800a7cc:	f7f5 fec0 	bl	8000550 <__aeabi_dmul>
 800a7d0:	4632      	mov	r2, r6
 800a7d2:	463b      	mov	r3, r7
 800a7d4:	f7f5 fd06 	bl	80001e4 <__adddf3>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4620      	mov	r0, r4
 800a7de:	4629      	mov	r1, r5
 800a7e0:	f7f5 fcfe 	bl	80001e0 <__aeabi_dsub>
 800a7e4:	4642      	mov	r2, r8
 800a7e6:	464b      	mov	r3, r9
 800a7e8:	f7f5 fcfa 	bl	80001e0 <__aeabi_dsub>
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	460b      	mov	r3, r1
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	4939      	ldr	r1, [pc, #228]	; (800a8d8 <__ieee754_pow+0xa08>)
 800a7f4:	f7f5 fcf4 	bl	80001e0 <__aeabi_dsub>
 800a7f8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a7fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a800:	4602      	mov	r2, r0
 800a802:	460b      	mov	r3, r1
 800a804:	da2f      	bge.n	800a866 <__ieee754_pow+0x996>
 800a806:	4650      	mov	r0, sl
 800a808:	ec43 2b10 	vmov	d0, r2, r3
 800a80c:	f000 f9b4 	bl	800ab78 <scalbn>
 800a810:	ec51 0b10 	vmov	r0, r1, d0
 800a814:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a818:	f7ff bbf1 	b.w	8009ffe <__ieee754_pow+0x12e>
 800a81c:	4b2f      	ldr	r3, [pc, #188]	; (800a8dc <__ieee754_pow+0xa0c>)
 800a81e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a822:	429e      	cmp	r6, r3
 800a824:	f77f af0c 	ble.w	800a640 <__ieee754_pow+0x770>
 800a828:	4b2d      	ldr	r3, [pc, #180]	; (800a8e0 <__ieee754_pow+0xa10>)
 800a82a:	440b      	add	r3, r1
 800a82c:	4303      	orrs	r3, r0
 800a82e:	d00b      	beq.n	800a848 <__ieee754_pow+0x978>
 800a830:	a325      	add	r3, pc, #148	; (adr r3, 800a8c8 <__ieee754_pow+0x9f8>)
 800a832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a83a:	f7f5 fe89 	bl	8000550 <__aeabi_dmul>
 800a83e:	a322      	add	r3, pc, #136	; (adr r3, 800a8c8 <__ieee754_pow+0x9f8>)
 800a840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a844:	f7ff bbdb 	b.w	8009ffe <__ieee754_pow+0x12e>
 800a848:	4622      	mov	r2, r4
 800a84a:	462b      	mov	r3, r5
 800a84c:	f7f5 fcc8 	bl	80001e0 <__aeabi_dsub>
 800a850:	4642      	mov	r2, r8
 800a852:	464b      	mov	r3, r9
 800a854:	f7f6 f902 	bl	8000a5c <__aeabi_dcmpge>
 800a858:	2800      	cmp	r0, #0
 800a85a:	f43f aef1 	beq.w	800a640 <__ieee754_pow+0x770>
 800a85e:	e7e7      	b.n	800a830 <__ieee754_pow+0x960>
 800a860:	f04f 0a00 	mov.w	sl, #0
 800a864:	e718      	b.n	800a698 <__ieee754_pow+0x7c8>
 800a866:	4621      	mov	r1, r4
 800a868:	e7d4      	b.n	800a814 <__ieee754_pow+0x944>
 800a86a:	2000      	movs	r0, #0
 800a86c:	491a      	ldr	r1, [pc, #104]	; (800a8d8 <__ieee754_pow+0xa08>)
 800a86e:	f7ff bb8f 	b.w	8009f90 <__ieee754_pow+0xc0>
 800a872:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a876:	f7ff bb8b 	b.w	8009f90 <__ieee754_pow+0xc0>
 800a87a:	4630      	mov	r0, r6
 800a87c:	4639      	mov	r1, r7
 800a87e:	f7ff bb87 	b.w	8009f90 <__ieee754_pow+0xc0>
 800a882:	4693      	mov	fp, r2
 800a884:	f7ff bb98 	b.w	8009fb8 <__ieee754_pow+0xe8>
 800a888:	00000000 	.word	0x00000000
 800a88c:	3fe62e43 	.word	0x3fe62e43
 800a890:	fefa39ef 	.word	0xfefa39ef
 800a894:	3fe62e42 	.word	0x3fe62e42
 800a898:	0ca86c39 	.word	0x0ca86c39
 800a89c:	be205c61 	.word	0xbe205c61
 800a8a0:	72bea4d0 	.word	0x72bea4d0
 800a8a4:	3e663769 	.word	0x3e663769
 800a8a8:	c5d26bf1 	.word	0xc5d26bf1
 800a8ac:	3ebbbd41 	.word	0x3ebbbd41
 800a8b0:	af25de2c 	.word	0xaf25de2c
 800a8b4:	3f11566a 	.word	0x3f11566a
 800a8b8:	16bebd93 	.word	0x16bebd93
 800a8bc:	3f66c16c 	.word	0x3f66c16c
 800a8c0:	5555553e 	.word	0x5555553e
 800a8c4:	3fc55555 	.word	0x3fc55555
 800a8c8:	c2f8f359 	.word	0xc2f8f359
 800a8cc:	01a56e1f 	.word	0x01a56e1f
 800a8d0:	3fe00000 	.word	0x3fe00000
 800a8d4:	000fffff 	.word	0x000fffff
 800a8d8:	3ff00000 	.word	0x3ff00000
 800a8dc:	4090cbff 	.word	0x4090cbff
 800a8e0:	3f6f3400 	.word	0x3f6f3400
 800a8e4:	652b82fe 	.word	0x652b82fe
 800a8e8:	3c971547 	.word	0x3c971547

0800a8ec <__ieee754_sqrt>:
 800a8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f0:	4955      	ldr	r1, [pc, #340]	; (800aa48 <__ieee754_sqrt+0x15c>)
 800a8f2:	ec55 4b10 	vmov	r4, r5, d0
 800a8f6:	43a9      	bics	r1, r5
 800a8f8:	462b      	mov	r3, r5
 800a8fa:	462a      	mov	r2, r5
 800a8fc:	d112      	bne.n	800a924 <__ieee754_sqrt+0x38>
 800a8fe:	ee10 2a10 	vmov	r2, s0
 800a902:	ee10 0a10 	vmov	r0, s0
 800a906:	4629      	mov	r1, r5
 800a908:	f7f5 fe22 	bl	8000550 <__aeabi_dmul>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	4620      	mov	r0, r4
 800a912:	4629      	mov	r1, r5
 800a914:	f7f5 fc66 	bl	80001e4 <__adddf3>
 800a918:	4604      	mov	r4, r0
 800a91a:	460d      	mov	r5, r1
 800a91c:	ec45 4b10 	vmov	d0, r4, r5
 800a920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a924:	2d00      	cmp	r5, #0
 800a926:	ee10 0a10 	vmov	r0, s0
 800a92a:	4621      	mov	r1, r4
 800a92c:	dc0f      	bgt.n	800a94e <__ieee754_sqrt+0x62>
 800a92e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a932:	4330      	orrs	r0, r6
 800a934:	d0f2      	beq.n	800a91c <__ieee754_sqrt+0x30>
 800a936:	b155      	cbz	r5, 800a94e <__ieee754_sqrt+0x62>
 800a938:	ee10 2a10 	vmov	r2, s0
 800a93c:	4620      	mov	r0, r4
 800a93e:	4629      	mov	r1, r5
 800a940:	f7f5 fc4e 	bl	80001e0 <__aeabi_dsub>
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	f7f5 ff2c 	bl	80007a4 <__aeabi_ddiv>
 800a94c:	e7e4      	b.n	800a918 <__ieee754_sqrt+0x2c>
 800a94e:	151b      	asrs	r3, r3, #20
 800a950:	d073      	beq.n	800aa3a <__ieee754_sqrt+0x14e>
 800a952:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a956:	07dd      	lsls	r5, r3, #31
 800a958:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a95c:	bf48      	it	mi
 800a95e:	0fc8      	lsrmi	r0, r1, #31
 800a960:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a964:	bf44      	itt	mi
 800a966:	0049      	lslmi	r1, r1, #1
 800a968:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a96c:	2500      	movs	r5, #0
 800a96e:	1058      	asrs	r0, r3, #1
 800a970:	0fcb      	lsrs	r3, r1, #31
 800a972:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a976:	0049      	lsls	r1, r1, #1
 800a978:	2316      	movs	r3, #22
 800a97a:	462c      	mov	r4, r5
 800a97c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a980:	19a7      	adds	r7, r4, r6
 800a982:	4297      	cmp	r7, r2
 800a984:	bfde      	ittt	le
 800a986:	19bc      	addle	r4, r7, r6
 800a988:	1bd2      	suble	r2, r2, r7
 800a98a:	19ad      	addle	r5, r5, r6
 800a98c:	0fcf      	lsrs	r7, r1, #31
 800a98e:	3b01      	subs	r3, #1
 800a990:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a994:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a998:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a99c:	d1f0      	bne.n	800a980 <__ieee754_sqrt+0x94>
 800a99e:	f04f 0c20 	mov.w	ip, #32
 800a9a2:	469e      	mov	lr, r3
 800a9a4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a9a8:	42a2      	cmp	r2, r4
 800a9aa:	eb06 070e 	add.w	r7, r6, lr
 800a9ae:	dc02      	bgt.n	800a9b6 <__ieee754_sqrt+0xca>
 800a9b0:	d112      	bne.n	800a9d8 <__ieee754_sqrt+0xec>
 800a9b2:	428f      	cmp	r7, r1
 800a9b4:	d810      	bhi.n	800a9d8 <__ieee754_sqrt+0xec>
 800a9b6:	2f00      	cmp	r7, #0
 800a9b8:	eb07 0e06 	add.w	lr, r7, r6
 800a9bc:	da42      	bge.n	800aa44 <__ieee754_sqrt+0x158>
 800a9be:	f1be 0f00 	cmp.w	lr, #0
 800a9c2:	db3f      	blt.n	800aa44 <__ieee754_sqrt+0x158>
 800a9c4:	f104 0801 	add.w	r8, r4, #1
 800a9c8:	1b12      	subs	r2, r2, r4
 800a9ca:	428f      	cmp	r7, r1
 800a9cc:	bf88      	it	hi
 800a9ce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a9d2:	1bc9      	subs	r1, r1, r7
 800a9d4:	4433      	add	r3, r6
 800a9d6:	4644      	mov	r4, r8
 800a9d8:	0052      	lsls	r2, r2, #1
 800a9da:	f1bc 0c01 	subs.w	ip, ip, #1
 800a9de:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a9e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a9e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a9ea:	d1dd      	bne.n	800a9a8 <__ieee754_sqrt+0xbc>
 800a9ec:	430a      	orrs	r2, r1
 800a9ee:	d006      	beq.n	800a9fe <__ieee754_sqrt+0x112>
 800a9f0:	1c5c      	adds	r4, r3, #1
 800a9f2:	bf13      	iteet	ne
 800a9f4:	3301      	addne	r3, #1
 800a9f6:	3501      	addeq	r5, #1
 800a9f8:	4663      	moveq	r3, ip
 800a9fa:	f023 0301 	bicne.w	r3, r3, #1
 800a9fe:	106a      	asrs	r2, r5, #1
 800aa00:	085b      	lsrs	r3, r3, #1
 800aa02:	07e9      	lsls	r1, r5, #31
 800aa04:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800aa08:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800aa0c:	bf48      	it	mi
 800aa0e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800aa12:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800aa16:	461c      	mov	r4, r3
 800aa18:	e780      	b.n	800a91c <__ieee754_sqrt+0x30>
 800aa1a:	0aca      	lsrs	r2, r1, #11
 800aa1c:	3815      	subs	r0, #21
 800aa1e:	0549      	lsls	r1, r1, #21
 800aa20:	2a00      	cmp	r2, #0
 800aa22:	d0fa      	beq.n	800aa1a <__ieee754_sqrt+0x12e>
 800aa24:	02d6      	lsls	r6, r2, #11
 800aa26:	d50a      	bpl.n	800aa3e <__ieee754_sqrt+0x152>
 800aa28:	f1c3 0420 	rsb	r4, r3, #32
 800aa2c:	fa21 f404 	lsr.w	r4, r1, r4
 800aa30:	1e5d      	subs	r5, r3, #1
 800aa32:	4099      	lsls	r1, r3
 800aa34:	4322      	orrs	r2, r4
 800aa36:	1b43      	subs	r3, r0, r5
 800aa38:	e78b      	b.n	800a952 <__ieee754_sqrt+0x66>
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	e7f0      	b.n	800aa20 <__ieee754_sqrt+0x134>
 800aa3e:	0052      	lsls	r2, r2, #1
 800aa40:	3301      	adds	r3, #1
 800aa42:	e7ef      	b.n	800aa24 <__ieee754_sqrt+0x138>
 800aa44:	46a0      	mov	r8, r4
 800aa46:	e7bf      	b.n	800a9c8 <__ieee754_sqrt+0xdc>
 800aa48:	7ff00000 	.word	0x7ff00000

0800aa4c <finite>:
 800aa4c:	ee10 3a90 	vmov	r3, s1
 800aa50:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800aa54:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800aa58:	0fc0      	lsrs	r0, r0, #31
 800aa5a:	4770      	bx	lr

0800aa5c <matherr>:
 800aa5c:	2000      	movs	r0, #0
 800aa5e:	4770      	bx	lr

0800aa60 <nan>:
 800aa60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aa68 <nan+0x8>
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	00000000 	.word	0x00000000
 800aa6c:	7ff80000 	.word	0x7ff80000

0800aa70 <rint>:
 800aa70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa72:	ec51 0b10 	vmov	r0, r1, d0
 800aa76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aa7a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800aa7e:	2e13      	cmp	r6, #19
 800aa80:	460b      	mov	r3, r1
 800aa82:	ee10 4a10 	vmov	r4, s0
 800aa86:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800aa8a:	dc56      	bgt.n	800ab3a <rint+0xca>
 800aa8c:	2e00      	cmp	r6, #0
 800aa8e:	da2b      	bge.n	800aae8 <rint+0x78>
 800aa90:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800aa94:	4302      	orrs	r2, r0
 800aa96:	d023      	beq.n	800aae0 <rint+0x70>
 800aa98:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800aa9c:	4302      	orrs	r2, r0
 800aa9e:	4254      	negs	r4, r2
 800aaa0:	4314      	orrs	r4, r2
 800aaa2:	0c4b      	lsrs	r3, r1, #17
 800aaa4:	0b24      	lsrs	r4, r4, #12
 800aaa6:	045b      	lsls	r3, r3, #17
 800aaa8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800aaac:	ea44 0103 	orr.w	r1, r4, r3
 800aab0:	460b      	mov	r3, r1
 800aab2:	492f      	ldr	r1, [pc, #188]	; (800ab70 <rint+0x100>)
 800aab4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800aab8:	e9d1 6700 	ldrd	r6, r7, [r1]
 800aabc:	4602      	mov	r2, r0
 800aabe:	4639      	mov	r1, r7
 800aac0:	4630      	mov	r0, r6
 800aac2:	f7f5 fb8f 	bl	80001e4 <__adddf3>
 800aac6:	e9cd 0100 	strd	r0, r1, [sp]
 800aaca:	463b      	mov	r3, r7
 800aacc:	4632      	mov	r2, r6
 800aace:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aad2:	f7f5 fb85 	bl	80001e0 <__aeabi_dsub>
 800aad6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aada:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800aade:	4639      	mov	r1, r7
 800aae0:	ec41 0b10 	vmov	d0, r0, r1
 800aae4:	b003      	add	sp, #12
 800aae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aae8:	4a22      	ldr	r2, [pc, #136]	; (800ab74 <rint+0x104>)
 800aaea:	4132      	asrs	r2, r6
 800aaec:	ea01 0702 	and.w	r7, r1, r2
 800aaf0:	4307      	orrs	r7, r0
 800aaf2:	d0f5      	beq.n	800aae0 <rint+0x70>
 800aaf4:	0852      	lsrs	r2, r2, #1
 800aaf6:	4011      	ands	r1, r2
 800aaf8:	430c      	orrs	r4, r1
 800aafa:	d00b      	beq.n	800ab14 <rint+0xa4>
 800aafc:	ea23 0202 	bic.w	r2, r3, r2
 800ab00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ab04:	2e13      	cmp	r6, #19
 800ab06:	fa43 f306 	asr.w	r3, r3, r6
 800ab0a:	bf0c      	ite	eq
 800ab0c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800ab10:	2400      	movne	r4, #0
 800ab12:	4313      	orrs	r3, r2
 800ab14:	4916      	ldr	r1, [pc, #88]	; (800ab70 <rint+0x100>)
 800ab16:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800ab1a:	4622      	mov	r2, r4
 800ab1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ab20:	4620      	mov	r0, r4
 800ab22:	4629      	mov	r1, r5
 800ab24:	f7f5 fb5e 	bl	80001e4 <__adddf3>
 800ab28:	e9cd 0100 	strd	r0, r1, [sp]
 800ab2c:	4622      	mov	r2, r4
 800ab2e:	462b      	mov	r3, r5
 800ab30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab34:	f7f5 fb54 	bl	80001e0 <__aeabi_dsub>
 800ab38:	e7d2      	b.n	800aae0 <rint+0x70>
 800ab3a:	2e33      	cmp	r6, #51	; 0x33
 800ab3c:	dd07      	ble.n	800ab4e <rint+0xde>
 800ab3e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ab42:	d1cd      	bne.n	800aae0 <rint+0x70>
 800ab44:	ee10 2a10 	vmov	r2, s0
 800ab48:	f7f5 fb4c 	bl	80001e4 <__adddf3>
 800ab4c:	e7c8      	b.n	800aae0 <rint+0x70>
 800ab4e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800ab52:	f04f 32ff 	mov.w	r2, #4294967295
 800ab56:	40f2      	lsrs	r2, r6
 800ab58:	4210      	tst	r0, r2
 800ab5a:	d0c1      	beq.n	800aae0 <rint+0x70>
 800ab5c:	0852      	lsrs	r2, r2, #1
 800ab5e:	4210      	tst	r0, r2
 800ab60:	bf1f      	itttt	ne
 800ab62:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800ab66:	ea20 0202 	bicne.w	r2, r0, r2
 800ab6a:	4134      	asrne	r4, r6
 800ab6c:	4314      	orrne	r4, r2
 800ab6e:	e7d1      	b.n	800ab14 <rint+0xa4>
 800ab70:	0800af88 	.word	0x0800af88
 800ab74:	000fffff 	.word	0x000fffff

0800ab78 <scalbn>:
 800ab78:	b570      	push	{r4, r5, r6, lr}
 800ab7a:	ec55 4b10 	vmov	r4, r5, d0
 800ab7e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ab82:	4606      	mov	r6, r0
 800ab84:	462b      	mov	r3, r5
 800ab86:	b9aa      	cbnz	r2, 800abb4 <scalbn+0x3c>
 800ab88:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ab8c:	4323      	orrs	r3, r4
 800ab8e:	d03b      	beq.n	800ac08 <scalbn+0x90>
 800ab90:	4b31      	ldr	r3, [pc, #196]	; (800ac58 <scalbn+0xe0>)
 800ab92:	4629      	mov	r1, r5
 800ab94:	2200      	movs	r2, #0
 800ab96:	ee10 0a10 	vmov	r0, s0
 800ab9a:	f7f5 fcd9 	bl	8000550 <__aeabi_dmul>
 800ab9e:	4b2f      	ldr	r3, [pc, #188]	; (800ac5c <scalbn+0xe4>)
 800aba0:	429e      	cmp	r6, r3
 800aba2:	4604      	mov	r4, r0
 800aba4:	460d      	mov	r5, r1
 800aba6:	da12      	bge.n	800abce <scalbn+0x56>
 800aba8:	a327      	add	r3, pc, #156	; (adr r3, 800ac48 <scalbn+0xd0>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 fccf 	bl	8000550 <__aeabi_dmul>
 800abb2:	e009      	b.n	800abc8 <scalbn+0x50>
 800abb4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800abb8:	428a      	cmp	r2, r1
 800abba:	d10c      	bne.n	800abd6 <scalbn+0x5e>
 800abbc:	ee10 2a10 	vmov	r2, s0
 800abc0:	4620      	mov	r0, r4
 800abc2:	4629      	mov	r1, r5
 800abc4:	f7f5 fb0e 	bl	80001e4 <__adddf3>
 800abc8:	4604      	mov	r4, r0
 800abca:	460d      	mov	r5, r1
 800abcc:	e01c      	b.n	800ac08 <scalbn+0x90>
 800abce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800abd2:	460b      	mov	r3, r1
 800abd4:	3a36      	subs	r2, #54	; 0x36
 800abd6:	4432      	add	r2, r6
 800abd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800abdc:	428a      	cmp	r2, r1
 800abde:	dd0b      	ble.n	800abf8 <scalbn+0x80>
 800abe0:	ec45 4b11 	vmov	d1, r4, r5
 800abe4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ac50 <scalbn+0xd8>
 800abe8:	f000 f83c 	bl	800ac64 <copysign>
 800abec:	a318      	add	r3, pc, #96	; (adr r3, 800ac50 <scalbn+0xd8>)
 800abee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf2:	ec51 0b10 	vmov	r0, r1, d0
 800abf6:	e7da      	b.n	800abae <scalbn+0x36>
 800abf8:	2a00      	cmp	r2, #0
 800abfa:	dd08      	ble.n	800ac0e <scalbn+0x96>
 800abfc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac08:	ec45 4b10 	vmov	d0, r4, r5
 800ac0c:	bd70      	pop	{r4, r5, r6, pc}
 800ac0e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ac12:	da0d      	bge.n	800ac30 <scalbn+0xb8>
 800ac14:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ac18:	429e      	cmp	r6, r3
 800ac1a:	ec45 4b11 	vmov	d1, r4, r5
 800ac1e:	dce1      	bgt.n	800abe4 <scalbn+0x6c>
 800ac20:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800ac48 <scalbn+0xd0>
 800ac24:	f000 f81e 	bl	800ac64 <copysign>
 800ac28:	a307      	add	r3, pc, #28	; (adr r3, 800ac48 <scalbn+0xd0>)
 800ac2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2e:	e7e0      	b.n	800abf2 <scalbn+0x7a>
 800ac30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac34:	3236      	adds	r2, #54	; 0x36
 800ac36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac3e:	4620      	mov	r0, r4
 800ac40:	4629      	mov	r1, r5
 800ac42:	2200      	movs	r2, #0
 800ac44:	4b06      	ldr	r3, [pc, #24]	; (800ac60 <scalbn+0xe8>)
 800ac46:	e7b2      	b.n	800abae <scalbn+0x36>
 800ac48:	c2f8f359 	.word	0xc2f8f359
 800ac4c:	01a56e1f 	.word	0x01a56e1f
 800ac50:	8800759c 	.word	0x8800759c
 800ac54:	7e37e43c 	.word	0x7e37e43c
 800ac58:	43500000 	.word	0x43500000
 800ac5c:	ffff3cb0 	.word	0xffff3cb0
 800ac60:	3c900000 	.word	0x3c900000

0800ac64 <copysign>:
 800ac64:	ec51 0b10 	vmov	r0, r1, d0
 800ac68:	ee11 0a90 	vmov	r0, s3
 800ac6c:	ee10 2a10 	vmov	r2, s0
 800ac70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ac74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ac78:	ea41 0300 	orr.w	r3, r1, r0
 800ac7c:	ec43 2b10 	vmov	d0, r2, r3
 800ac80:	4770      	bx	lr
	...

0800ac84 <_init>:
 800ac84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac86:	bf00      	nop
 800ac88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac8a:	bc08      	pop	{r3}
 800ac8c:	469e      	mov	lr, r3
 800ac8e:	4770      	bx	lr

0800ac90 <_fini>:
 800ac90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac92:	bf00      	nop
 800ac94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac96:	bc08      	pop	{r3}
 800ac98:	469e      	mov	lr, r3
 800ac9a:	4770      	bx	lr
