<p><br/></p><p>See:</p><p>Architecture spec: <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.2+Docs" rel="nofollow">Arch Ncore 3.2 Docs - Engineering - Confluence (arteris.com)</a>  <strong>Rev 0.42</strong> Ncore SysCmd Architecture Specification</p><p>RTL micro-architecture spec: <a class="external-link" href="https://confluence.arteris.com/display/ENGR/System+Event+and+Coherency+Wrapper" rel="nofollow">System Event and Coherency Wrapper - Engineering - Confluence (arteris.com)</a></p><p><br/></p><p>(1) SysReq commands:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><thead><tr><th colspan="1" class="confluenceTh">Command</th><th style="text-align: left;" class="confluenceTh"><p>Opcode</p></th><th colspan="1" class="confluenceTh">Payload</th><th style="text-align: left;" class="confluenceTh"><p>Function</p></th><th colspan="1" class="confluenceTh">Implemented in RTL ?</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">SysReq NOP</td><td style="text-align: left;" class="confluenceTd">0x00</td><td colspan="1" class="confluenceTd">TimeStamp</td><td style="text-align: left;" class="confluenceTd">No function.</td><td colspan="1" class="confluenceTd">No. Because TimeStamp is removed from SysReq and SysRsp. </td></tr><tr><td colspan="1" class="confluenceTd">SysReq Attach</td><td colspan="1" class="confluenceTd">0x01</td><td colspan="1" class="confluenceTd"><p>TimeStamp</p><p>SysCoReq</p></td><td colspan="1" class="confluenceTd">Attach the requestor to the coherency domain.</td><td colspan="1" class="confluenceTd">Yes. Note: TimeStamp is removed from SysReq and SysRsp.</td></tr><tr><td colspan="1" class="confluenceTd">SysReq Detach</td><td colspan="1" class="confluenceTd">0x02</td><td colspan="1" class="confluenceTd"><p>TimeStamp</p><p>SysCoReq</p></td><td colspan="1" class="confluenceTd">Detach the requestor from the coherency domain.</td><td colspan="1" class="confluenceTd">Yes. Note: TimeStamp is removed from SysReq and SysRsp.</td></tr><tr><td colspan="1" class="confluenceTd">SysReq Event</td><td style="text-align: left;" class="confluenceTd">0x03</td><td colspan="1" class="confluenceTd"><p>TimeStamp</p><p>EventReq</p></td><td style="text-align: left;" class="confluenceTd">System Event.</td><td colspan="1" class="confluenceTd">Yes. Note: TmeStamp is removed from SysReq and SysRsp.</td></tr></tbody></table></div><p><br/></p><p>(2)</p><p>Architecture spec Table 5: SysCmd and SysRsp Command Status Field Encoding</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><thead><tr><th colspan="1" class="confluenceTh">Status type</th><th style="text-align: left;" class="confluenceTh"><p>cm_status[7:0]</p></th><th style="text-align: left;" class="confluenceTh"><p>Comments</p></th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">No error</td><td style="text-align: left;" class="confluenceTd">00_000_xx0</td><td style="text-align: left;" class="confluenceTd">No Operation performed - this may not be an error.</td></tr><tr><td colspan="1" class="confluenceTd">No error</td><td style="text-align: left;" class="confluenceTd">00_000_001</td><td style="text-align: left;" class="confluenceTd">Completion - Execution state machine is still running.</td></tr><tr><td colspan="1" class="confluenceTd">No error</td><td colspan="1" style="text-align: left;" class="confluenceTd">00_000_011</td><td colspan="1" style="text-align: left;" class="confluenceTd">Final - Execution state machine went to IDLE after sending this response.</td></tr><tr><td colspan="1" class="confluenceTd">No error</td><td colspan="1" class="confluenceTd">00_000_101/111</td><td colspan="1" class="confluenceTd">reserved (TBD)</td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td style="text-align: left;" class="confluenceTd"><p>01_000_xx0</p></td><td style="text-align: left;" class="confluenceTd"><p>No Operation performed - unit signals error.</p></td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td colspan="1" class="confluenceTd">01_000_001</td><td colspan="1" class="confluenceTd">Completion - with unknown error (conditions TBD).</td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td colspan="1" class="confluenceTd">01_000_011-110</td><td colspan="1" class="confluenceTd">Format Error - reserved</td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td colspan="1" class="confluenceTd">01_000_111</td><td colspan="1" class="confluenceTd">Unit is busy and cannot perform operation at this time.</td></tr></tbody></table></div><p><br/></p><p>RTL micro-architecture spec for Sys.Event Receiver:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><thead><tr><th colspan="1" class="confluenceTh">Status type</th><th style="text-align: left;" class="confluenceTh"><p>SysRsp cm_status[7:0]</p></th><th style="text-align: left;" class="confluenceTh"><p>Comments</p></th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">No error</td><td style="text-align: left;" class="confluenceTd">00_000_000</td><td style="text-align: left;" class="confluenceTd">SysRsp.Ok NoOperationPerformed for receiver disabled.</td></tr><tr><td colspan="1" class="confluenceTd">No error</td><td style="text-align: left;" class="confluenceTd">00_000_001</td><td style="text-align: left;" class="confluenceTd">SysRsp.Ok Busy for receiver busy.</td></tr><tr><td colspan="1" class="confluenceTd">No error</td><td colspan="1" style="text-align: left;" class="confluenceTd">00_000_011</td><td colspan="1" style="text-align: left;" class="confluenceTd">SysRsp.Ok OperationPerformed for event completion.</td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td style="text-align: left;" class="confluenceTd"><p>01_000_000</p></td><td style="text-align: left;" class="confluenceTd"><p>SysRsp.Error NoOperationPerformed for arrival error, or event timeout.</p></td></tr></tbody></table></div><p class="auto-cursor-target">RTL micro-architecture spec for Sys.Coh Receiver:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><thead><tr><th colspan="1" class="confluenceTh">Status type</th><th style="text-align: left;" class="confluenceTh"><p>SysRsp cm_status[7:0]</p></th><th style="text-align: left;" class="confluenceTh"><p>Comments</p></th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">No Error</td><td style="text-align: left;" class="confluenceTd">00_000_011</td><td style="text-align: left;" class="confluenceTd">SysRsp.Ok OperationPerformed for protocol completion.</td></tr><tr><td colspan="1" class="confluenceTd">Error</td><td style="text-align: left;" class="confluenceTd">01_000_000</td><td style="text-align: left;" class="confluenceTd">SysRsp.Error NoOperationPerformed for arrival error.</td></tr></tbody></table></div><p class="auto-cursor-target">(3)</p><p class="auto-cursor-target">Architecture spec Figure 1 SysCo Top Level Architecture shows</p><p class="auto-cursor-target">(a)IOAIU with ACE-Lite interfce has EventIn interface and the Sys.Event Sender.</p><p class="auto-cursor-target">However, during RTL microarchitecture spec review, Khaleel said this is not for Ncore 3.2 and wanted it to be removed from Ncore 3.2. So this is not implemented by RTL and Maestro.</p><p class="auto-cursor-target">(4)</p><p class="auto-cursor-target">The CSR with 4 bits for SysCo Engine at Initiator Agent is out-dated and should be updated with Khaleel's email that refines the control and status registers for SysCo.</p><p class="auto-cursor-target">Basically the control bit and status bits are separated: control bit added to the Transaction Control Register, status bits added to the Transaction Activity Register.</p><p class="auto-cursor-target">(5)</p><p class="auto-cursor-target">System Architecture spec defines the T register (a.k.a. the SnpCmd register) as below</p><p class="auto-cursor-target">&quot;&quot;&quot;</p><p class="auto-cursor-target">Internally, eachcoherency agent's SysCo engine shall implement:•At least one CSR with (at least) one bit T[i] to tracked each agent's state, where i is the unique ordinal index of the initiator agent in the ordered set of initiators as assigned by Maestro oT[i] == 0 indicates agentiis not actively participating in the coherency protocol and no transaction with that agent is allowed. oT[i] == 1 indicates the agentiis active and participating in the coherency protocol, snoop or DVM transactions may be issued.</p><p class="auto-cursor-target">&quot;&quot;&quot;</p><p class="auto-cursor-target">Ncore 3 System Architecture refers it as Caching Agent Snoop Enable register for DCE, and DVM Agent Snoop Enable register for DVE.</p><p class="auto-cursor-target">RTL microarchitecture spec defines them as:</p><p>&quot;&quot;&quot;&quot;</p><p>DVE Snoop Enable Register is a combo register comprising four 32-bit registers:  DVEUSER0, DVEUSER1, DVEUSER2, DVEUSER3 to support a system that has up to 128 AIUs.</p><p>The width of the DVE Snoop Enable Register is nAius (the number of AIUs in the system). Bit 0 is for AIU0, Bit 1 for AIU1, etc. Whether an AIU is DVM capable or not can be found by writing and reading the corresponding bit in the DVE Snoop Enable Register. If writing a 1 to the bit but reading back 0 from the bit, then the AIU associated with the bit is not DVM capable, and software can find out the NUnitId (Node Unit ID) of that AIU which is the bit position.</p><p>In the write bit mask, the number of bits set to 1 is nDVMAgents. (NOTE: nDVMAgents is less than or equal to nAius).</p><p>DVE uses the values in the array of dvm_aiu_n_unit_id (Node Unit IDs from DVM capable AIUs; connected to DVE as input port) to generate the write bit mask.</p><p><br/></p><p>DVE generates a target enable bit vector of width=nDVMAgents, by matching the dvm_n_unit_id_array (array length is nDVMAgents) with the corresponding bits in the DVE Snoop Enable Register.</p><p>The target enable bit vector is fed to the DVE protocol manager for snoop control: if the bit for a target is set, then snoop can be sent to that target, otherwise no snoop can be sent to that target.</p><p><br/></p><p>DCE Snoop Enable Register is a combo register comprising four 32-bit registers:  DCEUSER0, DCEUSER1, DCEUSER2, DCEUSER3 to support a system that has up to 128 AIUs.</p><p>The width of the DCE Snoop Enable Register is nAius (the number of AIUs in the system). Bit 0 is for AIU0, Bit 1 for AIU1, etc. Whether an AIU is DCE snoop capable or not can be found by writing and reading the corresponding bit in the DCE Snoop Enable Register. If writing a 1 to the bit but reading back 0 from the bit, then the AIU associated with the bit is not DCE snoop capable, and software can find out the NUnitId (Node Unit ID) of that AIU which is the bit position.</p><p>In the write bit mask, the number of bits set to 1 is nCachingAgents. (NOTE: nCachingAgents is less than or equal to nAius).</p><p>DCE uses the values in the array of ca_aiu_n_unit_id (Node Unit IDs from DCE snoop capable AIUs; connected to DCE as input port) to generate the write bit mask.</p><p><br/></p><p>DCE generates a target enable bit vector of width=nCachingAgents, by matching the ca_n_unit_id_array (array length is nCachingAgents) with the corresponding bits in the DCE Snoop Enable Register.</p><p>The target enable bit vector is fed to the DCE transaction manager for snoop control: if the bit for a target is set, then snoop can be sent to that target, otherwise no snoop can be sent to that target.</p><p class="auto-cursor-target">&quot;&quot;&quot;</p><p class="auto-cursor-target">(5)The System Architecture spec doesn't define the error logging/error interrupt/error handling, as such, no implementation in RTL.</p><p class="auto-cursor-target">(6)This is not a delta, rather this is a question:</p><p class="auto-cursor-target">As per Khaleel's email, there's is a control bit called &quot;EventDisable&quot; in the Transaction Control Register.</p><p class="auto-cursor-target">For Event Sender, what exactly does it mean by &quot;disables Event handling&quot;? Current RTL implementation: Event Sender terminates the event handling at the EventIn interface side, therefore never issues SysReq.Event message.</p><p class="auto-cursor-target">For Event Receiver, what exactly does it mean by &quot;disables Event handling&quot;? Current RTL implementation: Event Receiver terminates the event handling at the SMI interface side, therefore never signals it at EventOut interface side.</p><p><strong>TCR</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>EventDisable</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables Event handling (only applicable for blocks that have event handling else reserved)</p></td></tr></tbody></table></div><p class="auto-cursor-target">RTL currently uses it as below:</p><p class="auto-cursor-target">assign <span class="legacy-color-text-blue3">csr_sys_evt_receiver_enable = ~EventDisable;</span></p><p class="auto-cursor-target"><span class="legacy-color-text-blue3">assign csr_sys_evt_sender_enable = ~EventDisable;</span></p><p class="auto-cursor-target">(7) System Architecture is not yet updated to match the CSR register changes as described in Khaleel's email.</p><p class="auto-cursor-target">RTL implements the CSR registers as below after clarification with Khaleel:<br/><br/></p><p>xTCR and xTAR registers should be updated to support Event handling and SysCo.</p><p>Note that all Error related info will be moved to Ncore error registers</p><p>The two thresholds Event thereshold and the protocol threshold should use the same threshold as the general timeout threshold</p><p><br/></p><p>For CHI-AIU and IOAIU, their TCR (Transaction Control Register) and TAR (Transaction Activity Register) are updated with newly added bits.</p><p>For DCE, TCR is added (there was none before), and TAR doesn’t need to be updated because DCE is a SysCo receiver.</p><p>For DVE, no change because DVE does not have any Event sender nor receiver, and DVE is only a SysCo receiver.</p><p><br/></p><p>DCE:  DCEU<strong>TCR</strong><span> </span>@ address offset=0x40</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>EventDisable</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x1</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables Event handling (only applicable for blocks that have event handling else reserved)</p></td></tr></tbody></table></div><p>NOTE: I have to change the reset value of Event Disable to 0x1 to prevent DCE sending out ExMon events by default, which would cause our TB to flag a test failure.</p><p><br/></p><p>DCE:  DCEU<strong>TAR</strong><span> </span>@ address offset=0x44</p><p>  no change.</p><p><br/></p><p><br/></p><p>CHI-AIU: CAIU<strong>TCR</strong><span> </span>@ address offset=0x40</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>0</p></td><td style="text-align: left;" class="confluenceTd"><p>RDisable</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>This controls whether a new request can be accepted inside the AIU  (only applicable to AIUs. for blocks that do not have this control mark it as reserved)</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>1:3</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>EventDisable</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables Event handling (only applicable for blocks that have event handling else reserved)</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>7:5</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>8</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoDisable  </p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables sysco (only applicable for blocks that have sysco else reserved)</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>9</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoAttach</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Writing 1 to this bit when the status register bit SysCoAttached is 0 starts an attach sequence. Writing 0 to this bit when the status register bit SysCoAttached is 1 starts a detach sequence. NOTE: This control is an OR with the SysCo HW interface signal &quot;sysco_req&quot;.</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>31:10</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><p><br/></p><p><br/></p><p>CHI-AIU:  CAIU<strong>TAR</strong><span> </span>@ address offset=0x44</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>0</p></td><td style="text-align: left;" class="confluenceTd"><p>TransActv</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>This bit is set when AIU is performing any activity related to native agent transactions.</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>1:3</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoConnecting</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1 indicates that SysCo is in the process of connecting</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>5</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoAttached</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1 indicates that SysCo is Attached; 0 indicates it is detached</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>6</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoError</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1  Indicates Error was detected during previous or current SysCo event. This bit clears itself when the Sysco process triggers next time</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>31:7</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><p><br/></p><p><br/></p><p>IOAIU:   XAIUTCR @ address offset=0x40</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>0</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>1:3</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>EventDisable</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables Event handling (only applicable for blocks that have event handling else reserved)</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>7:5</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>8</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoDisable  </p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Setting this disables sysco (only applicable for blocks that have sysco else reserved)</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>9</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoAttach</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Writing 1 to this bit when the status register bit SysCoAttached is 0 starts an attach sequence. Writing 0 to this bit when the status register bit SysCoAttached is 1 starts a detach sequence. NOTE: This control is an OR with the SysCo HW interface signal &quot;sysco_req&quot; if present.</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>15:10</p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>17:16</p></td><td style="text-align: left;" class="confluenceTd"><p>TransOrderModeRd</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Field is only applicable to IOAIU currently this is located at 1:0 and needs to move to this location</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>19:18</p></td><td style="text-align: left;" class="confluenceTd"><p>TransOrderModeWR</p></td><td style="text-align: left;" class="confluenceTd"><p>R/W</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>Field is only applicable to IOAIU currently this is located at 1:0 and needs to move to this location</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>31:20</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><p><br/></p><p><br/></p><p>IOAIU  XAIUTAR @ address offset=0x44</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>Bits</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Name</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Access</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Reset</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>0</p></td><td style="text-align: left;" class="confluenceTd"><p>TransActv</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>This bit is set when AIU is performing any activity related to native agent transactions.</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>1:3</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>4</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoConnecting</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1 indicates that SysCo is in the process of connecting</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>5</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoAttached</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1 indicates that SysCo is Attached; 0 indicates it is detached</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>6</p></td><td style="text-align: left;" class="confluenceTd"><p>SysCoError</p></td><td style="text-align: left;" class="confluenceTd"><p>RO</p></td><td style="text-align: left;" class="confluenceTd"><p>0x0</p></td><td style="text-align: left;" class="confluenceTd"><p>1  Indicates Error was detected during previous or current SysCo event. This bit clears itself when the Sysco process triggers next time</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><p>31:7</p></td><td style="text-align: left;" class="confluenceTd"><p>Reserved</p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><p><br/></p><p>(8)Event Sender has an additional input &quot;EventInTarget&quot; bit vector for the EventIn interface. This does not exist in the architecture spec.</p><p>DCE that has a SysCoh Receiver and SysEvent Sender. DCE uses the SysCoh Receiver output &quot;snoop_enables&quot; to drive the SysEvent Sender's input &quot;EventInTarget&quot;, so that DCE will not send any ExMon event to the target AIUs that have been detached from the coherency domain.</p>