/* *****************************************************************************
 * File: test.v
 * Author: Ofer Shacham
 * 
 * Description:
 * simple test bench for template
 * 
 *
 * Change bar:
 * -----------
 * Date                  Author     Description
 * Apr 3, 2010  shacham  initial version
 *  
 * 
 * ****************************************************************************/

////////////////////////////// IMPORTANT MESSAGE: //////////////////////////////
// Note that programs are written using object oriented programming. They
// are closer to software than to hardware. There is therefore no real need
// in a genesis type parameterization.
////////////////////////////////////////////////////////////////////////////////

program automatic `mname`(interface ifc);
    
typedef enum logic [1:0] {io_ctrl = 2'b01, cfg_ctrl = 2'b10} tile_id;

    // some variables to control the test
    int                                                     seed;
    int                                                     rnd0;
    int                 fd;
    int                 config_count=0;
    enum {reading, writing, other, glb_reading, glb_writing, glb_sram_reading, glb_sram_writing} state = other; 
    enum {axi4, jtag} gc_interface = jtag; 
    // Instantiate a jtag driver
    //; my $jtag_drvr_obj = generate_base('JTAGDriver', 'jdrv');
    //; my $axi_drvr_obj = generate_base('axi_driver', 'axi_driver');
    `$jtag_drvr_obj->instantiate`;
    `$axi_drvr_obj->instantiate`;

//;    my $config_addr_width = parameter(name => 'config_addr_width', val=>32);
//;    my $config_data_width = parameter(name => 'config_data_width', val=>32);
//;    my $axi_addr_width = parameter(Name=>'axi_addr_width',val=>12);
    jtag_regfile_trans_t jtag_trans;
    axi_trans_t axi_trans;

    localparam
        AXI_ADDR_TEST_REG               = `$axi_addr_width`'h000,
        AXI_ADDR_GLOBAL_RESET           = `$axi_addr_width`'h004,
        AXI_ADDR_STALL                  = `$axi_addr_width`'h008,
        AXI_ADDR_SOFT_RESET_DELAY       = `$axi_addr_width`'h010,
        AXI_ADDR_RD_DELAY_REG           = `$axi_addr_width`'h00c,
        AXI_ADDR_CGRA_START             = `$axi_addr_width`'h014,
        AXI_ADDR_CGRA_AUTO_RESTART      = `$axi_addr_width`'h018,
        AXI_ADDR_CONFIG_START           = `$axi_addr_width`'h01c,
        AXI_ADDR_IER                    = `$axi_addr_width`'h020,
        AXI_ADDR_ISR                    = `$axi_addr_width`'h024,
        AXI_ADDR_CGRA_SOFT_RESET_EN     = `$axi_addr_width`'h028,
        AXI_ADDR_CGRA_CONFIG_ADDR       = `$axi_addr_width`'h02c,
        AXI_ADDR_CGRA_CONFIG_DATA       = `$axi_addr_width`'h030,
        AXI_ADDR_GLB_SRAM_CONFIG_ADDR   = `$axi_addr_width`'h034,
        AXI_ADDR_GLB_SRAM_CONFIG_DATA   = `$axi_addr_width`'h038;

    //Property assertion
    assert property (!(top.dut.read && top.dut.write)) else $error("read and write both asserted");
    assert property (!((state==reading) && (top.dut.write))) else $error("write asserted while reading");
    assert property (!((state==glb_reading) && (top.dut.glb_write))) else $error("glb write asserted while glb reading");
    assert property (!((state==glb_sram_reading) && (top.dut.glb_sram_write))) else $error("glb sram write asserted while glb sram reading");
    assert property (!((state==writing) && (top.dut.read))) else $error("read asserted while writing");
    assert property (!((state==glb_writing) && (top.dut.glb_read))) else $error("glb read asserted while glb writing");
    assert property (!((state==glb_sram_writing) && (top.dut.glb_sram_read))) else $error("glb sram read asserted while glb sram writing");
    assert property (!((state==other) && (top.dut.read | top.dut.write))) else $error("r/w asserted while not doing either");
    
    //Add assertions for read sequence
    //At some point during the read, the output address must equal the input address
    //and the read signal must be asserted
    sequence begin_read;
           ~(state==reading) ##1 (state==reading);
    endsequence
    
    sequence assert_read;
           ##[0:400] ((state==reading) && (top.dut.read==1)
           && (((gc_interface==axi4) && (top.dut.config_addr_out==top.dut.int_cgra_config_addr))
           || ((gc_interface==jtag) && (top.dut.config_addr_out==jtag_trans.addr))));
    endsequence
    
    property correct_read;
           @(posedge ifc.Clk)
           begin_read |-> assert_read;
    endproperty
       
    assert property(correct_read) else $error("incorrect read sequence");
    
    //Add assertions for write sequence
    //At some point during the write, the output address must equal the input address,
    //output data must equal input data, and the write signal must be asserted
    sequence begin_write;
           ~(state==writing) ##1 (state==writing);
    endsequence
    
    sequence assert_write;
           ##[0:800] ((state==writing) && (top.dut.write==1)
           && (((gc_interface==jtag) && (top.dut.config_addr_out==jtag_trans.addr) && (top.dut.config_data_out==jtag_trans.data_in))
           || ((gc_interface==axi4) && (top.dut.config_addr_out==top.dut.int_cgra_config_addr) && (top.dut.config_data_out==axi_trans.data_in))));
    endsequence
    
    property correct_write;
           @(posedge ifc.Clk)
           begin_write |-> assert_write;
    endproperty
       
    assert property(correct_write) else $error("incorrect write sequence");
    
    //Add assertions for glb read sequence
    //At some point during the read, the output address must equal the input address
    //and the read signal must be asserted
    sequence begin_glb_read;
           ~(state==glb_reading) ##1 (state==glb_reading);
    endsequence
    
    sequence assert_glb_read;
           ##[0:400] ((state==glb_reading) && (top.dut.glb_read==1)
           && (((gc_interface==jtag) && (top.dut.glb_config_addr_out==jtag_trans.addr))
           || ((gc_interface==axi4) && (top.dut.glb_config_addr_out==axi_trans.addr))));
    endsequence
    
    property correct_glb_read;
           @(posedge ifc.Clk)
           begin_glb_read |-> assert_glb_read;
    endproperty
       
    assert property(correct_glb_read) else $error("incorrect glb read sequence");

    //Add assertions for glb write sequence
    //At some point during the write, the output address must equal the input address,
    //output data must equal input data, and the write signal must be asserted
    sequence begin_glb_write;
           ~(state==glb_writing) ##1 (state==glb_writing);
    endsequence
    
    sequence assert_glb_write;
           ##[0:800] ((state==glb_writing) && (top.dut.glb_write==1)
           && (((gc_interface==jtag) && (top.dut.glb_config_addr_out==jtag_trans.addr) && (top.dut.glb_config_data_out==jtag_trans.data_in))
           || ((gc_interface==axi4) && (top.dut.glb_config_addr_out==axi_trans.addr) && (top.dut.glb_config_data_out==axi_trans.data_in))));
    endsequence
    
    property correct_glb_write;
           @(posedge ifc.Clk)
           begin_glb_write |-> assert_glb_write;
    endproperty
       
    assert property(correct_glb_write) else $error("incorrect glb write sequence");

    sequence begin_glb_sram_read;
           ~(state==glb_sram_reading) ##1 (state==glb_sram_reading);
    endsequence
    
    sequence assert_glb_sram_read;
           ##[0:400] ((state==glb_sram_reading) && (top.dut.glb_sram_read==1) 
           && (((gc_interface==jtag) && (top.dut.glb_sram_config_addr_out==jtag_trans.addr))
           || ((gc_interface==axi4) && (top.dut.glb_sram_config_addr_out==top.dut.int_glb_sram_config_addr))));
    endsequence
    
    property correct_glb_sram_read;
           @(posedge ifc.Clk)
           begin_glb_sram_read |-> assert_glb_sram_read;
    endproperty
       
    assert property(correct_glb_sram_read) else $error("incorrect glb read sequence");

    //Add assertions for glb write sequence
    //At some point during the write, the output address must equal the input address,
    //output data must equal input data, and the write signal must be asserted
    sequence begin_glb_sram_write;
           ~(state==glb_sram_writing) ##1 (state==glb_sram_writing);
    endsequence
    
    sequence assert_glb_sram_write;
           ##[0:800] ((state==glb_sram_writing) && (top.dut.glb_sram_write==1)
           && (((gc_interface==jtag) && (top.dut.glb_sram_config_addr_out==jtag_trans.addr) && (top.dut.glb_sram_config_data_out==jtag_trans.data_in))
           || ((gc_interface==axi4) && (top.dut.glb_sram_config_addr_out==top.dut.int_glb_sram_config_addr) && (top.dut.glb_sram_config_data_out==axi_trans.data_in))));
    endsequence
    
    property correct_glb_sram_write;
           @(posedge ifc.Clk)
           begin_glb_sram_write |-> assert_glb_sram_write;
    endproperty
       
    assert property(correct_glb_sram_write) else $error("incorrect glb write sequence");

    // run_test task
    task run_test; begin
    logic [`$config_addr_width-1`:0] addr;
    logic [`$config_data_width-1`:0] data;

    jdrv.ReadID(jtag_trans);
    
    // initialization of structs:
    jtag_trans.domain = sc_domain;
    jtag_trans.addr = `$config_addr_width`'d1;
    jtag_trans.op = write;
    jtag_trans.data_out = '0;
    
    @(posedge ifc.Clk);
    switch_clk(0); // Switch to slow clk

    @(posedge ifc.Clk);
    switch_clk(1); // Switch to fast clk

    
    @(posedge ifc.Clk);
    write_gc_reg(wr_rd_delay_reg, 32'd10);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.rd_delay_reg,jtag_trans.data_in); 

    @(posedge ifc.Clk);
    write_config();

    @(posedge ifc.Clk);
    read_config(); 
    
    @(posedge ifc.Clk);
    write_gc_reg(wr_delay_sel_reg, 32'b1);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.delay_sel, jtag_trans.data_in);
    
    @(posedge ifc.Clk);
    read_gc_reg(rd_delay_sel_reg);
    check_register(top.dut.delay_sel, jtag_trans.data_out);

    @(posedge ifc.Clk);
    write_gc_reg(wr_rd_delay_reg, 32'd10);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.rd_delay_reg,jtag_trans.data_in); 

    @(posedge ifc.Clk);
    read_config(); 
    
    @(posedge ifc.Clk);
    read_gc_reg(rd_rd_delay_reg);
    check_register(top.dut.rd_delay_reg,jtag_trans.data_out);   

    @(posedge ifc.Clk);
    read_config();
    
    @(posedge ifc.Clk);
    switch_clk(1); // Switch to fast clk
 
    @(posedge ifc.Clk);
    read_gc_reg(read_clk_domain);
    check_register(top.dut.sys_clk_activated,jtag_trans.data_out);

    @(posedge ifc.Clk);
    switch_clk(0); // Switch to slow clock
 
    @(posedge ifc.Clk);
    read_gc_reg(read_clk_domain);
    check_register(top.dut.sys_clk_activated,jtag_trans.data_out);
    
    @(posedge ifc.Clk);
    write_gc_reg(wr_delay_sel_reg,32'b10);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.delay_sel,jtag_trans.data_in);

    @(posedge ifc.Clk);
    switch_clk(1); //switch to fast clock 

    @(posedge ifc.Clk);
    read_gc_reg(read_clk_domain);
    check_register(top.dut.sys_clk_activated,jtag_trans.data_out);
    
    @(posedge ifc.Clk);
    write_gc_reg(write_stall,32'hF);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.cgra_stalled,jtag_trans.data_in);
    
    @(posedge ifc.Clk);
    read_gc_reg(read_stall);
    check_register(top.dut.cgra_stalled,jtag_trans.data_out);
    
    @(posedge ifc.Clk);
    jtag_trans.op = advance_clk;
    jtag_trans.data_in = 32'd6;
    jtag_trans.addr = 32'b1010;
    jtag_trans.done = 0;
    jdrv.Send(jtag_trans);
    $fdisplay(fd,"%t: %m: Trans 6 (advance_clk):  Address to GC=%d, Data to GC=%d",    
            $time, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra,1);
    //TODO: TEST CLOCK ADVANCE
 
    @(posedge ifc.Clk);
    write_gc_reg(write_stall,32'd0);
    check_register(top.dut.cgra_stalled,jtag_trans.data_in);    
    
    @(posedge ifc.Clk);
    read_config();
 
    @(posedge ifc.Clk);
    read_gc_reg(wr_A050);
    check_register(32'hA050,jtag_trans.data_out);
    

    @(posedge ifc.Clk);
    write_gc_reg(wr_TST, 32'd123);
    repeat(2) jdrv.Next_tck();
    check_register(top.dut.TST,jtag_trans.data_in);
 
    @(posedge ifc.Clk);
    read_gc_reg(rd_TST);
    check_register(top.dut.TST,jtag_trans.data_out);   
    
    @(posedge ifc.Clk);
    jtag_trans.op = global_reset;
    jtag_trans.data_in = 32'd50;
    jtag_trans.done = 0;
    jdrv.Send(jtag_trans);
    $fdisplay(fd,"%t: %m: Trans 14 (global_reset):  Address to GC=%d, Data to GC=%d",  
            $time, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra);
    check_register(top.dut.reset_out,1);
    //TODO: CHECK RESET ASSERTION LENGTH

    @(posedge ifc.Clk);
    write_glb_config(32'd1234, 32'd5678);

    @(posedge ifc.Clk);
    read_glb_config(32'd1234);

    @(posedge ifc.Clk);
    write_glb_sram_config(32'd9876, 32'd5432);

    @(posedge ifc.Clk);
    read_glb_sram_config(32'd9876);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_START, 1);
    check_register(top.dut.int_cgra_start, 1);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_START, 0);
    check_register(top.dut.int_cgra_start, 0);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_START, 1);
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) jdrv.Next_tck();
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) jdrv.Next_tck();
    check_register(top.dut.int_cgra_start, 0);

    @(posedge ifc.Clk);
    read_cgra_ctrl_reg(AXI_ADDR_CGRA_START);
    check_register(top.dut.int_cgra_start, jtag_trans.data_out);   

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_AUTO_RESTART, 1);
    check_register(top.dut.int_cgra_auto_restart, 1);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_START, 1);
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) jdrv.Next_tck();
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) jdrv.Next_tck();
    // it auto starts.
    check_register(top.dut.int_cgra_start, 1);

    repeat(10) jdrv.Next_tck();
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) jdrv.Next_tck();
    check_register(top.dut.int_cgra_start, 0);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_AUTO_RESTART, 1);
    check_register(top.dut.int_cgra_auto_restart, 1);

    @(posedge ifc.Clk);
    read_cgra_ctrl_reg(AXI_ADDR_CGRA_AUTO_RESTART);
    check_register(top.dut.int_cgra_auto_restart, jtag_trans.data_out);   

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_AUTO_RESTART, 0);
    check_register(top.dut.int_cgra_auto_restart, 0);

    @(posedge ifc.Clk);
    read_cgra_ctrl_reg(AXI_ADDR_CGRA_AUTO_RESTART);
    check_register(top.dut.int_cgra_auto_restart, jtag_trans.data_out);   

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CONFIG_START, 1);
    check_register(top.dut.int_config_start, 1);

    @(posedge ifc.Clk);
    read_cgra_ctrl_reg(AXI_ADDR_CONFIG_START);
    check_register(top.dut.int_config_start, jtag_trans.data_out);   

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CONFIG_START, 0);
    check_register(top.dut.int_config_start, 0);

    @(posedge ifc.Clk);
    read_cgra_ctrl_reg(AXI_ADDR_CONFIG_START);
    check_register(top.dut.int_config_start, jtag_trans.data_out);   

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CONFIG_START, 1);
    check_register(top.dut.int_config_start, 1);

    repeat(10) jdrv.Next_tck();
    ifc.config_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.config_done_pulse = 0;
    repeat(10) jdrv.Next_tck();
    check_register(top.dut.int_config_start, 0);

    // cgra_done interrupt enable
    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_IER, 1);
    check_register(top.dut.int_ier, 1);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CGRA_START, 1);
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(20) jdrv.Next_tck();
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(20) jdrv.Next_tck();
    check_register(top.dut.int_cgra_start, 0);

    // Toggle ISR
    check_register(top.dut.int_isr[0], 1);
    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_ISR, 1);
    check_register(top.dut.int_isr[0], 0);

    // config_done interrupt enable
    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_IER, 2);
    check_register(top.dut.int_ier[1], 1);

    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_CONFIG_START, 1);
    check_register(top.dut.int_config_start, 1);

    // Check whether config_start is cleared on config_done_pulse
    repeat(20) jdrv.Next_tck();
    ifc.config_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.config_done_pulse = 0;
    repeat(20) jdrv.Next_tck();
    check_register(top.dut.int_config_start, 0);
    check_register(top.dut.interrupt, 1);

    // Toggle ISR
    check_register(top.dut.int_isr[1], 1);
    @(posedge ifc.Clk);
    write_cgra_ctrl_reg(AXI_ADDR_ISR, 2);
    check_register(top.dut.int_isr[1], 0);

    // AXI4 testing starts
    // axi4 config write
    @(posedge ifc.Clk);
    axi_write_config(32'hF0F0F000, 32'hF0F0F0F0);

    @(posedge ifc.Clk);
    axi_write_config(32'h1234, 32'h5678);

    // axi4 config read
    @(posedge ifc.Clk);
    axi_read_config(32'hFFFFFF00, 32'hFFFFFFFF);

    // axi4 glb config write
    @(posedge ifc.Clk);
    axi_write_glb_config(io_ctrl, 0, 4, 1);

    // axi4 glb config write
    @(posedge ifc.Clk);
    axi_write_glb_config(cfg_ctrl, 7, 3, 32'b1111);

    // axi4 glb config read
    @(posedge ifc.Clk);
    axi_read_glb_config(io_ctrl, 0, 4, 1);

    // axi4 glb sram config write
    @(posedge ifc.Clk);
    axi_write_glb_sram_config(32'd1234, 32'd2345);

    // axi4 glb sram config read
    @(posedge ifc.Clk);
    axi_read_glb_sram_config(32'd9876, 32'd2345);

    // axi4 write_TST
    @(posedge ifc.Clk);
    axi_write(axi_tst, 32'd1234);
    check_register(top.dut.TST, axi_trans.data_in);

    // axi4 read_TST
    @(posedge ifc.Clk);
    axi_read(axi_tst);
    check_register(top.dut.TST, axi_trans.data_out);

    // axi4 write_rd_delay
    @(posedge ifc.Clk);
    axi_write(axi_rd_delay, 32'd50);
    check_register(top.dut.rd_delay_reg, axi_trans.data_in);

    // axi4 read_rd_delay
    @(posedge ifc.Clk);
    axi_read(axi_rd_delay);
    check_register(top.dut.rd_delay_reg, axi_trans.data_out);

    // axi4 config read
    @(posedge ifc.Clk);
    axi_read_config(32'hFFFFFF00, 32'hFFFFFFFF);

    // axi4 write_reset
    @(posedge ifc.Clk);
    axi_write(axi_reset, 20);

    // axi4 write_cgra_start
    @(posedge ifc.Clk);
    axi_write(axi_cgra_start, 1);
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) @(posedge ifc.Clk);
    check_register(top.dut.int_cgra_start, 0);

    // axi4 write_cgra_soft_reset_en
    @(posedge ifc.Clk);
    axi_write(axi_cgra_soft_reset_en, 1);
    check_register(top.dut.int_cgra_soft_reset_en, 1);

    // axi4 write_cgra_soft_reset_en
    @(posedge ifc.Clk);
    axi_write(axi_soft_reset_delay, 4);
    check_register(top.dut.int_soft_reset_delay, 4);

    // axi4 write_ier
    @(posedge ifc.Clk);
    axi_write(axi_ier, 2'b01);
    check_register(top.dut.int_ier, 2'b01);

    // axi4 write_cgra_auto_restart
    @(posedge ifc.Clk);
    axi_write(axi_cgra_auto_restart, 1);
    check_register(top.dut.int_cgra_auto_restart, 1);

    // axi4 write_cgra_start
    @(posedge ifc.Clk);
    axi_write(axi_cgra_start, 1);
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) @(posedge ifc.Clk);
    // auto restart
    check_register(top.dut.int_cgra_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.cgra_done_pulse = 0;
    repeat(10) @(posedge ifc.Clk);
    check_register(top.dut.int_cgra_start, 0);

    // Toggle ISR
    check_register(top.dut.int_isr[0], 1);
    @(posedge ifc.Clk);
    axi_write(axi_isr, 1);
    check_register(top.dut.int_isr[0], 0);

    // axi4 write_config_start
    @(posedge ifc.Clk);
    axi_write(axi_config_start, 1);
    check_register(top.dut.int_config_start, 1);

    // Check whether cgra_start is cleared on cgra_done_pulse
    repeat(10) @(posedge ifc.Clk);
    ifc.config_done_pulse = 1;
    @(posedge ifc.Clk);
    ifc.config_done_pulse = 0;
    repeat(10) @(posedge ifc.Clk);
    check_register(top.dut.int_config_start, 0);

    repeat(50) jdrv.Next_tck();
    end
    endtask // run_test


    /****************************************************************************
       * Control the simulation
       * *************************************************************************/
    initial begin
        $display("%t:\t********************Loading Arguments***********************",$time);
        init_test;
        fd = $fopen("test.log","w");
        
        $display("%t:\t*************************START*****************************",$time);
        @(negedge ifc.Reset);
        repeat (10) @(posedge ifc.Clk);
        run_test;
        repeat (10) @(posedge ifc.Clk);
        $display("%t:\t*************************FINISH****************************",$time);
        $fclose(fd);
        $finish(2);
    end
    
    task write_config();
    begin
        state = writing;
        gc_interface = jtag;
        jtag_trans.op = write;
        jtag_trans.addr = $urandom_range((2 ** `$config_addr_width`)-1);
        jtag_trans.data_in = $urandom_range((2 ** `$config_data_width`)-1);
        jtag_trans.done = 0;
        config_count++;
        jdrv.Send(jtag_trans);
        $fdisplay(fd,"%t: %m: Trans %d (Write):    Address to GC=%d, Data to GC=%d",  
            $time, config_count,ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra);
        @(posedge ifc.Clk);
        state = other;
    end
    endtask //write_config
       
    task read_config();
    begin
        state = reading;
        gc_interface = jtag;
        jtag_trans.op = read;
        jtag_trans.addr = $urandom_range((2 ** `$config_addr_width`)-1);
        jtag_trans.data_in = $urandom_range((2 ** `$config_data_width`)-1);
        jtag_trans.done = 0;
        ifc.config_data_cgra2gc = $urandom_range((2 ** `$config_data_width`)-1);
        jdrv.Send(jtag_trans);
        config_count++;
        jtag_trans = jdrv.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (Read):  Address to GC=%d, Data to GC=%d, Data from CGRA=%d, Data Read=%d",  
            $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra, top.dut.config_data_in, jtag_trans.data_out);
        state = other;
    end
    endtask //read_config
    
    task switch_clk(int data_in);
    begin
        gc_interface = jtag;
        jtag_trans.op = switch_clk;
        jtag_trans.data_in = data_in;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (sys_clk_switch):    Address to GC=%d, Data to GC=%d",  
                  $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra);
        repeat(2) jdrv.Next_tck();
        check_register(top.dut.clk_switch_request,jtag_trans.data_in);
        repeat(100) jdrv.Next_tck();
        repeat(200) begin
            jdrv.Next_tck();
            // TODO: This assertion is not working correctly
            if(data_in==1)
                assert(top.dut.clk_out == top.dut.clk_in); //make sure we've actually switched to the fast clk;
            else if(data_in==0)
                assert(top.dut.clk_out == top.dut.tck); //make sure we've actually switched to the fast clk;
            end
    end
    endtask //switch clk
    
    task read_gc_reg(regfile_op_t op);
    begin
        gc_interface = jtag;
        jtag_trans.op = op;
        jtag_trans.data_out = 0;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        jtag_trans = jdrv.GetResult();
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (read_gc_reg):  Address to GC=%d, Data to GC=%d, Data out from GC=%d",  
                  $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra, jtag_trans.data_out);
    end
    endtask //read_gc_reg
    
    task write_gc_reg(regfile_op_t op,int data_in);
    begin
        gc_interface = jtag;
        jtag_trans.op = op;
        jtag_trans.data_out = 0;
        jtag_trans.data_in = data_in;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (write_gc_reg):  Address to GC=%d, Data to GC=%d, Data out from GC=%d",  
                  $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra, jtag_trans.data_out);
    end
    endtask //write_gc_reg
 
    task write_glb_config(int addr, int data_in);
    begin
        gc_interface = jtag;
        state = glb_writing;
        jtag_trans.op = glb_write_config;
        jtag_trans.data_out = 0;
        jtag_trans.addr = addr;
        jtag_trans.data_in = data_in;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (write_glb_config):  Address to GC=%d, Data to GC=%d, Data out from GC=%d",  
                  $time, config_count, ifc.glb_config_addr_gc2cgra, ifc.glb_config_data_gc2cgra, jtag_trans.data_out);
        state = other;
    end
    endtask //write_glb_config

    task read_glb_config(int addr);
    begin
        state = glb_reading;
        gc_interface = jtag;
        jtag_trans.op = glb_read_config;
        jtag_trans.addr = addr;
        jtag_trans.done = 0;
        ifc.glb_config_data_cgra2gc = $urandom_range((2 ** `$config_data_width`)-1);
        jdrv.Send(jtag_trans);
        config_count++;
        jtag_trans = jdrv.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (read_glb_config):  Address to GC=%d, Data to GC=%d, Data from CGRA=%d, Data Read=%d",  
                  $time, config_count, ifc.glb_config_addr_gc2cgra, ifc.glb_config_data_gc2cgra, top.dut.glb_config_data_in, jtag_trans.data_out);
        state = other;
    end
    endtask //read_glb_config
    
    task write_glb_sram_config(int addr, int data_in);
    begin
        gc_interface = jtag;
        state = glb_sram_writing;
        jtag_trans.op = glb_sram_write_config;
        jtag_trans.data_out = 0;
        jtag_trans.addr = addr;
        jtag_trans.data_in = data_in;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (write_glb_sram_config):  Address to GC=%d, Data to GC=%d, Data out from GC=%d",  
                  $time, config_count, ifc.glb_sram_config_addr_gc2cgra, ifc.glb_sram_config_data_gc2cgra, jtag_trans.data_out);
        state = other;
    end
    endtask //write_glb_sram_config

    task read_glb_sram_config(int addr);
    begin
        state = glb_sram_reading;
        gc_interface = jtag;
        jtag_trans.op = glb_sram_read_config;
        jtag_trans.addr = addr;
        jtag_trans.done = 0;
        ifc.glb_sram_config_data_cgra2gc = $urandom_range((2 ** `$config_data_width`)-1);
        jdrv.Send(jtag_trans);
        config_count++;
        jtag_trans = jdrv.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (read_glb_sram_config):  Address to GC=%d, Data to GC=%d, Data from CGRA=%d, Data Read=%d",  
                  $time, config_count, ifc.glb_sram_config_addr_gc2cgra, ifc.glb_sram_config_data_gc2cgra, top.dut.glb_sram_config_data_in, jtag_trans.data_out);
        state = other;
    end
    endtask //read_glb_sram_config

    task write_cgra_ctrl_reg(int addr, int data_in);
    begin
        gc_interface = jtag;
        jtag_trans.op = cgra_ctrl_write;
        jtag_trans.data_out = 0;
        jtag_trans.addr = addr;
        jtag_trans.data_in = data_in;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        $fdisplay(fd,"%t: %m: Trans %d (write_cgra_ctrl_reg):  Address to GC=%d, Data to GC=%d, Data out from GC=%d",  
                  $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra, jtag_trans.data_out);
    end
    endtask //write_cgra_ctrl_reg

    task read_cgra_ctrl_reg(int addr);
    begin
        gc_interface = jtag;
        jtag_trans.op = cgra_ctrl_read;
        jtag_trans.addr = addr;
        jtag_trans.done = 0;
        jdrv.Send(jtag_trans);
        config_count++;
        jtag_trans = jdrv.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (read_cgra_ctrl_reg):  Address to GC=%d, Data to GC=%d, Data from CGRA=%d, Data Read=%d",  
                  $time, config_count, ifc.config_addr_gc2cgra, ifc.config_data_gc2cgra, top.dut.config_data_in, jtag_trans.data_out);
        state = other;
    end
    endtask //read_cgra_ctrl_reg

    task axi_write_config(int addr, int data);
    begin
        gc_interface = axi4;
        state = writing;
        config_count++;
        // first write to cgra_config_addr register
        axi_trans.addr = axi_cgra_config_addr;
        axi_trans.data_in = addr;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);

        axi_trans.addr = axi_cgra_config_data;
        axi_trans.data_in = data;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4 write):  Address to CGRA=%d, Data to CGRA=%d",  
            $time, config_count, ifc.AWADDR, ifc.WDATA);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task axi_read_config(int addr, int data);
    begin
        gc_interface = axi4;
        state = reading;
        config_count++;
        ifc.config_data_cgra2gc = data; //$urandom_range((2 ** `$config_data_width`)-1);

        axi_trans.addr = axi_cgra_config_addr;
        axi_trans.data_in = addr;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);

        axi_trans.addr = axi_cgra_config_data;
        axi_driver.axi_read(axi_trans.addr);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4 Read):  Address to CGRA=%d, Data from CGRA=%d, Data Read=%d",  
            $time, config_count, ifc.ARADDR, top.dut.config_data_in, axi_trans.data_out);
        repeat (500) @(posedge ifc.Clk); 
        assert(top.dut.config_data_in == axi_trans.data_out);
        state = other;
    end
    endtask

    task axi_write_glb_config(tile_id _tile, bit[3:0] _feature, bit[3:0] _reg, int data);
    begin
        gc_interface = axi4;
        state = glb_writing;
        axi_trans.addr = {{_tile}, {_feature}, {_reg}, {2'b00}};
        axi_trans.data_in = data;
        config_count++;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4 glb write):  Address to CGRA=%d, Data to CGRA=%d",  
            $time, config_count, ifc.AWADDR, ifc.WDATA);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task axi_read_glb_config(tile_id _tile, bit[3:0] _feature, bit[3:0] _reg, int data);
    begin
        gc_interface = axi4;
        state = glb_reading;
        config_count++;
        ifc.glb_config_data_cgra2gc = data; //$urandom_range((2 ** `$config_data_width`)-1);
        axi_trans.addr = {{_tile}, {_feature}, {_reg}, {2'b00}};
        axi_driver.axi_read(axi_trans.addr);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4 glb Read):  Address to CGRA=%d, Data from CGRA=%d, Data Read=%d",  
            $time, config_count, ifc.ARADDR, top.dut.glb_config_data_in, axi_trans.data_out);
        repeat (500) @(posedge ifc.Clk); 
        assert(top.dut.glb_config_data_in == axi_trans.data_out);
        state = other;
    end
    endtask

    task axi_write_glb_sram_config(int addr, int data);
    begin
        gc_interface = axi4;
        state = glb_sram_writing;
        config_count++;
        axi_trans.addr = axi_glb_sram_config_addr;
        axi_trans.data_in = addr;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);

        axi_trans.addr = axi_glb_sram_config_data;
        axi_trans.data_in = data;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4 glb SRAM write):  Address to CGRA=%d, Data to CGRA=%d",  
            $time, config_count, ifc.AWADDR, ifc.WDATA);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task axi_read_glb_sram_config(int addr, int data);
    begin
        gc_interface = axi4;
        state = glb_sram_reading;
        config_count++;
        ifc.glb_sram_config_data_cgra2gc = data; //$urandom_range((2 ** `$config_data_width`)-1);

        axi_trans.addr = axi_glb_sram_config_addr;
        axi_trans.data_in = addr;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);

        axi_trans.addr = axi_glb_sram_config_data;
        axi_driver.axi_read(axi_trans.addr);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (AXI4glb SRAM  Read):  Address to CGRA=%d, Data from CGRA=%d, Data Read=%d",  
            $time, config_count, ifc.ARADDR, top.dut.glb_sram_config_data_in, axi_trans.data_out);
        assert(top.dut.glb_sram_config_data_in == axi_trans.data_out);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task axi_write(int addr, int data);
    begin
        gc_interface = axi4;
        config_count++;
        axi_trans.addr = addr;
        axi_trans.data_in = data;
        axi_driver.axi_write(axi_trans.addr, axi_trans.data_in);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (write_gc_reg):  Address to CGRA=%d, Data to CGRA=%d",  
            $time, config_count, ifc.AWADDR, ifc.WDATA);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task axi_read(int addr);
    begin
        gc_interface = axi4;
        config_count++;
        axi_trans.addr = addr;
        axi_driver.axi_read(axi_trans.addr);
        axi_trans = axi_driver.GetResult();
        $fdisplay(fd,"%t: %m: Trans %d (write_gc_reg):  Address to CGRA=%d, Data to CGRA=%d",  
            $time, config_count, ifc.AWADDR, ifc.WDATA);
        repeat (500) @(posedge ifc.Clk); 
        state = other;
    end
    endtask

    task init_test();
    begin
        // read user input
        //ProcessArgs();
        rnd0 = $random(seed); // initial the random number generator
        
        // init the environment
        jdrv = new(ifc);
        jdrv.Zero();

        axi_driver = new(ifc);
        axi_driver.Reset();
        
        //ZERO out any inputs to the DUT
        ifc.config_data_cgra2gc = '0;
        ifc.glb_config_data_cgra2gc = '0;
        ifc.glb_sram_config_data_cgra2gc = '0;
        ifc.cgra_done_pulse = '0;
        ifc.config_done_pulse = '0;
        repeat (2) @(posedge ifc.Clk); 
    end
    endtask // init_test

    task check_register(int register, int value);
        begin
            assert(top.dut.write == 0);
            assert(top.dut.read == 0);
            assert(register == value) else $display("reg: %d, val: %d",register,value);
        end
    endtask // check_register
 
endprogram : `mname`
    
