statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     523.2005
gpu_ipc_2 =     289.0080
gpu_ipc_3 =     686.6517
gpu_tot_sim_cycle_stream_1 = 26192
gpu_tot_sim_cycle_stream_2 = 26191
gpu_tot_sim_cycle_stream_3 = 26192
gpu_sim_insn_1 = 13703668
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 17984782
gpu_sim_cycle = 26193
gpu_sim_insn = 39257858
gpu_ipc =    1498.7919
gpu_tot_sim_cycle = 26193
gpu_tot_sim_insn = 39257858
gpu_tot_ipc =    1498.7919
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29855
gpu_stall_icnt2sh    = 76605
gpu_total_sim_rate=400590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 704121
	L1I_total_cache_misses = 14512
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 640, Miss = 640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5803
	L1D_cache_core[1]: Access = 748, Miss = 748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5859
	L1D_cache_core[2]: Access = 790, Miss = 788, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 6399
	L1D_cache_core[3]: Access = 756, Miss = 754, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6801
	L1D_cache_core[4]: Access = 700, Miss = 700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7956
	L1D_cache_core[5]: Access = 696, Miss = 696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7194
	L1D_cache_core[6]: Access = 751, Miss = 751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6403
	L1D_cache_core[7]: Access = 658, Miss = 658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6537
	L1D_cache_core[8]: Access = 772, Miss = 770, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 7866
	L1D_cache_core[9]: Access = 717, Miss = 717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373
	L1D_cache_core[10]: Access = 766, Miss = 766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5896
	L1D_cache_core[11]: Access = 744, Miss = 744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7150
	L1D_cache_core[12]: Access = 673, Miss = 673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6688
	L1D_cache_core[13]: Access = 602, Miss = 602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693
	L1D_cache_core[14]: Access = 756, Miss = 756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5604
	L1D_cache_core[15]: Access = 692, Miss = 692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6828
	L1D_cache_core[16]: Access = 740, Miss = 697, Miss_rate = 0.942, Pending_hits = 36, Reservation_fails = 6808
	L1D_cache_core[17]: Access = 720, Miss = 720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7082
	L1D_cache_core[18]: Access = 676, Miss = 676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5633
	L1D_cache_core[19]: Access = 840, Miss = 836, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 6725
	L1D_cache_core[20]: Access = 768, Miss = 633, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 3274
	L1D_cache_core[21]: Access = 832, Miss = 651, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 3045
	L1D_cache_core[22]: Access = 768, Miss = 609, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 3139
	L1D_cache_core[23]: Access = 896, Miss = 712, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 2535
	L1D_cache_core[24]: Access = 832, Miss = 664, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 3359
	L1D_cache_core[25]: Access = 864, Miss = 674, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 3053
	L1D_cache_core[26]: Access = 864, Miss = 696, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 3147
	L1D_cache_core[27]: Access = 896, Miss = 725, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 2296
	L1D_cache_core[28]: Access = 832, Miss = 656, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 2744
	L1D_cache_core[29]: Access = 832, Miss = 656, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 2998
	L1D_cache_core[30]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 2750
	L1D_cache_core[31]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 3603
	L1D_cache_core[32]: Access = 800, Miss = 640, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2647
	L1D_cache_core[33]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 3128
	L1D_cache_core[34]: Access = 832, Miss = 674, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 2587
	L1D_cache_core[35]: Access = 800, Miss = 647, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 3058
	L1D_cache_core[36]: Access = 832, Miss = 658, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 3137
	L1D_cache_core[37]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 3056
	L1D_cache_core[38]: Access = 800, Miss = 640, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3070
	L1D_cache_core[39]: Access = 768, Miss = 608, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2918
	L1D_cache_core[40]: Access = 32, Miss = 26, Miss_rate = 0.812, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[49]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[50]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[51]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[53]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 31461
	L1D_total_cache_misses = 27970
	L1D_total_cache_miss_rate = 0.8890
	L1D_total_cache_pending_hits = 143
	L1D_total_cache_reservation_fails = 190842
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 42968
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0408
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 199988
	L1T_total_cache_misses = 802
	L1T_total_cache_miss_rate = 0.0040
	L1T_total_cache_pending_hits = 199186
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138521
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41213
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 199186
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 689609
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14512
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
842, 1284, 1286, 1281, 1283, 1275, 1281, 928, 803, 1248, 1251, 1244, 1251, 1240, 1248, 905, 751, 1111, 1113, 1104, 1107, 1094, 1100, 823, 
gpgpu_n_tot_thrd_icount = 43506144
gpgpu_n_tot_w_icount = 1359567
gpgpu_n_stall_shd_mem = 373163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20004
gpgpu_n_mem_write_global = 11294
gpgpu_n_mem_texture = 802
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 387264
gpgpu_n_store_insn = 292192
gpgpu_n_shmem_insn = 3040963
gpgpu_n_tex_insn = 913200
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 1109796
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200634
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:505998	W0_Idle:460356	W0_Scoreboard:816542	W1:0	W2:640	W3:1538	W4:0	W5:0	W6:0	W7:0	W8:0	W9:614	W10:0	W11:0	W12:0	W13:774	W14:28836	W15:0	W16:10513	W17:0	W18:2040	W19:0	W20:819	W21:0	W22:0	W23:0	W24:111941	W25:0	W26:2520	W27:0	W28:162943	W29:221888	W30:7524	W31:0	W32:807674
Warp Occupancy Distribution:
Stall:288488	W0_Idle:73729	W0_Scoreboard:160424	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:614	W10:0	W11:0	W12:0	W13:774	W14:28836	W15:0	W16:2033	W17:0	W18:2040	W19:0	W20:819	W21:0	W22:0	W23:0	W24:111941	W25:0	W26:2520	W27:0	W28:109118	W29:0	W30:7524	W31:0	W32:258860
Warp Occupancy Distribution:
Stall:94896	W0_Idle:191933	W0_Scoreboard:524347	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.432770
warp_utilization1: 0.501163
warp_utilization2: 0.225770
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 160032 {8:20004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1339184 {40:1218,72:1248,136:8828,}
traffic_breakdown_coretomem[INST_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6416 {8:802,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2705312 {136:19892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89720 {8:11215,}
traffic_breakdown_memtocore[INST_ACC_R] = 130560 {136:960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109072 {136:802,}
maxmrqlatency = 1002 
maxdqlatency = 0 
maxmflatency = 1416 
averagemflatency = 323 
averagemflatency_1 = 313 
averagemflatency_2= 324 
averagemflatency_3 = 414 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 16 
averagemrqlatency_3 = 32 
max_icnt2mem_latency = 1055 
max_icnt2sh_latency = 26192 
mrq_lat_table:9341 	470 	538 	872 	1556 	1701 	1730 	763 	243 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	17 	9 	10 	10374 	18198 	3304 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12768 	4264 	3701 	4436 	6021 	1657 	277 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4248 	14573 	1927 	25 	0 	0 	0 	0 	0 	0 	5266 	5949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	10 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        20        24        18        32        32        32        32        24        16        32        32 
dram[1]:       113        78        28        34        24        20        20        32        32        32        32        32        28        32        32        32 
dram[2]:       119       118        24        24        17        25        19        22        32        32        32        32        15        24        32        32 
dram[3]:        96       112        35        28        22        24        19        21        32        32        32        32        32        24        32        32 
dram[4]:       119       102        22        23        27        19        18        17        32        32        32        32        24        16        32        32 
dram[5]:       113        91        29        35        26        21        19        17        32        32        32        32        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      5903      6206     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6550     10971     11152 
dram[2]:      7100      6803      5857      4713      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      3822      9011      8709      6825      6963      9428      9463      7504      6460      6625      6989     11102     11184 
dram[4]:      6631      7409      4394      3378      8529      9728      6856      7153      9303      9305      8040      6560      5755      6748     11044     11150 
dram[5]:      6973      6975      4206      4102      7943      9150      6828      6799      9322      9401      7743      6688      6319      6433     11191     11120 
average row accesses per activate:
dram[0]:  5.613636  6.051282  5.343750  5.628572  5.620690  4.821429  5.052631  4.021739  4.000000  4.000000  2.718310  3.584906  4.705883  3.809524  4.878788  5.714286 
dram[1]:  5.511628  5.864865  5.189189  6.121212  5.266667  4.258065  4.800000  3.979167  3.636364  3.804348  3.490566  3.977273  5.000000  5.714286  4.571429  4.205128 
dram[2]:  5.804878  7.393939  5.500000  6.000000  4.892857  4.941176  4.021739  4.682927  3.818182  4.882353  3.547170  2.565789  3.902439  4.444445  5.266667  3.926829 
dram[3]:  6.937500  6.051282  6.151515  5.416667  4.156250  4.909091  3.780000  5.818182  3.866667  3.096154  3.645833  3.666667  6.956522  4.848485  4.025000  4.628572 
dram[4]:  6.024390  6.131579  4.805555  5.823529  6.000000  4.468750  4.682927  3.914894  4.282051  3.952381  2.635135  3.566038  5.000000  3.720930  4.600000  5.642857 
dram[5]:  5.642857  6.870968  5.485714  6.766667  4.967742  4.312500  5.052631  4.021276  3.659091  3.583333  3.275862  3.520000  5.000000  6.666667  6.192307  4.050000 
average row locality = 17254/3763 = 4.585171
average row locality_1 = 8934/2338 = 3.821215
average row locality_2 = 8212/1381 = 5.946415
average row locality_3 = 108/44 = 2.454545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       115       108       102       103       100       100       128       128       128       128       140       135       128       128       128       128 
dram[1]:       110       109       103       102       100        92       128       128       128       128       137       134       128       128       128       128 
dram[2]:       110       114       103       102        99       104       128       128       128       128       134       142       128       128       126       128 
dram[3]:       111       108       102       102        92       104       128       128       128       128       132       140       128       128       126       128 
dram[4]:       116       105       101       104       100       104       128       128       128       128       142       135       128       128       128       126 
dram[5]:       109       106       102       105       100        96       128       128       128       128       141       134       128       128       128       126 
total reads: 11525
bank skew: 142/92 = 1.54
chip skew: 1930/1911 = 1.01
number of total write accesses:
dram[0]:       132       128        69        94        63        51        64        57        36        40        53        55        32        32        33        32 
dram[1]:       127       108        89       100        58        40        64        63        32        47        48        41        32        32        32        36 
dram[2]:       128       130        95        72        51        64        57        64        40        38        54        53        32        32        32        33 
dram[3]:       111       128       101        93        41        58        61        64        46        33        43        47        32        32        35        34 
dram[4]:       131       128        72        94        62        55        64        56        39        38        53        54        32        32        33        32 
dram[5]:       128       107        90        98        54        42        64        61        33        44        49        42        32        32        33        36 
total reads: 5774
bank skew: 132/32 = 4.12
chip skew: 975/945 = 1.03
average mf latency per bank:
dram[0]:        643       508       591       626       505       477       633       680       609       635       664       735       653       683       601       637
dram[1]:        521       490       552       545       501       510       669       593       630       594       699       645       696       666       630       576
dram[2]:        527       508       532       609       466       476       647       612       586       595       646       641       641       597       606       573
dram[3]:        516       436       433       553       515       480       598       623       590       639       636       647       668       648       582       563
dram[4]:        558       507       505       566       509       474       741       657       622       608       793       634       679       630       644       586
dram[5]:        495       481       474       501       553       514       801       633       716       614       855       637       798       657       671       561
maximum mf latency per bank:
dram[0]:        914       752       929       926      1001      1073      1120       986       916       709       948       966      1063       986       940       825
dram[1]:        809       784       877      1245      1111      1114      1160      1162       808      1137       934       884      1327      1096       898       760
dram[2]:        813       869       947      1172       920      1177       969      1039       741       708       790      1226       873       852       874       770
dram[3]:        876       849      1014      1067      1111       899       972       896       762       741       963       842       862      1066       807      1070
dram[4]:       1074       811       917       997      1396       892      1251       826      1077       666      1416       693      1037       742      1081       800
dram[5]:       1002       778       948       904      1364       874      1199      1102       864       628      1097       753      1031       655      1397      1071
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27803 n_act=636 n_pre=620 n_req=2242 n_req_1=856 n_req_2=1368 n_req_3=18 n_rd=3842 n_write=1673 bw_util=0.2438 bw_util_1=0.08347 bw_util_2=0.1583 bw_util_3=0.002082 blp=3.807073 blp_1= 1.433560 blp_2= 2.685881 blp_3= 1.051852
 n_activity=22586 dram_eff=0.3732 dram_eff_1=0.1278 dram_eff_2=0.2423 dram_eff_3=0.003188
bk0: 230a 27826i bk1: 216a 28916i bk2: 204a 29281i bk3: 206a 28986i bk4: 200a 30715i bk5: 188a 31229i bk6: 256a 30034i bk7: 256a 29926i bk8: 256a 30835i bk9: 256a 30657i bk10: 280a 29173i bk11: 270a 29592i bk12: 256a 30384i bk13: 256a 29732i bk14: 256a 30364i bk15: 256a 30390i 
bw_dist = 0.083	0.158	0.002	0.409	0.347
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.52568
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27853 n_act=620 n_pre=604 n_req=2198 n_req_1=811 n_req_2=1367 n_req_3=20 n_rd=3822 n_write=1675 bw_util=0.2414 bw_util_1=0.08093 bw_util_2=0.1582 bw_util_3=0.002314 blp=3.604656 blp_1= 1.400668 blp_2= 2.666604 blp_3= 1.030651
 n_activity=22687 dram_eff=0.3679 dram_eff_1=0.1233 dram_eff_2=0.241 dram_eff_3=0.003526
bk0: 220a 29529i bk1: 218a 29240i bk2: 206a 29886i bk3: 204a 29763i bk4: 200a 30824i bk5: 184a 31419i bk6: 256a 29954i bk7: 256a 29576i bk8: 256a 30391i bk9: 256a 30175i bk10: 274a 29953i bk11: 268a 30176i bk12: 256a 30863i bk13: 256a 30824i bk14: 256a 29821i bk15: 256a 30337i 
bw_dist = 0.081	0.158	0.002	0.415	0.344
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.10861
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27774 n_act=643 n_pre=627 n_req=2248 n_req_1=858 n_req_2=1370 n_req_3=20 n_rd=3852 n_write=1678 bw_util=0.2446 bw_util_1=0.08376 bw_util_2=0.1585 bw_util_3=0.002314 blp=3.561244 blp_1= 1.431703 blp_2= 2.518019 blp_3= 1.230415
 n_activity=23295 dram_eff=0.363 dram_eff_1=0.1243 dram_eff_2=0.2352 dram_eff_3=0.003434
bk0: 220a 29700i bk1: 228a 29110i bk2: 206a 29226i bk3: 204a 29810i bk4: 190a 31138i bk5: 208a 30284i bk6: 256a 29827i bk7: 256a 29771i bk8: 256a 30754i bk9: 256a 30969i bk10: 268a 29640i bk11: 284a 29365i bk12: 256a 30530i bk13: 256a 30882i bk14: 252a 30893i bk15: 256a 30402i 
bw_dist = 0.084	0.159	0.002	0.429	0.326
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.37771
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27847 n_act=615 n_pre=599 n_req=2207 n_req_1=820 n_req_2=1368 n_req_3=19 n_rd=3826 n_write=1687 bw_util=0.242 bw_util_1=0.08151 bw_util_2=0.1583 bw_util_3=0.002198 blp=3.624699 blp_1= 1.358871 blp_2= 2.499460 blp_3= 1.189516
 n_activity=22847 dram_eff=0.3662 dram_eff_1=0.1233 dram_eff_2=0.2395 dram_eff_3=0.003326
bk0: 222a 29360i bk1: 216a 29067i bk2: 204a 29435i bk3: 204a 29808i bk4: 184a 31441i bk5: 208a 30562i bk6: 256a 29576i bk7: 256a 30259i bk8: 256a 30249i bk9: 256a 29889i bk10: 264a 30497i bk11: 280a 29857i bk12: 256a 31107i bk13: 256a 30644i bk14: 252a 30463i bk15: 256a 30147i 
bw_dist = 0.082	0.158	0.002	0.419	0.339
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.15717
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27784 n_act=642 n_pre=626 n_req=2250 n_req_1=865 n_req_2=1369 n_req_3=16 n_rd=3847 n_write=1675 bw_util=0.2445 bw_util_1=0.08423 bw_util_2=0.1584 bw_util_3=0.001851 blp=3.778039 blp_1= 1.441754 blp_2= 2.652849 blp_3= 1.031469
 n_activity=22653 dram_eff=0.3731 dram_eff_1=0.1285 dram_eff_2=0.2417 dram_eff_3=0.002825
bk0: 232a 28381i bk1: 210a 29371i bk2: 202a 29788i bk3: 208a 29226i bk4: 200a 30819i bk5: 197a 30529i bk6: 256a 29760i bk7: 256a 29804i bk8: 256a 30979i bk9: 256a 30301i bk10: 284a 29298i bk11: 270a 29729i bk12: 256a 30624i bk13: 256a 30236i bk14: 256a 29784i bk15: 252a 30717i 
bw_dist = 0.084	0.158	0.002	0.411	0.345
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38656
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27871 n_act=608 n_pre=592 n_req=2192 n_req_1=807 n_req_2=1370 n_req_3=15 n_rd=3830 n_write=1673 bw_util=0.241 bw_util_1=0.08081 bw_util_2=0.1585 bw_util_3=0.001735 blp=3.679390 blp_1= 1.350647 blp_2= 2.636221 blp_3= 1.125767
 n_activity=22664 dram_eff=0.3677 dram_eff_1=0.1233 dram_eff_2=0.2418 dram_eff_3=0.002647
bk0: 218a 29020i bk1: 212a 29212i bk2: 204a 29862i bk3: 210a 30105i bk4: 200a 30853i bk5: 192a 30841i bk6: 256a 29642i bk7: 256a 29393i bk8: 256a 30583i bk9: 256a 29960i bk10: 282a 29641i bk11: 268a 29868i bk12: 256a 30626i bk13: 256a 30983i bk14: 256a 30289i bk15: 252a 29914i 
bw_dist = 0.081	0.159	0.002	0.414	0.344
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.17273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2767, Miss = 969, Miss_rate = 0.350, Pending_hits = 216, Reservation_fails = 386
L2_cache_bank[1]: Access = 2783, Miss = 959, Miss_rate = 0.345, Pending_hits = 249, Reservation_fails = 806
L2_cache_bank[2]: Access = 2764, Miss = 965, Miss_rate = 0.349, Pending_hits = 217, Reservation_fails = 657
L2_cache_bank[3]: Access = 2746, Miss = 949, Miss_rate = 0.346, Pending_hits = 237, Reservation_fails = 762
L2_cache_bank[4]: Access = 2736, Miss = 958, Miss_rate = 0.350, Pending_hits = 248, Reservation_fails = 543
L2_cache_bank[5]: Access = 2754, Miss = 974, Miss_rate = 0.354, Pending_hits = 236, Reservation_fails = 663
L2_cache_bank[6]: Access = 2676, Miss = 947, Miss_rate = 0.354, Pending_hits = 240, Reservation_fails = 614
L2_cache_bank[7]: Access = 2775, Miss = 967, Miss_rate = 0.348, Pending_hits = 229, Reservation_fails = 635
L2_cache_bank[8]: Access = 2776, Miss = 971, Miss_rate = 0.350, Pending_hits = 240, Reservation_fails = 754
L2_cache_bank[9]: Access = 2733, Miss = 958, Miss_rate = 0.351, Pending_hits = 237, Reservation_fails = 513
L2_cache_bank[10]: Access = 2815, Miss = 966, Miss_rate = 0.343, Pending_hits = 225, Reservation_fails = 892
L2_cache_bank[11]: Access = 2694, Miss = 951, Miss_rate = 0.353, Pending_hits = 231, Reservation_fails = 706
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2767, Miss = 969 (0.35), PendingHit = 216 (0.0781)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2783, Miss = 959 (0.345), PendingHit = 249 (0.0895)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2764, Miss = 965 (0.349), PendingHit = 217 (0.0785)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2746, Miss = 949 (0.346), PendingHit = 237 (0.0863)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2736, Miss = 958 (0.35), PendingHit = 248 (0.0906)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2754, Miss = 974 (0.354), PendingHit = 236 (0.0857)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2676, Miss = 947 (0.354), PendingHit = 240 (0.0897)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2775, Miss = 967 (0.348), PendingHit = 229 (0.0825)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2776, Miss = 971 (0.35), PendingHit = 240 (0.0865)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2733, Miss = 958 (0.351), PendingHit = 237 (0.0867)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2815, Miss = 966 (0.343), PendingHit = 225 (0.0799)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2694, Miss = 951 (0.353), PendingHit = 231 (0.0857)
L2 Cache Total Miss Rate = 0.349
Stream 1: L2 Cache Miss Rate = 0.221
Stream 2: L2 Cache Miss Rate = 0.491
Stream 3: L2 Cache Miss Rate = 0.204
Stream 1: Accesses  = 14576
Stream 1: Misses  = 3216
Stream 2: Accesses  = 16724
Stream 2: Misses  = 8210
Stream 3: Accesses  = 16295
Stream 3: Misses  = 3324
Stream 1+2: Accesses  = 31300
Stream 1+2: Misses  = 11426
Stream 1+2+3: Accesses  = 47595
Stream 1+2+3: Misses  = 14750
Total Accesses  = 33019
MPKI-CORES
CORE_L2MPKI_0	0.145
CORE_L2MPKI_1	0.201
CORE_L2MPKI_2	0.400
CORE_L2MPKI_3	0.254
CORE_L2MPKI_4	0.310
CORE_L2MPKI_5	0.259
CORE_L2MPKI_6	0.152
CORE_L2MPKI_7	0.220
CORE_L2MPKI_8	0.242
CORE_L2MPKI_9	0.164
CORE_L2MPKI_10	0.218
CORE_L2MPKI_11	0.203
CORE_L2MPKI_12	0.185
CORE_L2MPKI_13	0.239
CORE_L2MPKI_14	0.211
CORE_L2MPKI_15	0.208
CORE_L2MPKI_16	0.373
CORE_L2MPKI_17	0.217
CORE_L2MPKI_18	0.188
CORE_L2MPKI_19	0.327
CORE_L2MPKI_20	1.082
CORE_L2MPKI_21	1.082
CORE_L2MPKI_22	1.085
CORE_L2MPKI_23	1.085
CORE_L2MPKI_24	1.090
CORE_L2MPKI_25	1.087
CORE_L2MPKI_26	1.090
CORE_L2MPKI_27	1.089
CORE_L2MPKI_28	1.085
CORE_L2MPKI_29	1.087
CORE_L2MPKI_30	1.082
CORE_L2MPKI_31	1.082
CORE_L2MPKI_32	1.082
CORE_L2MPKI_33	1.082
CORE_L2MPKI_34	1.085
CORE_L2MPKI_35	1.082
CORE_L2MPKI_36	1.082
CORE_L2MPKI_37	1.085
CORE_L2MPKI_38	1.082
CORE_L2MPKI_39	1.082
CORE_L2MPKI_40	0.001
CORE_L2MPKI_41	0.006
CORE_L2MPKI_42	0.001
CORE_L2MPKI_43	0.017
CORE_L2MPKI_44	0.023
CORE_L2MPKI_45	0.024
CORE_L2MPKI_46	0.028
CORE_L2MPKI_47	0.001
CORE_L2MPKI_48	0.000
CORE_L2MPKI_49	0.006
CORE_L2MPKI_50	0.000
CORE_L2MPKI_51	0.000
CORE_L2MPKI_52	0.000
CORE_L2MPKI_53	0.001
CORE_L2MPKI_54	0.005
CORE_L2MPKI_55	0.004
CORE_L2MPKI_56	0.001
CORE_L2MPKI_57	0.000
CORE_L2MPKI_58	0.000
CORE_L2MPKI_59	0.000
Avg_MPKI_Stream1= 0.236
Avg_MPKI_Stream2= 1.085
Avg_MPKI_Stream3= 0.006
MISSES-CORES
CORE_MISSES_0	102
CORE_MISSES_1	144
CORE_MISSES_2	269
CORE_MISSES_3	178
CORE_MISSES_4	203
CORE_MISSES_5	175
CORE_MISSES_6	106
CORE_MISSES_7	152
CORE_MISSES_8	156
CORE_MISSES_9	113
CORE_MISSES_10	153
CORE_MISSES_11	139
CORE_MISSES_12	129
CORE_MISSES_13	170
CORE_MISSES_14	149
CORE_MISSES_15	140
CORE_MISSES_16	245
CORE_MISSES_17	144
CORE_MISSES_18	130
CORE_MISSES_19	219
CORE_MISSES_20	384
CORE_MISSES_21	416
CORE_MISSES_22	385
CORE_MISSES_23	449
CORE_MISSES_24	419
CORE_MISSES_25	434
CORE_MISSES_26	435
CORE_MISSES_27	451
CORE_MISSES_28	417
CORE_MISSES_29	418
CORE_MISSES_30	416
CORE_MISSES_31	384
CORE_MISSES_32	400
CORE_MISSES_33	400
CORE_MISSES_34	417
CORE_MISSES_35	400
CORE_MISSES_36	416
CORE_MISSES_37	385
CORE_MISSES_38	400
CORE_MISSES_39	384
CORE_MISSES_40	1
CORE_MISSES_41	6
CORE_MISSES_42	1
CORE_MISSES_43	16
CORE_MISSES_44	21
CORE_MISSES_45	22
CORE_MISSES_46	25
CORE_MISSES_47	1
CORE_MISSES_48	0
CORE_MISSES_49	5
CORE_MISSES_50	0
CORE_MISSES_51	0
CORE_MISSES_52	0
CORE_MISSES_53	1
CORE_MISSES_54	4
CORE_MISSES_55	4
CORE_MISSES_56	1
CORE_MISSES_57	0
CORE_MISSES_58	0
CORE_MISSES_59	0
L2_MISSES = 11534
L2_total_cache_accesses = 33019
L2_total_cache_misses = 11534
L2_total_cache_miss_rate = 0.3493
L2_total_cache_pending_hits = 2805
L2_total_cache_reservation_fails = 7931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1335
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 667
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 771
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5069
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=119725
icnt_total_pkts_simt_to_mem=72166
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     523.2005
gpu_ipc_2 =     289.0080
gpu_ipc_3 =     686.6517
gpu_tot_sim_cycle_stream_1 = 26192
gpu_tot_sim_cycle_stream_2 = 26191
gpu_tot_sim_cycle_stream_3 = 26192
gpu_sim_insn_1 = 13703668
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 17984782
gpu_sim_cycle = 26193
gpu_sim_insn = 39257858
gpu_ipc =    1498.7919
gpu_tot_sim_cycle = 26193
gpu_tot_sim_insn = 39257858
gpu_tot_ipc =    1498.7919
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29855
gpu_stall_icnt2sh    = 76605
gpu_total_sim_rate=400590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 704121
	L1I_total_cache_misses = 14512
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 640, Miss = 640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5803
	L1D_cache_core[1]: Access = 748, Miss = 748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5859
	L1D_cache_core[2]: Access = 790, Miss = 788, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 6399
	L1D_cache_core[3]: Access = 756, Miss = 754, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 6801
	L1D_cache_core[4]: Access = 700, Miss = 700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7956
	L1D_cache_core[5]: Access = 696, Miss = 696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7194
	L1D_cache_core[6]: Access = 751, Miss = 751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6403
	L1D_cache_core[7]: Access = 658, Miss = 658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6537
	L1D_cache_core[8]: Access = 772, Miss = 770, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 7866
	L1D_cache_core[9]: Access = 717, Miss = 717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373
	L1D_cache_core[10]: Access = 766, Miss = 766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5896
	L1D_cache_core[11]: Access = 744, Miss = 744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7150
	L1D_cache_core[12]: Access = 673, Miss = 673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6688
	L1D_cache_core[13]: Access = 602, Miss = 602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693
	L1D_cache_core[14]: Access = 756, Miss = 756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5604
	L1D_cache_core[15]: Access = 692, Miss = 692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6828
	L1D_cache_core[16]: Access = 740, Miss = 697, Miss_rate = 0.942, Pending_hits = 36, Reservation_fails = 6808
	L1D_cache_core[17]: Access = 720, Miss = 720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7082
	L1D_cache_core[18]: Access = 676, Miss = 676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5633
	L1D_cache_core[19]: Access = 840, Miss = 836, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 6725
	L1D_cache_core[20]: Access = 768, Miss = 633, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 3274
	L1D_cache_core[21]: Access = 832, Miss = 651, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 3045
	L1D_cache_core[22]: Access = 768, Miss = 609, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 3139
	L1D_cache_core[23]: Access = 896, Miss = 712, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 2535
	L1D_cache_core[24]: Access = 832, Miss = 664, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 3359
	L1D_cache_core[25]: Access = 864, Miss = 674, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 3053
	L1D_cache_core[26]: Access = 864, Miss = 696, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 3147
	L1D_cache_core[27]: Access = 896, Miss = 725, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 2296
	L1D_cache_core[28]: Access = 832, Miss = 656, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 2744
	L1D_cache_core[29]: Access = 832, Miss = 656, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 2998
	L1D_cache_core[30]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 2750
	L1D_cache_core[31]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 3603
	L1D_cache_core[32]: Access = 800, Miss = 640, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2647
	L1D_cache_core[33]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 3128
	L1D_cache_core[34]: Access = 832, Miss = 674, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 2587
	L1D_cache_core[35]: Access = 800, Miss = 647, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 3058
	L1D_cache_core[36]: Access = 832, Miss = 658, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 3137
	L1D_cache_core[37]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 3056
	L1D_cache_core[38]: Access = 800, Miss = 640, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3070
	L1D_cache_core[39]: Access = 768, Miss = 608, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2918
	L1D_cache_core[40]: Access = 32, Miss = 26, Miss_rate = 0.812, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[49]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[50]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[51]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[53]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 31461
	L1D_total_cache_misses = 27970
	L1D_total_cache_miss_rate = 0.8890
	L1D_total_cache_pending_hits = 143
	L1D_total_cache_reservation_fails = 190842
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 42968
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0408
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 199988
	L1T_total_cache_misses = 802
	L1T_total_cache_miss_rate = 0.0040
	L1T_total_cache_pending_hits = 199186
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138521
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41213
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 199186
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 689609
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14512
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
842, 1284, 1286, 1281, 1283, 1275, 1281, 928, 803, 1248, 1251, 1244, 1251, 1240, 1248, 905, 751, 1111, 1113, 1104, 1107, 1094, 1100, 823, 
gpgpu_n_tot_thrd_icount = 43506144
gpgpu_n_tot_w_icount = 1359567
gpgpu_n_stall_shd_mem = 373163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20004
gpgpu_n_mem_write_global = 11294
gpgpu_n_mem_texture = 802
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 387264
gpgpu_n_store_insn = 292192
gpgpu_n_shmem_insn = 3040963
gpgpu_n_tex_insn = 913200
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 1109796
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200634
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:505998	W0_Idle:460356	W0_Scoreboard:816542	W1:0	W2:640	W3:1538	W4:0	W5:0	W6:0	W7:0	W8:0	W9:614	W10:0	W11:0	W12:0	W13:774	W14:28836	W15:0	W16:10513	W17:0	W18:2040	W19:0	W20:819	W21:0	W22:0	W23:0	W24:111941	W25:0	W26:2520	W27:0	W28:162943	W29:221888	W30:7524	W31:0	W32:807674
Warp Occupancy Distribution:
Stall:288488	W0_Idle:73729	W0_Scoreboard:160424	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:614	W10:0	W11:0	W12:0	W13:774	W14:28836	W15:0	W16:2033	W17:0	W18:2040	W19:0	W20:819	W21:0	W22:0	W23:0	W24:111941	W25:0	W26:2520	W27:0	W28:109118	W29:0	W30:7524	W31:0	W32:258860
Warp Occupancy Distribution:
Stall:94896	W0_Idle:191933	W0_Scoreboard:524347	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.432770
warp_utilization1: 0.501163
warp_utilization2: 0.225770
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 160032 {8:20004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1339184 {40:1218,72:1248,136:8828,}
traffic_breakdown_coretomem[INST_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6416 {8:802,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2705312 {136:19892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89720 {8:11215,}
traffic_breakdown_memtocore[INST_ACC_R] = 130560 {136:960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109072 {136:802,}
maxmrqlatency = 1002 
maxdqlatency = 0 
maxmflatency = 1416 
averagemflatency = 323 
averagemflatency_1 = 313 
averagemflatency_2= 324 
averagemflatency_3 = 414 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 16 
averagemrqlatency_3 = 32 
max_icnt2mem_latency = 1055 
max_icnt2sh_latency = 26192 
mrq_lat_table:9341 	470 	538 	872 	1556 	1701 	1730 	763 	243 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	17 	9 	10 	10374 	18198 	3304 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12768 	4264 	3701 	4436 	6021 	1657 	277 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4248 	14573 	1927 	25 	0 	0 	0 	0 	0 	0 	5266 	5949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	10 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        20        24        18        32        32        32        32        24        16        32        32 
dram[1]:       113        78        28        34        24        20        20        32        32        32        32        32        28        32        32        32 
dram[2]:       119       118        24        24        17        25        19        22        32        32        32        32        15        24        32        32 
dram[3]:        96       112        35        28        22        24        19        21        32        32        32        32        32        24        32        32 
dram[4]:       119       102        22        23        27        19        18        17        32        32        32        32        24        16        32        32 
dram[5]:       113        91        29        35        26        21        19        17        32        32        32        32        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      5903      6206     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6550     10971     11152 
dram[2]:      7100      6803      5857      4713      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      3822      9011      8709      6825      6963      9428      9463      7504      6460      6625      6989     11102     11184 
dram[4]:      6631      7409      4394      3378      8529      9728      6856      7153      9303      9305      8040      6560      5755      6748     11044     11150 
dram[5]:      6973      6975      4206      4102      7943      9150      6828      6799      9322      9401      7743      6688      6319      6433     11191     11120 
average row accesses per activate:
dram[0]:  5.613636  6.051282  5.343750  5.628572  5.620690  4.821429  5.052631  4.021739  4.000000  4.000000  2.718310  3.584906  4.705883  3.809524  4.878788  5.714286 
dram[1]:  5.511628  5.864865  5.189189  6.121212  5.266667  4.258065  4.800000  3.979167  3.636364  3.804348  3.490566  3.977273  5.000000  5.714286  4.571429  4.205128 
dram[2]:  5.804878  7.393939  5.500000  6.000000  4.892857  4.941176  4.021739  4.682927  3.818182  4.882353  3.547170  2.565789  3.902439  4.444445  5.266667  3.926829 
dram[3]:  6.937500  6.051282  6.151515  5.416667  4.156250  4.909091  3.780000  5.818182  3.866667  3.096154  3.645833  3.666667  6.956522  4.848485  4.025000  4.628572 
dram[4]:  6.024390  6.131579  4.805555  5.823529  6.000000  4.468750  4.682927  3.914894  4.282051  3.952381  2.635135  3.566038  5.000000  3.720930  4.600000  5.642857 
dram[5]:  5.642857  6.870968  5.485714  6.766667  4.967742  4.312500  5.052631  4.021276  3.659091  3.583333  3.275862  3.520000  5.000000  6.666667  6.192307  4.050000 
average row locality = 17254/3763 = 4.585171
average row locality_1 = 8934/2338 = 3.821215
average row locality_2 = 8212/1381 = 5.946415
average row locality_3 = 108/44 = 2.454545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       115       108       102       103       100       100       128       128       128       128       140       135       128       128       128       128 
dram[1]:       110       109       103       102       100        92       128       128       128       128       137       134       128       128       128       128 
dram[2]:       110       114       103       102        99       104       128       128       128       128       134       142       128       128       126       128 
dram[3]:       111       108       102       102        92       104       128       128       128       128       132       140       128       128       126       128 
dram[4]:       116       105       101       104       100       104       128       128       128       128       142       135       128       128       128       126 
dram[5]:       109       106       102       105       100        96       128       128       128       128       141       134       128       128       128       126 
total reads: 11525
bank skew: 142/92 = 1.54
chip skew: 1930/1911 = 1.01
number of total write accesses:
dram[0]:       132       128        69        94        63        51        64        57        36        40        53        55        32        32        33        32 
dram[1]:       127       108        89       100        58        40        64        63        32        47        48        41        32        32        32        36 
dram[2]:       128       130        95        72        51        64        57        64        40        38        54        53        32        32        32        33 
dram[3]:       111       128       101        93        41        58        61        64        46        33        43        47        32        32        35        34 
dram[4]:       131       128        72        94        62        55        64        56        39        38        53        54        32        32        33        32 
dram[5]:       128       107        90        98        54        42        64        61        33        44        49        42        32        32        33        36 
total reads: 5774
bank skew: 132/32 = 4.12
chip skew: 975/945 = 1.03
average mf latency per bank:
dram[0]:        643       508       591       626       505       477       633       680       609       635       664       735       653       683       601       637
dram[1]:        521       490       552       545       501       510       669       593       630       594       699       645       696       666       630       576
dram[2]:        527       508       532       609       466       476       647       612       586       595       646       641       641       597       606       573
dram[3]:        516       436       433       553       515       480       598       623       590       639       636       647       668       648       582       563
dram[4]:        558       507       505       566       509       474       741       657       622       608       793       634       679       630       644       586
dram[5]:        495       481       474       501       553       514       801       633       716       614       855       637       798       657       671       561
maximum mf latency per bank:
dram[0]:        914       752       929       926      1001      1073      1120       986       916       709       948       966      1063       986       940       825
dram[1]:        809       784       877      1245      1111      1114      1160      1162       808      1137       934       884      1327      1096       898       760
dram[2]:        813       869       947      1172       920      1177       969      1039       741       708       790      1226       873       852       874       770
dram[3]:        876       849      1014      1067      1111       899       972       896       762       741       963       842       862      1066       807      1070
dram[4]:       1074       811       917       997      1396       892      1251       826      1077       666      1416       693      1037       742      1081       800
dram[5]:       1002       778       948       904      1364       874      1199      1102       864       628      1097       753      1031       655      1397      1071
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27803 n_act=636 n_pre=620 n_req=2242 n_req_1=856 n_req_2=1368 n_req_3=18 n_rd=3842 n_write=1673 bw_util=0.2438 bw_util_1=0.08347 bw_util_2=0.1583 bw_util_3=0.002082 blp=3.807073 blp_1= 1.433560 blp_2= 2.685881 blp_3= 1.051852
 n_activity=22586 dram_eff=0.3732 dram_eff_1=0.1278 dram_eff_2=0.2423 dram_eff_3=0.003188
bk0: 230a 27826i bk1: 216a 28916i bk2: 204a 29281i bk3: 206a 28986i bk4: 200a 30715i bk5: 188a 31229i bk6: 256a 30034i bk7: 256a 29926i bk8: 256a 30835i bk9: 256a 30657i bk10: 280a 29173i bk11: 270a 29592i bk12: 256a 30384i bk13: 256a 29732i bk14: 256a 30364i bk15: 256a 30390i 
bw_dist = 0.083	0.158	0.002	0.409	0.347
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.52568
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27853 n_act=620 n_pre=604 n_req=2198 n_req_1=811 n_req_2=1367 n_req_3=20 n_rd=3822 n_write=1675 bw_util=0.2414 bw_util_1=0.08093 bw_util_2=0.1582 bw_util_3=0.002314 blp=3.604656 blp_1= 1.400668 blp_2= 2.666604 blp_3= 1.030651
 n_activity=22687 dram_eff=0.3679 dram_eff_1=0.1233 dram_eff_2=0.241 dram_eff_3=0.003526
bk0: 220a 29529i bk1: 218a 29240i bk2: 206a 29886i bk3: 204a 29763i bk4: 200a 30824i bk5: 184a 31419i bk6: 256a 29954i bk7: 256a 29576i bk8: 256a 30391i bk9: 256a 30175i bk10: 274a 29953i bk11: 268a 30176i bk12: 256a 30863i bk13: 256a 30824i bk14: 256a 29821i bk15: 256a 30337i 
bw_dist = 0.081	0.158	0.002	0.415	0.344
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.10861
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27774 n_act=643 n_pre=627 n_req=2248 n_req_1=858 n_req_2=1370 n_req_3=20 n_rd=3852 n_write=1678 bw_util=0.2446 bw_util_1=0.08376 bw_util_2=0.1585 bw_util_3=0.002314 blp=3.561244 blp_1= 1.431703 blp_2= 2.518019 blp_3= 1.230415
 n_activity=23295 dram_eff=0.363 dram_eff_1=0.1243 dram_eff_2=0.2352 dram_eff_3=0.003434
bk0: 220a 29700i bk1: 228a 29110i bk2: 206a 29226i bk3: 204a 29810i bk4: 190a 31138i bk5: 208a 30284i bk6: 256a 29827i bk7: 256a 29771i bk8: 256a 30754i bk9: 256a 30969i bk10: 268a 29640i bk11: 284a 29365i bk12: 256a 30530i bk13: 256a 30882i bk14: 252a 30893i bk15: 256a 30402i 
bw_dist = 0.084	0.159	0.002	0.429	0.326
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.37771
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27847 n_act=615 n_pre=599 n_req=2207 n_req_1=820 n_req_2=1368 n_req_3=19 n_rd=3826 n_write=1687 bw_util=0.242 bw_util_1=0.08151 bw_util_2=0.1583 bw_util_3=0.002198 blp=3.624699 blp_1= 1.358871 blp_2= 2.499460 blp_3= 1.189516
 n_activity=22847 dram_eff=0.3662 dram_eff_1=0.1233 dram_eff_2=0.2395 dram_eff_3=0.003326
bk0: 222a 29360i bk1: 216a 29067i bk2: 204a 29435i bk3: 204a 29808i bk4: 184a 31441i bk5: 208a 30562i bk6: 256a 29576i bk7: 256a 30259i bk8: 256a 30249i bk9: 256a 29889i bk10: 264a 30497i bk11: 280a 29857i bk12: 256a 31107i bk13: 256a 30644i bk14: 252a 30463i bk15: 256a 30147i 
bw_dist = 0.082	0.158	0.002	0.419	0.339
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.15717
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27784 n_act=642 n_pre=626 n_req=2250 n_req_1=865 n_req_2=1369 n_req_3=16 n_rd=3847 n_write=1675 bw_util=0.2445 bw_util_1=0.08423 bw_util_2=0.1584 bw_util_3=0.001851 blp=3.778039 blp_1= 1.441754 blp_2= 2.652849 blp_3= 1.031469
 n_activity=22653 dram_eff=0.3731 dram_eff_1=0.1285 dram_eff_2=0.2417 dram_eff_3=0.002825
bk0: 232a 28381i bk1: 210a 29371i bk2: 202a 29788i bk3: 208a 29226i bk4: 200a 30819i bk5: 197a 30529i bk6: 256a 29760i bk7: 256a 29804i bk8: 256a 30979i bk9: 256a 30301i bk10: 284a 29298i bk11: 270a 29729i bk12: 256a 30624i bk13: 256a 30236i bk14: 256a 29784i bk15: 252a 30717i 
bw_dist = 0.084	0.158	0.002	0.411	0.345
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38656
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34574 n_nop=27871 n_act=608 n_pre=592 n_req=2192 n_req_1=807 n_req_2=1370 n_req_3=15 n_rd=3830 n_write=1673 bw_util=0.241 bw_util_1=0.08081 bw_util_2=0.1585 bw_util_3=0.001735 blp=3.679390 blp_1= 1.350647 blp_2= 2.636221 blp_3= 1.125767
 n_activity=22664 dram_eff=0.3677 dram_eff_1=0.1233 dram_eff_2=0.2418 dram_eff_3=0.002647
bk0: 218a 29020i bk1: 212a 29212i bk2: 204a 29862i bk3: 210a 30105i bk4: 200a 30853i bk5: 192a 30841i bk6: 256a 29642i bk7: 256a 29393i bk8: 256a 30583i bk9: 256a 29960i bk10: 282a 29641i bk11: 268a 29868i bk12: 256a 30626i bk13: 256a 30983i bk14: 256a 30289i bk15: 252a 29914i 
bw_dist = 0.081	0.159	0.002	0.414	0.344
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.17273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2767, Miss = 969, Miss_rate = 0.350, Pending_hits = 216, Reservation_fails = 386
L2_cache_bank[1]: Access = 2783, Miss = 959, Miss_rate = 0.345, Pending_hits = 249, Reservation_fails = 806
L2_cache_bank[2]: Access = 2764, Miss = 965, Miss_rate = 0.349, Pending_hits = 217, Reservation_fails = 657
L2_cache_bank[3]: Access = 2746, Miss = 949, Miss_rate = 0.346, Pending_hits = 237, Reservation_fails = 762
L2_cache_bank[4]: Access = 2736, Miss = 958, Miss_rate = 0.350, Pending_hits = 248, Reservation_fails = 543
L2_cache_bank[5]: Access = 2754, Miss = 974, Miss_rate = 0.354, Pending_hits = 236, Reservation_fails = 663
L2_cache_bank[6]: Access = 2676, Miss = 947, Miss_rate = 0.354, Pending_hits = 240, Reservation_fails = 614
L2_cache_bank[7]: Access = 2775, Miss = 967, Miss_rate = 0.348, Pending_hits = 229, Reservation_fails = 635
L2_cache_bank[8]: Access = 2776, Miss = 971, Miss_rate = 0.350, Pending_hits = 240, Reservation_fails = 754
L2_cache_bank[9]: Access = 2733, Miss = 958, Miss_rate = 0.351, Pending_hits = 237, Reservation_fails = 513
L2_cache_bank[10]: Access = 2815, Miss = 966, Miss_rate = 0.343, Pending_hits = 225, Reservation_fails = 892
L2_cache_bank[11]: Access = 2694, Miss = 951, Miss_rate = 0.353, Pending_hits = 231, Reservation_fails = 706
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2767, Miss = 969 (0.35), PendingHit = 216 (0.0781)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2783, Miss = 959 (0.345), PendingHit = 249 (0.0895)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2764, Miss = 965 (0.349), PendingHit = 217 (0.0785)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2746, Miss = 949 (0.346), PendingHit = 237 (0.0863)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2736, Miss = 958 (0.35), PendingHit = 248 (0.0906)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2754, Miss = 974 (0.354), PendingHit = 236 (0.0857)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2676, Miss = 947 (0.354), PendingHit = 240 (0.0897)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2775, Miss = 967 (0.348), PendingHit = 229 (0.0825)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2776, Miss = 971 (0.35), PendingHit = 240 (0.0865)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2733, Miss = 958 (0.351), PendingHit = 237 (0.0867)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2815, Miss = 966 (0.343), PendingHit = 225 (0.0799)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2694, Miss = 951 (0.353), PendingHit = 231 (0.0857)
L2 Cache Total Miss Rate = 0.349
Stream 1: L2 Cache Miss Rate = 0.221
Stream 2: L2 Cache Miss Rate = 0.491
Stream 3: L2 Cache Miss Rate = 0.204
Stream 1: Accesses  = 14576
Stream 1: Misses  = 3216
Stream 2: Accesses  = 16724
Stream 2: Misses  = 8210
Stream 3: Accesses  = 16295
Stream 3: Misses  = 3324
Stream 1+2: Accesses  = 31300
Stream 1+2: Misses  = 11426
Stream 1+2+3: Accesses  = 47595
Stream 1+2+3: Misses  = 14750
Total Accesses  = 33019
MPKI-CORES
CORE_L2MPKI_0	0.145
CORE_L2MPKI_1	0.201
CORE_L2MPKI_2	0.400
CORE_L2MPKI_3	0.254
CORE_L2MPKI_4	0.310
CORE_L2MPKI_5	0.259
CORE_L2MPKI_6	0.152
CORE_L2MPKI_7	0.220
CORE_L2MPKI_8	0.242
CORE_L2MPKI_9	0.164
CORE_L2MPKI_10	0.218
CORE_L2MPKI_11	0.203
CORE_L2MPKI_12	0.185
CORE_L2MPKI_13	0.239
CORE_L2MPKI_14	0.211
CORE_L2MPKI_15	0.208
CORE_L2MPKI_16	0.373
CORE_L2MPKI_17	0.217
CORE_L2MPKI_18	0.188
CORE_L2MPKI_19	0.327
CORE_L2MPKI_20	1.082
CORE_L2MPKI_21	1.082
CORE_L2MPKI_22	1.085
CORE_L2MPKI_23	1.085
CORE_L2MPKI_24	1.090
CORE_L2MPKI_25	1.087
CORE_L2MPKI_26	1.090
CORE_L2MPKI_27	1.089
CORE_L2MPKI_28	1.085
CORE_L2MPKI_29	1.087
CORE_L2MPKI_30	1.082
CORE_L2MPKI_31	1.082
CORE_L2MPKI_32	1.082
CORE_L2MPKI_33	1.082
CORE_L2MPKI_34	1.085
CORE_L2MPKI_35	1.082
CORE_L2MPKI_36	1.082
CORE_L2MPKI_37	1.085
CORE_L2MPKI_38	1.082
CORE_L2MPKI_39	1.082
CORE_L2MPKI_40	0.001
CORE_L2MPKI_41	0.006
CORE_L2MPKI_42	0.001
CORE_L2MPKI_43	0.017
CORE_L2MPKI_44	0.023
CORE_L2MPKI_45	0.024
CORE_L2MPKI_46	0.028
CORE_L2MPKI_47	0.001
CORE_L2MPKI_48	0.000
CORE_L2MPKI_49	0.006
CORE_L2MPKI_50	0.000
CORE_L2MPKI_51	0.000
CORE_L2MPKI_52	0.000
CORE_L2MPKI_53	0.001
CORE_L2MPKI_54	0.005
CORE_L2MPKI_55	0.004
CORE_L2MPKI_56	0.001
CORE_L2MPKI_57	0.000
CORE_L2MPKI_58	0.000
CORE_L2MPKI_59	0.000
Avg_MPKI_Stream1= 0.236
Avg_MPKI_Stream2= 1.085
Avg_MPKI_Stream3= 0.006
MISSES-CORES
CORE_MISSES_0	102
CORE_MISSES_1	144
CORE_MISSES_2	269
CORE_MISSES_3	178
CORE_MISSES_4	203
CORE_MISSES_5	175
CORE_MISSES_6	106
CORE_MISSES_7	152
CORE_MISSES_8	156
CORE_MISSES_9	113
CORE_MISSES_10	153
CORE_MISSES_11	139
CORE_MISSES_12	129
CORE_MISSES_13	170
CORE_MISSES_14	149
CORE_MISSES_15	140
CORE_MISSES_16	245
CORE_MISSES_17	144
CORE_MISSES_18	130
CORE_MISSES_19	219
CORE_MISSES_20	384
CORE_MISSES_21	416
CORE_MISSES_22	385
CORE_MISSES_23	449
CORE_MISSES_24	419
CORE_MISSES_25	434
CORE_MISSES_26	435
CORE_MISSES_27	451
CORE_MISSES_28	417
CORE_MISSES_29	418
CORE_MISSES_30	416
CORE_MISSES_31	384
CORE_MISSES_32	400
CORE_MISSES_33	400
CORE_MISSES_34	417
CORE_MISSES_35	400
CORE_MISSES_36	416
CORE_MISSES_37	385
CORE_MISSES_38	400
CORE_MISSES_39	384
CORE_MISSES_40	1
CORE_MISSES_41	6
CORE_MISSES_42	1
CORE_MISSES_43	16
CORE_MISSES_44	21
CORE_MISSES_45	22
CORE_MISSES_46	25
CORE_MISSES_47	1
CORE_MISSES_48	0
CORE_MISSES_49	5
CORE_MISSES_50	0
CORE_MISSES_51	0
CORE_MISSES_52	0
CORE_MISSES_53	1
CORE_MISSES_54	4
CORE_MISSES_55	4
CORE_MISSES_56	1
CORE_MISSES_57	0
CORE_MISSES_58	0
CORE_MISSES_59	0
L2_MISSES = 11534
L2_total_cache_accesses = 33019
L2_total_cache_misses = 11534
L2_total_cache_miss_rate = 0.3493
L2_total_cache_pending_hits = 2805
L2_total_cache_reservation_fails = 7931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1335
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 667
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 771
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5069
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=119725
icnt_total_pkts_simt_to_mem=72166
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     554.4824
gpu_ipc_2 =     283.2279
gpu_ipc_3 =     710.8419
gpu_tot_sim_cycle_stream_1 = 53454
gpu_tot_sim_cycle_stream_2 = 53451
gpu_tot_sim_cycle_stream_3 = 53454
gpu_sim_insn_1 = 29639304
gpu_sim_insn_2 = 15138816
gpu_sim_insn_3 = 37997339
gpu_sim_cycle = 53455
gpu_sim_insn = 82775459
gpu_ipc =    1548.5073
gpu_tot_sim_cycle = 53455
gpu_tot_sim_insn = 82775459
gpu_tot_ipc =    1548.5073
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 65177
gpu_stall_icnt2sh    = 131115
gpu_total_sim_rate=403782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1485039
	L1I_total_cache_misses = 22000
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11648
L1D_cache:
	L1D_cache_core[0]: Access = 1342, Miss = 1342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14351
	L1D_cache_core[1]: Access = 1630, Miss = 1630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13981
	L1D_cache_core[2]: Access = 1691, Miss = 1689, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 13694
	L1D_cache_core[3]: Access = 1574, Miss = 1572, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15492
	L1D_cache_core[4]: Access = 1496, Miss = 1496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14894
	L1D_cache_core[5]: Access = 1513, Miss = 1513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15702
	L1D_cache_core[6]: Access = 1608, Miss = 1608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15574
	L1D_cache_core[7]: Access = 1625, Miss = 1625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14213
	L1D_cache_core[8]: Access = 1540, Miss = 1538, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 15001
	L1D_cache_core[9]: Access = 1496, Miss = 1496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15084
	L1D_cache_core[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13373
	L1D_cache_core[11]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14717
	L1D_cache_core[12]: Access = 1502, Miss = 1502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15286
	L1D_cache_core[13]: Access = 1388, Miss = 1388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14005
	L1D_cache_core[14]: Access = 1476, Miss = 1476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13425
	L1D_cache_core[15]: Access = 1468, Miss = 1468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15235
	L1D_cache_core[16]: Access = 1616, Miss = 1573, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 14092
	L1D_cache_core[17]: Access = 1576, Miss = 1576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15924
	L1D_cache_core[18]: Access = 1586, Miss = 1586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14404
	L1D_cache_core[19]: Access = 1742, Miss = 1738, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 14688
	L1D_cache_core[20]: Access = 1536, Miss = 1233, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 6910
	L1D_cache_core[21]: Access = 1600, Miss = 1291, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 7583
	L1D_cache_core[22]: Access = 1568, Miss = 1264, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 6885
	L1D_cache_core[23]: Access = 1760, Miss = 1392, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 5271
	L1D_cache_core[24]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 6860
	L1D_cache_core[25]: Access = 1760, Miss = 1395, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5523
	L1D_cache_core[26]: Access = 1728, Miss = 1394, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 6759
	L1D_cache_core[27]: Access = 1824, Miss = 1471, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4812
	L1D_cache_core[28]: Access = 1600, Miss = 1274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 6187
	L1D_cache_core[29]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 6233
	L1D_cache_core[30]: Access = 1728, Miss = 1331, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 5421
	L1D_cache_core[31]: Access = 1600, Miss = 1282, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 6379
	L1D_cache_core[32]: Access = 1696, Miss = 1374, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 5683
	L1D_cache_core[33]: Access = 1568, Miss = 1234, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 5836
	L1D_cache_core[34]: Access = 1664, Miss = 1340, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 5700
	L1D_cache_core[35]: Access = 1664, Miss = 1321, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 5764
	L1D_cache_core[36]: Access = 1600, Miss = 1266, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 6143
	L1D_cache_core[37]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 6705
	L1D_cache_core[38]: Access = 1600, Miss = 1259, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 6666
	L1D_cache_core[39]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 6084
	L1D_cache_core[40]: Access = 256, Miss = 239, Miss_rate = 0.934, Pending_hits = 17, Reservation_fails = 1387
	L1D_cache_core[41]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[42]: Access = 264, Miss = 234, Miss_rate = 0.886, Pending_hits = 25, Reservation_fails = 1130
	L1D_cache_core[43]: Access = 272, Miss = 263, Miss_rate = 0.967, Pending_hits = 9, Reservation_fails = 581
	L1D_cache_core[44]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 234
	L1D_cache_core[45]: Access = 272, Miss = 264, Miss_rate = 0.971, Pending_hits = 5, Reservation_fails = 1569
	L1D_cache_core[46]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 8, Reservation_fails = 1758
	L1D_cache_core[47]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 8, Reservation_fails = 1085
	L1D_cache_core[48]: Access = 264, Miss = 256, Miss_rate = 0.970, Pending_hits = 8, Reservation_fails = 931
	L1D_cache_core[49]: Access = 248, Miss = 232, Miss_rate = 0.935, Pending_hits = 16, Reservation_fails = 824
	L1D_cache_core[50]: Access = 272, Miss = 264, Miss_rate = 0.971, Pending_hits = 8, Reservation_fails = 156
	L1D_cache_core[51]: Access = 264, Miss = 259, Miss_rate = 0.981, Pending_hits = 5, Reservation_fails = 1896
	L1D_cache_core[52]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 105
	L1D_cache_core[53]: Access = 272, Miss = 265, Miss_rate = 0.974, Pending_hits = 7, Reservation_fails = 157
	L1D_cache_core[54]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 11, Reservation_fails = 1590
	L1D_cache_core[55]: Access = 264, Miss = 259, Miss_rate = 0.981, Pending_hits = 4, Reservation_fails = 1527
	L1D_cache_core[56]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 6, Reservation_fails = 952
	L1D_cache_core[57]: Access = 264, Miss = 249, Miss_rate = 0.943, Pending_hits = 10, Reservation_fails = 536
	L1D_cache_core[58]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 2545
	L1D_cache_core[59]: Access = 264, Miss = 257, Miss_rate = 0.973, Pending_hits = 7, Reservation_fails = 289
	L1D_total_cache_accesses = 69037
	L1D_total_cache_misses = 62075
	L1D_total_cache_miss_rate = 0.8992
	L1D_total_cache_pending_hits = 224
	L1D_total_cache_reservation_fails = 435791
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 89964
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 475162
	L1T_total_cache_misses = 1201
	L1T_total_cache_miss_rate = 0.0025
	L1T_total_cache_pending_hits = 473961
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 88209
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 473961
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 134637
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1463039
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
1866, 2658, 2658, 2658, 2658, 2654, 2658, 1970, 1734, 2522, 2526, 2517, 2522, 2517, 2518, 1841, 1681, 2473, 2473, 2472, 2473, 2472, 2472, 1800, 
gpgpu_n_tot_thrd_icount = 92303136
gpgpu_n_tot_w_icount = 2884473
gpgpu_n_stall_shd_mem = 877073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41363
gpgpu_n_mem_write_global = 27396
gpgpu_n_mem_texture = 1201
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 788504
gpgpu_n_store_insn = 635760
gpgpu_n_shmem_insn = 6352507
gpgpu_n_tex_insn = 1898329
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 2339784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 459275
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1047623	W0_Idle:665659	W0_Scoreboard:1816142	W1:0	W2:1413	W3:3536	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1430	W10:0	W11:0	W12:0	W13:1614	W14:66341	W15:0	W16:22101	W17:0	W18:5928	W19:0	W20:1985	W21:0	W22:0	W23:0	W24:251568	W25:0	W26:5040	W27:0	W28:455961	W29:390587	W30:15992	W31:0	W32:1661680
Warp Occupancy Distribution:
Stall:593028	W0_Idle:76974	W0_Scoreboard:327694	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1430	W10:0	W11:0	W12:0	W13:1614	W14:66341	W15:0	W16:5141	W17:0	W18:4488	W19:0	W20:1985	W21:0	W22:0	W23:0	W24:251568	W25:0	W26:5040	W27:0	W28:237528	W29:0	W30:15992	W31:0	W32:549377
Warp Occupancy Distribution:
Stall:201435	W0_Idle:381334	W0_Scoreboard:1082343	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473088
warp_utilization0: 0.449783
warp_utilization1: 0.533394
warp_utilization2: 0.221255
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 330904 {8:41363,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3165856 {40:3444,72:3584,136:20368,}
traffic_breakdown_coretomem[INST_ACC_R] = 20680 {8:2585,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9608 {8:1201,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5611904 {136:41264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 218880 {8:27360,}
traffic_breakdown_memtocore[INST_ACC_R] = 351560 {136:2585,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 163336 {136:1201,}
maxmrqlatency = 1002 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 342 
averagemflatency_1 = 313 
averagemflatency_2= 346 
averagemflatency_3 = 461 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 29 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 53454 
mrq_lat_table:20759 	1056 	1418 	2316 	5045 	6276 	6166 	3691 	1228 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	90 	103 	120 	22833 	36689 	9773 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28071 	10478 	8240 	9804 	11142 	4165 	679 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10534 	29114 	2869 	27 	0 	0 	0 	0 	0 	0 	5266 	6991 	15103 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	23 	72 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        24        28        28        33        32        32        32        24        19        32        32 
dram[1]:       113        78        28        34        30        27        28        32        32        32        32        32        28        32        32        32 
dram[2]:       119       118        24        24        29        25        30        28        32        32        32        32        23        24        32        32 
dram[3]:        96       112        35        28        27        25        30        29        32        32        32        32        32        24        32        32 
dram[4]:       119       102        22        23        27        26        28        29        33        32        32        35        24        18        32        32 
dram[5]:       113        91        29        35        31        28        29        28        32        32        32        32        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      3822      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      3544      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      4206      4102      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.306748  3.392405  2.796610  3.058824  3.698630  3.063584  3.679487  3.405882  3.821429  4.400000  2.974684  3.426471  4.252632  3.733945  3.127517  3.533835 
dram[1]:  3.011236  3.456954  2.976608  3.423841  3.632653  3.602740  3.608974  3.547170  3.537415  4.383333  3.562500  3.173611  4.347826  4.029703  3.080537  3.227586 
dram[2]:  3.329193  3.606667  3.077381  2.958823  3.448718  3.239521  3.410714  3.536144  3.834532  4.157480  3.369565  3.212329  4.020000  3.803738  3.227586  2.883435 
dram[3]:  3.341772  3.214724  3.090361  3.090909  3.262195  3.231707  3.789116  3.664516  4.416667  3.314103  3.360294  3.377778  3.931373  4.161616  2.943396  2.980769 
dram[4]:  3.350000  3.155689  3.006061  2.954023  3.776224  3.062857  3.488235  3.300578  3.734266  4.022901  3.219178  3.488722  4.561798  3.251969  2.956250  3.099338 
dram[5]:  3.414013  3.267516  3.023392  3.146342  3.581081  3.516340  3.765101  3.242774  3.737589  4.268293  3.640625  3.108108  4.090000  4.413043  3.126667  2.699422 
average row locality = 48141/14088 = 3.417164
average row locality_1 = 24468/8243 = 2.968337
average row locality_2 = 17064/4405 = 3.873780
average row locality_3 = 6609/1440 = 4.589583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       286       284       272       271       280       282       307       311       277       278       270       267       245       246       280       282 
dram[1]:       286       286       268       267       280       277       306       304       274       275       263       266       244       246       278       284 
dram[2]:       283       290       268       277       284       285       308       313       275       275       262       271       245       246       282       281 
dram[3]:       285       279       268       267       282       283       300       307       274       273       265       264       244       249       281       280 
dram[4]:       285       278       271       271       279       285       312       309       276       276       273       265       247       248       285       280 
dram[5]:       286       280       274       272       279       283       307       303       276       274       268       269       246       246       282       281 
total reads: 26554
bank skew: 313/244 = 1.28
chip skew: 4445/4401 = 1.01
number of total write accesses:
dram[0]:       253       252       223       249       260       248       267       268       258       250       200       199       159       161       186       188 
dram[1]:       250       236       241       250       254       249       257       261       246       251       193       191       156       161       181       184 
dram[2]:       253       251       249       226       254       256       265       274       258       253       203       198       157       161       186       189 
dram[3]:       243       245       245       243       253       247       257       261       256       244       192       192       157       163       187       185 
dram[4]:       251       249       225       243       261       251       281       262       258       251       197       199       159       165       188       188 
dram[5]:       250       233       243       244       251       255       254       258       251       251       198       191       163       160       187       186 
total reads: 21588
bank skew: 281/156 = 1.80
chip skew: 3633/3561 = 1.02
average mf latency per bank:
dram[0]:        577       547       502       531       482       493       487       485       445       452       487       525       509       530       519       521
dram[1]:        520       506       487       523       474       446       476       449       440       436       481       471       505       530       513       523
dram[2]:        561       517       509       521       520       460       475       480       472       459       501       477       536       494       533       528
dram[3]:        507       495       461       497       448       466       454       464       423       453       465       468       536       505       506       503
dram[4]:        525       523       468       484       444       468       506       459       421       442       528       479       502       503       496       498
dram[5]:        547       542       503       515       517       472       551       482       472       461       567       479       569       567       559       519
maximum mf latency per bank:
dram[0]:       1327       905       971      1016      1477      1177      1201      1068      1300       895      1481       966      1063       986      1391      1003
dram[1]:        855      1195       929      1253      1429      1241      1160      1162      1316      1150       934       952      1327      1096      1585      1033
dram[2]:        966       936       968      1172      1306      1300       991      1265      1288      1201       982      1226      1020      1006      1484      1114
dram[3]:       1211      1040      1067      1067      1111      1212       978      1100       918      1092       991       884      1178      1066      1032      1267
dram[4]:       1074      1182       985      1259      1396      1193      1251      1208      1077      1297      1416       960      1037       996      1116      1187
dram[5]:       1002      1574       948      1497      1364      1659      1199      1545      1026      1538      1097      1514      1031      1182      1397      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50500 n_act=2354 n_pre=2338 n_req=5798 n_req_1=1824 n_req_2=2850 n_req_3=1124 n_rd=8876 n_write=6492 bw_util=0.3074 bw_util_1=0.08829 bw_util_2=0.1616 bw_util_3=0.05757 blp=5.025030 blp_1= 1.425865 blp_2= 2.726920 blp_3= 2.552320
 n_activity=56679 dram_eff=0.3827 dram_eff_1=0.1099 dram_eff_2=0.2011 dram_eff_3=0.07167
bk0: 572a 53278i bk1: 568a 53953i bk2: 544a 52615i bk3: 542a 52874i bk4: 560a 53075i bk5: 564a 52020i bk6: 614a 51286i bk7: 622a 50905i bk8: 554a 54561i bk9: 556a 53759i bk10: 540a 55329i bk11: 534a 55989i bk12: 490a 58465i bk13: 492a 57208i bk14: 560a 54061i bk15: 564a 54175i 
bw_dist = 0.088	0.162	0.058	0.496	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01182
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50754 n_act=2285 n_pre=2269 n_req=5702 n_req_1=1751 n_req_2=2825 n_req_3=1126 n_rd=8807 n_write=6445 bw_util=0.3041 bw_util_1=0.08642 bw_util_2=0.1601 bw_util_3=0.05751 blp=4.956030 blp_1= 1.410496 blp_2= 2.779782 blp_3= 2.635719
 n_activity=56387 dram_eff=0.3805 dram_eff_1=0.1081 dram_eff_2=0.2004 dram_eff_3=0.07197
bk0: 572a 54212i bk1: 572a 54079i bk2: 536a 53191i bk3: 534a 53470i bk4: 560a 52955i bk5: 554a 53460i bk6: 612a 51409i bk7: 607a 50415i bk8: 548a 53411i bk9: 550a 54775i bk10: 526a 57191i bk11: 532a 55762i bk12: 488a 59024i bk13: 492a 58023i bk14: 556a 54337i bk15: 568a 53892i 
bw_dist = 0.086	0.160	0.058	0.495	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44925
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50436 n_act=2371 n_pre=2355 n_req=5822 n_req_1=1833 n_req_2=2860 n_req_3=1129 n_rd=8890 n_write=6508 bw_util=0.3086 bw_util_1=0.08858 bw_util_2=0.1621 bw_util_3=0.05785 blp=5.108712 blp_1= 1.417683 blp_2= 2.689226 blp_3= 2.649881
 n_activity=57547 dram_eff=0.3783 dram_eff_1=0.1086 dram_eff_2=0.1988 dram_eff_3=0.07093
bk0: 566a 55112i bk1: 580a 54379i bk2: 536a 52680i bk3: 554a 52114i bk4: 568a 52556i bk5: 570a 51476i bk6: 616a 50150i bk7: 626a 49433i bk8: 550a 53114i bk9: 550a 52909i bk10: 524a 55806i bk11: 542a 54594i bk12: 490a 57462i bk13: 492a 57798i bk14: 564a 55010i bk15: 562a 53498i 
bw_dist = 0.089	0.162	0.058	0.507	0.184
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.25652
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50632 n_act=2345 n_pre=2329 n_req=5705 n_req_1=1757 n_req_2=2824 n_req_3=1124 n_rd=8802 n_write=6452 bw_util=0.3039 bw_util_1=0.08645 bw_util_2=0.1601 bw_util_3=0.05737 blp=5.029994 blp_1= 1.408607 blp_2= 2.724459 blp_3= 2.477333
 n_activity=56704 dram_eff=0.3782 dram_eff_1=0.1076 dram_eff_2=0.1992 dram_eff_3=0.07139
bk0: 570a 54887i bk1: 558a 54347i bk2: 536a 53307i bk3: 534a 53318i bk4: 564a 53561i bk5: 566a 52614i bk6: 600a 51280i bk7: 614a 50995i bk8: 548a 54609i bk9: 546a 51877i bk10: 530a 56041i bk11: 528a 55552i bk12: 488a 58052i bk13: 498a 57431i bk14: 562a 54287i bk15: 560a 53683i 
bw_dist = 0.086	0.160	0.057	0.500	0.196
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40937
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50388 n_act=2405 n_pre=2391 n_req=5803 n_req_1=1830 n_req_2=2852 n_req_3=1121 n_rd=8878 n_write=6498 bw_util=0.3075 bw_util_1=0.08849 bw_util_2=0.1617 bw_util_3=0.05731 blp=5.033623 blp_1= 1.408900 blp_2= 2.684776 blp_3= 2.550032
 n_activity=56640 dram_eff=0.3831 dram_eff_1=0.1102 dram_eff_2=0.2014 dram_eff_3=0.0714
bk0: 570a 54490i bk1: 556a 54629i bk2: 540a 53563i bk3: 542a 52828i bk4: 558a 53641i bk5: 570a 51213i bk6: 624a 50140i bk7: 618a 50476i bk8: 552a 54512i bk9: 552a 53723i bk10: 546a 55309i bk11: 530a 56181i bk12: 494a 58909i bk13: 496a 56815i bk14: 570a 53846i bk15: 560a 54299i 
bw_dist = 0.088	0.162	0.057	0.495	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67226
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50588 n_act=2327 n_pre=2311 n_req=5721 n_req_1=1753 n_req_2=2850 n_req_3=1118 n_rd=8852 n_write=6482 bw_util=0.3054 bw_util_1=0.08665 bw_util_2=0.1616 bw_util_3=0.05717 blp=5.077991 blp_1= 1.416964 blp_2= 2.789527 blp_3= 2.502150
 n_activity=56381 dram_eff=0.3822 dram_eff_1=0.1084 dram_eff_2=0.2022 dram_eff_3=0.07155
bk0: 572a 54610i bk1: 560a 53725i bk2: 548a 52573i bk3: 544a 53165i bk4: 558a 52796i bk5: 566a 52611i bk6: 614a 50472i bk7: 606a 50000i bk8: 552a 53371i bk9: 548a 53225i bk10: 536a 56070i bk11: 538a 55030i bk12: 492a 58033i bk13: 492a 58711i bk14: 564a 54989i bk15: 562a 53604i 
bw_dist = 0.087	0.162	0.057	0.494	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.60815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5936, Miss = 2222, Miss_rate = 0.374, Pending_hits = 609, Reservation_fails = 410
L2_cache_bank[1]: Access = 6109, Miss = 2221, Miss_rate = 0.364, Pending_hits = 615, Reservation_fails = 1367
L2_cache_bank[2]: Access = 6003, Miss = 2199, Miss_rate = 0.366, Pending_hits = 570, Reservation_fails = 776
L2_cache_bank[3]: Access = 6019, Miss = 2206, Miss_rate = 0.367, Pending_hits = 640, Reservation_fails = 981
L2_cache_bank[4]: Access = 6103, Miss = 2207, Miss_rate = 0.362, Pending_hits = 655, Reservation_fails = 877
L2_cache_bank[5]: Access = 5893, Miss = 2244, Miss_rate = 0.381, Pending_hits = 628, Reservation_fails = 952
L2_cache_bank[6]: Access = 5995, Miss = 2201, Miss_rate = 0.367, Pending_hits = 624, Reservation_fails = 1235
L2_cache_bank[7]: Access = 5987, Miss = 2202, Miss_rate = 0.368, Pending_hits = 579, Reservation_fails = 1270
L2_cache_bank[8]: Access = 6082, Miss = 2234, Miss_rate = 0.367, Pending_hits = 626, Reservation_fails = 1046
L2_cache_bank[9]: Access = 6124, Miss = 2212, Miss_rate = 0.361, Pending_hits = 609, Reservation_fails = 1169
L2_cache_bank[10]: Access = 6217, Miss = 2218, Miss_rate = 0.357, Pending_hits = 598, Reservation_fails = 1461
L2_cache_bank[11]: Access = 6062, Miss = 2209, Miss_rate = 0.364, Pending_hits = 628, Reservation_fails = 1321
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5936, Miss = 2222 (0.374), PendingHit = 609 (0.103)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6109, Miss = 2221 (0.364), PendingHit = 615 (0.101)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6003, Miss = 2199 (0.366), PendingHit = 570 (0.095)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6019, Miss = 2206 (0.367), PendingHit = 640 (0.106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6103, Miss = 2207 (0.362), PendingHit = 655 (0.107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5893, Miss = 2244 (0.381), PendingHit = 628 (0.107)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5995, Miss = 2201 (0.367), PendingHit = 624 (0.104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5987, Miss = 2202 (0.368), PendingHit = 579 (0.0967)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6082, Miss = 2234 (0.367), PendingHit = 626 (0.103)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6124, Miss = 2212 (0.361), PendingHit = 609 (0.0994)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6217, Miss = 2218 (0.357), PendingHit = 598 (0.0962)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6062, Miss = 2209 (0.364), PendingHit = 628 (0.104)
L2 Cache Total Miss Rate = 0.366
Stream 1: L2 Cache Miss Rate = 0.220
Stream 2: L2 Cache Miss Rate = 0.501
Stream 3: L2 Cache Miss Rate = 0.251
Stream 1: Accesses  = 31145
Stream 1: Misses  = 6849
Stream 2: Accesses  = 33408
Stream 2: Misses  = 16738
Stream 3: Accesses  = 39122
Stream 3: Misses  = 9837
Stream 1+2: Accesses  = 64553
Stream 1+2: Misses  = 23587
Stream 1+2+3: Accesses  = 103675
Stream 1+2+3: Misses  = 33424
Total Accesses  = 72530
MPKI-CORES
CORE_L2MPKI_0	0.190
CORE_L2MPKI_1	0.196
CORE_L2MPKI_2	0.321
CORE_L2MPKI_3	0.228
CORE_L2MPKI_4	0.288
CORE_L2MPKI_5	0.209
CORE_L2MPKI_6	0.192
CORE_L2MPKI_7	0.235
CORE_L2MPKI_8	0.228
CORE_L2MPKI_9	0.208
CORE_L2MPKI_10	0.223
CORE_L2MPKI_11	0.245
CORE_L2MPKI_12	0.222
CORE_L2MPKI_13	0.251
CORE_L2MPKI_14	0.177
CORE_L2MPKI_15	0.213
CORE_L2MPKI_16	0.281
CORE_L2MPKI_17	0.224
CORE_L2MPKI_18	0.188
CORE_L2MPKI_19	0.305
CORE_L2MPKI_20	1.120
CORE_L2MPKI_21	1.127
CORE_L2MPKI_22	1.107
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.116
CORE_L2MPKI_25	1.106
CORE_L2MPKI_26	1.106
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.101
CORE_L2MPKI_29	1.105
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.108
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.096
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.086
CORE_L2MPKI_36	1.107
CORE_L2MPKI_37	1.123
CORE_L2MPKI_38	1.107
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	0.077
CORE_L2MPKI_41	0.081
CORE_L2MPKI_42	0.080
CORE_L2MPKI_43	0.081
CORE_L2MPKI_44	0.087
CORE_L2MPKI_45	0.088
CORE_L2MPKI_46	0.088
CORE_L2MPKI_47	0.077
CORE_L2MPKI_48	0.072
CORE_L2MPKI_49	0.081
CORE_L2MPKI_50	0.072
CORE_L2MPKI_51	0.076
CORE_L2MPKI_52	0.075
CORE_L2MPKI_53	0.075
CORE_L2MPKI_54	0.078
CORE_L2MPKI_55	0.080
CORE_L2MPKI_56	0.079
CORE_L2MPKI_57	0.073
CORE_L2MPKI_58	0.078
CORE_L2MPKI_59	0.074
Avg_MPKI_Stream1= 0.231
Avg_MPKI_Stream2= 1.106
Avg_MPKI_Stream3= 0.079
MISSES-CORES
CORE_MISSES_0	277
CORE_MISSES_1	295
CORE_MISSES_2	475
CORE_MISSES_3	338
CORE_MISSES_4	422
CORE_MISSES_5	302
CORE_MISSES_6	285
CORE_MISSES_7	353
CORE_MISSES_8	332
CORE_MISSES_9	310
CORE_MISSES_10	342
CORE_MISSES_11	367
CORE_MISSES_12	329
CORE_MISSES_13	372
CORE_MISSES_14	268
CORE_MISSES_15	314
CORE_MISSES_16	421
CORE_MISSES_17	319
CORE_MISSES_18	277
CORE_MISSES_19	451
CORE_MISSES_20	795
CORE_MISSES_21	833
CORE_MISSES_22	802
CORE_MISSES_23	894
CORE_MISSES_24	825
CORE_MISSES_25	899
CORE_MISSES_26	883
CORE_MISSES_27	925
CORE_MISSES_28	814
CORE_MISSES_29	817
CORE_MISSES_30	868
CORE_MISSES_31	819
CORE_MISSES_32	857
CORE_MISSES_33	794
CORE_MISSES_34	845
CORE_MISSES_35	835
CORE_MISSES_36	818
CORE_MISSES_37	797
CORE_MISSES_38	818
CORE_MISSES_39	800
CORE_MISSES_40	145
CORE_MISSES_41	157
CORE_MISSES_42	146
CORE_MISSES_43	158
CORE_MISSES_44	167
CORE_MISSES_45	166
CORE_MISSES_46	169
CORE_MISSES_47	147
CORE_MISSES_48	140
CORE_MISSES_49	150
CORE_MISSES_50	140
CORE_MISSES_51	142
CORE_MISSES_52	146
CORE_MISSES_53	143
CORE_MISSES_54	144
CORE_MISSES_55	150
CORE_MISSES_56	151
CORE_MISSES_57	142
CORE_MISSES_58	142
CORE_MISSES_59	143
L2_MISSES = 26575
L2_total_cache_accesses = 72530
L2_total_cache_misses = 26575
L2_total_cache_miss_rate = 0.3664
L2_total_cache_pending_hits = 7381
L2_total_cache_reservation_fails = 12865
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2075
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1018
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 107
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2281
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8884
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=252850
icnt_total_pkts_simt_to_mem=164709
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     554.4824
gpu_ipc_2 =     283.2279
gpu_ipc_3 =     710.8419
gpu_tot_sim_cycle_stream_1 = 53454
gpu_tot_sim_cycle_stream_2 = 53451
gpu_tot_sim_cycle_stream_3 = 53454
gpu_sim_insn_1 = 29639304
gpu_sim_insn_2 = 15138816
gpu_sim_insn_3 = 37997339
gpu_sim_cycle = 53455
gpu_sim_insn = 82775459
gpu_ipc =    1548.5073
gpu_tot_sim_cycle = 53455
gpu_tot_sim_insn = 82775459
gpu_tot_ipc =    1548.5073
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 65177
gpu_stall_icnt2sh    = 131115
gpu_total_sim_rate=403782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1485039
	L1I_total_cache_misses = 22000
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11648
L1D_cache:
	L1D_cache_core[0]: Access = 1342, Miss = 1342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14351
	L1D_cache_core[1]: Access = 1630, Miss = 1630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13981
	L1D_cache_core[2]: Access = 1691, Miss = 1689, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 13694
	L1D_cache_core[3]: Access = 1574, Miss = 1572, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15492
	L1D_cache_core[4]: Access = 1496, Miss = 1496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14894
	L1D_cache_core[5]: Access = 1513, Miss = 1513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15702
	L1D_cache_core[6]: Access = 1608, Miss = 1608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15574
	L1D_cache_core[7]: Access = 1625, Miss = 1625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14213
	L1D_cache_core[8]: Access = 1540, Miss = 1538, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 15001
	L1D_cache_core[9]: Access = 1496, Miss = 1496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15084
	L1D_cache_core[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13373
	L1D_cache_core[11]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14717
	L1D_cache_core[12]: Access = 1502, Miss = 1502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15286
	L1D_cache_core[13]: Access = 1388, Miss = 1388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14005
	L1D_cache_core[14]: Access = 1476, Miss = 1476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13425
	L1D_cache_core[15]: Access = 1468, Miss = 1468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15235
	L1D_cache_core[16]: Access = 1616, Miss = 1573, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 14092
	L1D_cache_core[17]: Access = 1576, Miss = 1576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15924
	L1D_cache_core[18]: Access = 1586, Miss = 1586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14404
	L1D_cache_core[19]: Access = 1742, Miss = 1738, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 14688
	L1D_cache_core[20]: Access = 1536, Miss = 1233, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 6910
	L1D_cache_core[21]: Access = 1600, Miss = 1291, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 7583
	L1D_cache_core[22]: Access = 1568, Miss = 1264, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 6885
	L1D_cache_core[23]: Access = 1760, Miss = 1392, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 5271
	L1D_cache_core[24]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 6860
	L1D_cache_core[25]: Access = 1760, Miss = 1395, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5523
	L1D_cache_core[26]: Access = 1728, Miss = 1394, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 6759
	L1D_cache_core[27]: Access = 1824, Miss = 1471, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4812
	L1D_cache_core[28]: Access = 1600, Miss = 1274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 6187
	L1D_cache_core[29]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 6233
	L1D_cache_core[30]: Access = 1728, Miss = 1331, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 5421
	L1D_cache_core[31]: Access = 1600, Miss = 1282, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 6379
	L1D_cache_core[32]: Access = 1696, Miss = 1374, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 5683
	L1D_cache_core[33]: Access = 1568, Miss = 1234, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 5836
	L1D_cache_core[34]: Access = 1664, Miss = 1340, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 5700
	L1D_cache_core[35]: Access = 1664, Miss = 1321, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 5764
	L1D_cache_core[36]: Access = 1600, Miss = 1266, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 6143
	L1D_cache_core[37]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 6705
	L1D_cache_core[38]: Access = 1600, Miss = 1259, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 6666
	L1D_cache_core[39]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 6084
	L1D_cache_core[40]: Access = 256, Miss = 239, Miss_rate = 0.934, Pending_hits = 17, Reservation_fails = 1387
	L1D_cache_core[41]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[42]: Access = 264, Miss = 234, Miss_rate = 0.886, Pending_hits = 25, Reservation_fails = 1130
	L1D_cache_core[43]: Access = 272, Miss = 263, Miss_rate = 0.967, Pending_hits = 9, Reservation_fails = 581
	L1D_cache_core[44]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 234
	L1D_cache_core[45]: Access = 272, Miss = 264, Miss_rate = 0.971, Pending_hits = 5, Reservation_fails = 1569
	L1D_cache_core[46]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 8, Reservation_fails = 1758
	L1D_cache_core[47]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 8, Reservation_fails = 1085
	L1D_cache_core[48]: Access = 264, Miss = 256, Miss_rate = 0.970, Pending_hits = 8, Reservation_fails = 931
	L1D_cache_core[49]: Access = 248, Miss = 232, Miss_rate = 0.935, Pending_hits = 16, Reservation_fails = 824
	L1D_cache_core[50]: Access = 272, Miss = 264, Miss_rate = 0.971, Pending_hits = 8, Reservation_fails = 156
	L1D_cache_core[51]: Access = 264, Miss = 259, Miss_rate = 0.981, Pending_hits = 5, Reservation_fails = 1896
	L1D_cache_core[52]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 105
	L1D_cache_core[53]: Access = 272, Miss = 265, Miss_rate = 0.974, Pending_hits = 7, Reservation_fails = 157
	L1D_cache_core[54]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 11, Reservation_fails = 1590
	L1D_cache_core[55]: Access = 264, Miss = 259, Miss_rate = 0.981, Pending_hits = 4, Reservation_fails = 1527
	L1D_cache_core[56]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 6, Reservation_fails = 952
	L1D_cache_core[57]: Access = 264, Miss = 249, Miss_rate = 0.943, Pending_hits = 10, Reservation_fails = 536
	L1D_cache_core[58]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 2545
	L1D_cache_core[59]: Access = 264, Miss = 257, Miss_rate = 0.973, Pending_hits = 7, Reservation_fails = 289
	L1D_total_cache_accesses = 69037
	L1D_total_cache_misses = 62075
	L1D_total_cache_miss_rate = 0.8992
	L1D_total_cache_pending_hits = 224
	L1D_total_cache_reservation_fails = 435791
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 89964
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 475162
	L1T_total_cache_misses = 1201
	L1T_total_cache_miss_rate = 0.0025
	L1T_total_cache_pending_hits = 473961
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 88209
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 473961
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 134637
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1463039
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
1866, 2658, 2658, 2658, 2658, 2654, 2658, 1970, 1734, 2522, 2526, 2517, 2522, 2517, 2518, 1841, 1681, 2473, 2473, 2472, 2473, 2472, 2472, 1800, 
gpgpu_n_tot_thrd_icount = 92303136
gpgpu_n_tot_w_icount = 2884473
gpgpu_n_stall_shd_mem = 877073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41363
gpgpu_n_mem_write_global = 27396
gpgpu_n_mem_texture = 1201
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 788504
gpgpu_n_store_insn = 635760
gpgpu_n_shmem_insn = 6352507
gpgpu_n_tex_insn = 1898329
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 2339784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 459275
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1047623	W0_Idle:665659	W0_Scoreboard:1816142	W1:0	W2:1413	W3:3536	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1430	W10:0	W11:0	W12:0	W13:1614	W14:66341	W15:0	W16:22101	W17:0	W18:5928	W19:0	W20:1985	W21:0	W22:0	W23:0	W24:251568	W25:0	W26:5040	W27:0	W28:455961	W29:390587	W30:15992	W31:0	W32:1661680
Warp Occupancy Distribution:
Stall:593028	W0_Idle:76974	W0_Scoreboard:327694	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1430	W10:0	W11:0	W12:0	W13:1614	W14:66341	W15:0	W16:5141	W17:0	W18:4488	W19:0	W20:1985	W21:0	W22:0	W23:0	W24:251568	W25:0	W26:5040	W27:0	W28:237528	W29:0	W30:15992	W31:0	W32:549377
Warp Occupancy Distribution:
Stall:201435	W0_Idle:381334	W0_Scoreboard:1082343	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473088
warp_utilization0: 0.449783
warp_utilization1: 0.533394
warp_utilization2: 0.221255
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 330904 {8:41363,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3165856 {40:3444,72:3584,136:20368,}
traffic_breakdown_coretomem[INST_ACC_R] = 20680 {8:2585,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9608 {8:1201,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5611904 {136:41264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 218880 {8:27360,}
traffic_breakdown_memtocore[INST_ACC_R] = 351560 {136:2585,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 163336 {136:1201,}
maxmrqlatency = 1002 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 342 
averagemflatency_1 = 313 
averagemflatency_2= 346 
averagemflatency_3 = 461 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 29 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 53454 
mrq_lat_table:20759 	1056 	1418 	2316 	5045 	6276 	6166 	3691 	1228 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	90 	103 	120 	22833 	36689 	9773 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28071 	10478 	8240 	9804 	11142 	4165 	679 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10534 	29114 	2869 	27 	0 	0 	0 	0 	0 	0 	5266 	6991 	15103 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	23 	72 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        24        28        28        33        32        32        32        24        19        32        32 
dram[1]:       113        78        28        34        30        27        28        32        32        32        32        32        28        32        32        32 
dram[2]:       119       118        24        24        29        25        30        28        32        32        32        32        23        24        32        32 
dram[3]:        96       112        35        28        27        25        30        29        32        32        32        32        32        24        32        32 
dram[4]:       119       102        22        23        27        26        28        29        33        32        32        35        24        18        32        32 
dram[5]:       113        91        29        35        31        28        29        28        32        32        32        32        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      3822      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      3544      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      4206      4102      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.306748  3.392405  2.796610  3.058824  3.698630  3.063584  3.679487  3.405882  3.821429  4.400000  2.974684  3.426471  4.252632  3.733945  3.127517  3.533835 
dram[1]:  3.011236  3.456954  2.976608  3.423841  3.632653  3.602740  3.608974  3.547170  3.537415  4.383333  3.562500  3.173611  4.347826  4.029703  3.080537  3.227586 
dram[2]:  3.329193  3.606667  3.077381  2.958823  3.448718  3.239521  3.410714  3.536144  3.834532  4.157480  3.369565  3.212329  4.020000  3.803738  3.227586  2.883435 
dram[3]:  3.341772  3.214724  3.090361  3.090909  3.262195  3.231707  3.789116  3.664516  4.416667  3.314103  3.360294  3.377778  3.931373  4.161616  2.943396  2.980769 
dram[4]:  3.350000  3.155689  3.006061  2.954023  3.776224  3.062857  3.488235  3.300578  3.734266  4.022901  3.219178  3.488722  4.561798  3.251969  2.956250  3.099338 
dram[5]:  3.414013  3.267516  3.023392  3.146342  3.581081  3.516340  3.765101  3.242774  3.737589  4.268293  3.640625  3.108108  4.090000  4.413043  3.126667  2.699422 
average row locality = 48141/14088 = 3.417164
average row locality_1 = 24468/8243 = 2.968337
average row locality_2 = 17064/4405 = 3.873780
average row locality_3 = 6609/1440 = 4.589583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       286       284       272       271       280       282       307       311       277       278       270       267       245       246       280       282 
dram[1]:       286       286       268       267       280       277       306       304       274       275       263       266       244       246       278       284 
dram[2]:       283       290       268       277       284       285       308       313       275       275       262       271       245       246       282       281 
dram[3]:       285       279       268       267       282       283       300       307       274       273       265       264       244       249       281       280 
dram[4]:       285       278       271       271       279       285       312       309       276       276       273       265       247       248       285       280 
dram[5]:       286       280       274       272       279       283       307       303       276       274       268       269       246       246       282       281 
total reads: 26554
bank skew: 313/244 = 1.28
chip skew: 4445/4401 = 1.01
number of total write accesses:
dram[0]:       253       252       223       249       260       248       267       268       258       250       200       199       159       161       186       188 
dram[1]:       250       236       241       250       254       249       257       261       246       251       193       191       156       161       181       184 
dram[2]:       253       251       249       226       254       256       265       274       258       253       203       198       157       161       186       189 
dram[3]:       243       245       245       243       253       247       257       261       256       244       192       192       157       163       187       185 
dram[4]:       251       249       225       243       261       251       281       262       258       251       197       199       159       165       188       188 
dram[5]:       250       233       243       244       251       255       254       258       251       251       198       191       163       160       187       186 
total reads: 21588
bank skew: 281/156 = 1.80
chip skew: 3633/3561 = 1.02
average mf latency per bank:
dram[0]:        577       547       502       531       482       493       487       485       445       452       487       525       509       530       519       521
dram[1]:        520       506       487       523       474       446       476       449       440       436       481       471       505       530       513       523
dram[2]:        561       517       509       521       520       460       475       480       472       459       501       477       536       494       533       528
dram[3]:        507       495       461       497       448       466       454       464       423       453       465       468       536       505       506       503
dram[4]:        525       523       468       484       444       468       506       459       421       442       528       479       502       503       496       498
dram[5]:        547       542       503       515       517       472       551       482       472       461       567       479       569       567       559       519
maximum mf latency per bank:
dram[0]:       1327       905       971      1016      1477      1177      1201      1068      1300       895      1481       966      1063       986      1391      1003
dram[1]:        855      1195       929      1253      1429      1241      1160      1162      1316      1150       934       952      1327      1096      1585      1033
dram[2]:        966       936       968      1172      1306      1300       991      1265      1288      1201       982      1226      1020      1006      1484      1114
dram[3]:       1211      1040      1067      1067      1111      1212       978      1100       918      1092       991       884      1178      1066      1032      1267
dram[4]:       1074      1182       985      1259      1396      1193      1251      1208      1077      1297      1416       960      1037       996      1116      1187
dram[5]:       1002      1574       948      1497      1364      1659      1199      1545      1026      1538      1097      1514      1031      1182      1397      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50500 n_act=2354 n_pre=2338 n_req=5798 n_req_1=1824 n_req_2=2850 n_req_3=1124 n_rd=8876 n_write=6492 bw_util=0.3074 bw_util_1=0.08829 bw_util_2=0.1616 bw_util_3=0.05757 blp=5.025030 blp_1= 1.425865 blp_2= 2.726920 blp_3= 2.552320
 n_activity=56679 dram_eff=0.3827 dram_eff_1=0.1099 dram_eff_2=0.2011 dram_eff_3=0.07167
bk0: 572a 53278i bk1: 568a 53953i bk2: 544a 52615i bk3: 542a 52874i bk4: 560a 53075i bk5: 564a 52020i bk6: 614a 51286i bk7: 622a 50905i bk8: 554a 54561i bk9: 556a 53759i bk10: 540a 55329i bk11: 534a 55989i bk12: 490a 58465i bk13: 492a 57208i bk14: 560a 54061i bk15: 564a 54175i 
bw_dist = 0.088	0.162	0.058	0.496	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01182
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50754 n_act=2285 n_pre=2269 n_req=5702 n_req_1=1751 n_req_2=2825 n_req_3=1126 n_rd=8807 n_write=6445 bw_util=0.3041 bw_util_1=0.08642 bw_util_2=0.1601 bw_util_3=0.05751 blp=4.956030 blp_1= 1.410496 blp_2= 2.779782 blp_3= 2.635719
 n_activity=56387 dram_eff=0.3805 dram_eff_1=0.1081 dram_eff_2=0.2004 dram_eff_3=0.07197
bk0: 572a 54212i bk1: 572a 54079i bk2: 536a 53191i bk3: 534a 53470i bk4: 560a 52955i bk5: 554a 53460i bk6: 612a 51409i bk7: 607a 50415i bk8: 548a 53411i bk9: 550a 54775i bk10: 526a 57191i bk11: 532a 55762i bk12: 488a 59024i bk13: 492a 58023i bk14: 556a 54337i bk15: 568a 53892i 
bw_dist = 0.086	0.160	0.058	0.495	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44925
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50436 n_act=2371 n_pre=2355 n_req=5822 n_req_1=1833 n_req_2=2860 n_req_3=1129 n_rd=8890 n_write=6508 bw_util=0.3086 bw_util_1=0.08858 bw_util_2=0.1621 bw_util_3=0.05785 blp=5.108712 blp_1= 1.417683 blp_2= 2.689226 blp_3= 2.649881
 n_activity=57547 dram_eff=0.3783 dram_eff_1=0.1086 dram_eff_2=0.1988 dram_eff_3=0.07093
bk0: 566a 55112i bk1: 580a 54379i bk2: 536a 52680i bk3: 554a 52114i bk4: 568a 52556i bk5: 570a 51476i bk6: 616a 50150i bk7: 626a 49433i bk8: 550a 53114i bk9: 550a 52909i bk10: 524a 55806i bk11: 542a 54594i bk12: 490a 57462i bk13: 492a 57798i bk14: 564a 55010i bk15: 562a 53498i 
bw_dist = 0.089	0.162	0.058	0.507	0.184
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.25652
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50632 n_act=2345 n_pre=2329 n_req=5705 n_req_1=1757 n_req_2=2824 n_req_3=1124 n_rd=8802 n_write=6452 bw_util=0.3039 bw_util_1=0.08645 bw_util_2=0.1601 bw_util_3=0.05737 blp=5.029994 blp_1= 1.408607 blp_2= 2.724459 blp_3= 2.477333
 n_activity=56704 dram_eff=0.3782 dram_eff_1=0.1076 dram_eff_2=0.1992 dram_eff_3=0.07139
bk0: 570a 54887i bk1: 558a 54347i bk2: 536a 53307i bk3: 534a 53318i bk4: 564a 53561i bk5: 566a 52614i bk6: 600a 51280i bk7: 614a 50995i bk8: 548a 54609i bk9: 546a 51877i bk10: 530a 56041i bk11: 528a 55552i bk12: 488a 58052i bk13: 498a 57431i bk14: 562a 54287i bk15: 560a 53683i 
bw_dist = 0.086	0.160	0.057	0.500	0.196
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40937
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50388 n_act=2405 n_pre=2391 n_req=5803 n_req_1=1830 n_req_2=2852 n_req_3=1121 n_rd=8878 n_write=6498 bw_util=0.3075 bw_util_1=0.08849 bw_util_2=0.1617 bw_util_3=0.05731 blp=5.033623 blp_1= 1.408900 blp_2= 2.684776 blp_3= 2.550032
 n_activity=56640 dram_eff=0.3831 dram_eff_1=0.1102 dram_eff_2=0.2014 dram_eff_3=0.0714
bk0: 570a 54490i bk1: 556a 54629i bk2: 540a 53563i bk3: 542a 52828i bk4: 558a 53641i bk5: 570a 51213i bk6: 624a 50140i bk7: 618a 50476i bk8: 552a 54512i bk9: 552a 53723i bk10: 546a 55309i bk11: 530a 56181i bk12: 494a 58909i bk13: 496a 56815i bk14: 570a 53846i bk15: 560a 54299i 
bw_dist = 0.088	0.162	0.057	0.495	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67226
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70560 n_nop=50588 n_act=2327 n_pre=2311 n_req=5721 n_req_1=1753 n_req_2=2850 n_req_3=1118 n_rd=8852 n_write=6482 bw_util=0.3054 bw_util_1=0.08665 bw_util_2=0.1616 bw_util_3=0.05717 blp=5.077991 blp_1= 1.416964 blp_2= 2.789527 blp_3= 2.502150
 n_activity=56381 dram_eff=0.3822 dram_eff_1=0.1084 dram_eff_2=0.2022 dram_eff_3=0.07155
bk0: 572a 54610i bk1: 560a 53725i bk2: 548a 52573i bk3: 544a 53165i bk4: 558a 52796i bk5: 566a 52611i bk6: 614a 50472i bk7: 606a 50000i bk8: 552a 53371i bk9: 548a 53225i bk10: 536a 56070i bk11: 538a 55030i bk12: 492a 58033i bk13: 492a 58711i bk14: 564a 54989i bk15: 562a 53604i 
bw_dist = 0.087	0.162	0.057	0.494	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.60815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5936, Miss = 2222, Miss_rate = 0.374, Pending_hits = 609, Reservation_fails = 410
L2_cache_bank[1]: Access = 6109, Miss = 2221, Miss_rate = 0.364, Pending_hits = 615, Reservation_fails = 1367
L2_cache_bank[2]: Access = 6003, Miss = 2199, Miss_rate = 0.366, Pending_hits = 570, Reservation_fails = 776
L2_cache_bank[3]: Access = 6019, Miss = 2206, Miss_rate = 0.367, Pending_hits = 640, Reservation_fails = 981
L2_cache_bank[4]: Access = 6103, Miss = 2207, Miss_rate = 0.362, Pending_hits = 655, Reservation_fails = 877
L2_cache_bank[5]: Access = 5893, Miss = 2244, Miss_rate = 0.381, Pending_hits = 628, Reservation_fails = 952
L2_cache_bank[6]: Access = 5995, Miss = 2201, Miss_rate = 0.367, Pending_hits = 624, Reservation_fails = 1235
L2_cache_bank[7]: Access = 5987, Miss = 2202, Miss_rate = 0.368, Pending_hits = 579, Reservation_fails = 1270
L2_cache_bank[8]: Access = 6082, Miss = 2234, Miss_rate = 0.367, Pending_hits = 626, Reservation_fails = 1046
L2_cache_bank[9]: Access = 6124, Miss = 2212, Miss_rate = 0.361, Pending_hits = 609, Reservation_fails = 1169
L2_cache_bank[10]: Access = 6217, Miss = 2218, Miss_rate = 0.357, Pending_hits = 598, Reservation_fails = 1461
L2_cache_bank[11]: Access = 6062, Miss = 2209, Miss_rate = 0.364, Pending_hits = 628, Reservation_fails = 1321
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5936, Miss = 2222 (0.374), PendingHit = 609 (0.103)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6109, Miss = 2221 (0.364), PendingHit = 615 (0.101)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6003, Miss = 2199 (0.366), PendingHit = 570 (0.095)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6019, Miss = 2206 (0.367), PendingHit = 640 (0.106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6103, Miss = 2207 (0.362), PendingHit = 655 (0.107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5893, Miss = 2244 (0.381), PendingHit = 628 (0.107)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5995, Miss = 2201 (0.367), PendingHit = 624 (0.104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5987, Miss = 2202 (0.368), PendingHit = 579 (0.0967)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6082, Miss = 2234 (0.367), PendingHit = 626 (0.103)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6124, Miss = 2212 (0.361), PendingHit = 609 (0.0994)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6217, Miss = 2218 (0.357), PendingHit = 598 (0.0962)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6062, Miss = 2209 (0.364), PendingHit = 628 (0.104)
L2 Cache Total Miss Rate = 0.366
Stream 1: L2 Cache Miss Rate = 0.220
Stream 2: L2 Cache Miss Rate = 0.501
Stream 3: L2 Cache Miss Rate = 0.251
Stream 1: Accesses  = 31145
Stream 1: Misses  = 6849
Stream 2: Accesses  = 33408
Stream 2: Misses  = 16738
Stream 3: Accesses  = 39122
Stream 3: Misses  = 9837
Stream 1+2: Accesses  = 64553
Stream 1+2: Misses  = 23587
Stream 1+2+3: Accesses  = 103675
Stream 1+2+3: Misses  = 33424
Total Accesses  = 72530
MPKI-CORES
CORE_L2MPKI_0	0.190
CORE_L2MPKI_1	0.196
CORE_L2MPKI_2	0.321
CORE_L2MPKI_3	0.228
CORE_L2MPKI_4	0.288
CORE_L2MPKI_5	0.209
CORE_L2MPKI_6	0.192
CORE_L2MPKI_7	0.235
CORE_L2MPKI_8	0.228
CORE_L2MPKI_9	0.208
CORE_L2MPKI_10	0.223
CORE_L2MPKI_11	0.245
CORE_L2MPKI_12	0.222
CORE_L2MPKI_13	0.251
CORE_L2MPKI_14	0.177
CORE_L2MPKI_15	0.213
CORE_L2MPKI_16	0.281
CORE_L2MPKI_17	0.224
CORE_L2MPKI_18	0.188
CORE_L2MPKI_19	0.305
CORE_L2MPKI_20	1.120
CORE_L2MPKI_21	1.127
CORE_L2MPKI_22	1.107
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.116
CORE_L2MPKI_25	1.106
CORE_L2MPKI_26	1.106
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.101
CORE_L2MPKI_29	1.105
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.108
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.096
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.086
CORE_L2MPKI_36	1.107
CORE_L2MPKI_37	1.123
CORE_L2MPKI_38	1.107
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	0.077
CORE_L2MPKI_41	0.081
CORE_L2MPKI_42	0.080
CORE_L2MPKI_43	0.081
CORE_L2MPKI_44	0.087
CORE_L2MPKI_45	0.088
CORE_L2MPKI_46	0.088
CORE_L2MPKI_47	0.077
CORE_L2MPKI_48	0.072
CORE_L2MPKI_49	0.081
CORE_L2MPKI_50	0.072
CORE_L2MPKI_51	0.076
CORE_L2MPKI_52	0.075
CORE_L2MPKI_53	0.075
CORE_L2MPKI_54	0.078
CORE_L2MPKI_55	0.080
CORE_L2MPKI_56	0.079
CORE_L2MPKI_57	0.073
CORE_L2MPKI_58	0.078
CORE_L2MPKI_59	0.074
Avg_MPKI_Stream1= 0.231
Avg_MPKI_Stream2= 1.106
Avg_MPKI_Stream3= 0.079
MISSES-CORES
CORE_MISSES_0	277
CORE_MISSES_1	295
CORE_MISSES_2	475
CORE_MISSES_3	338
CORE_MISSES_4	422
CORE_MISSES_5	302
CORE_MISSES_6	285
CORE_MISSES_7	353
CORE_MISSES_8	332
CORE_MISSES_9	310
CORE_MISSES_10	342
CORE_MISSES_11	367
CORE_MISSES_12	329
CORE_MISSES_13	372
CORE_MISSES_14	268
CORE_MISSES_15	314
CORE_MISSES_16	421
CORE_MISSES_17	319
CORE_MISSES_18	277
CORE_MISSES_19	451
CORE_MISSES_20	795
CORE_MISSES_21	833
CORE_MISSES_22	802
CORE_MISSES_23	894
CORE_MISSES_24	825
CORE_MISSES_25	899
CORE_MISSES_26	883
CORE_MISSES_27	925
CORE_MISSES_28	814
CORE_MISSES_29	817
CORE_MISSES_30	868
CORE_MISSES_31	819
CORE_MISSES_32	857
CORE_MISSES_33	794
CORE_MISSES_34	845
CORE_MISSES_35	835
CORE_MISSES_36	818
CORE_MISSES_37	797
CORE_MISSES_38	818
CORE_MISSES_39	800
CORE_MISSES_40	145
CORE_MISSES_41	157
CORE_MISSES_42	146
CORE_MISSES_43	158
CORE_MISSES_44	167
CORE_MISSES_45	166
CORE_MISSES_46	169
CORE_MISSES_47	147
CORE_MISSES_48	140
CORE_MISSES_49	150
CORE_MISSES_50	140
CORE_MISSES_51	142
CORE_MISSES_52	146
CORE_MISSES_53	143
CORE_MISSES_54	144
CORE_MISSES_55	150
CORE_MISSES_56	151
CORE_MISSES_57	142
CORE_MISSES_58	142
CORE_MISSES_59	143
L2_MISSES = 26575
L2_total_cache_accesses = 72530
L2_total_cache_misses = 26575
L2_total_cache_miss_rate = 0.3664
L2_total_cache_pending_hits = 7381
L2_total_cache_reservation_fails = 12865
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2075
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1018
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 107
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2281
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8884
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=252850
icnt_total_pkts_simt_to_mem=164709
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     566.1355
gpu_ipc_2 =     279.3689
gpu_ipc_3 =     720.5707
gpu_tot_sim_cycle_stream_1 = 81289
gpu_tot_sim_cycle_stream_2 = 81284
gpu_tot_sim_cycle_stream_3 = 81289
gpu_sim_insn_1 = 46020589
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 58574475
gpu_sim_cycle = 81290
gpu_sim_insn = 127303288
gpu_ipc =    1566.0387
gpu_tot_sim_cycle = 81290
gpu_tot_sim_insn = 127303288
gpu_tot_ipc =    1566.0387
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 100981
gpu_stall_icnt2sh    = 180969
gpu_total_sim_rate=397822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2281827
	L1I_total_cache_misses = 28468
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19526
L1D_cache:
	L1D_cache_core[0]: Access = 2094, Miss = 2090, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21828
	L1D_cache_core[1]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21883
	L1D_cache_core[2]: Access = 2604, Miss = 2602, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 21811
	L1D_cache_core[3]: Access = 2444, Miss = 2442, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23611
	L1D_cache_core[4]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23427
	L1D_cache_core[5]: Access = 2352, Miss = 2350, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23770
	L1D_cache_core[6]: Access = 2528, Miss = 2526, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23153
	L1D_cache_core[7]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22099
	L1D_cache_core[8]: Access = 2508, Miss = 2502, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 22532
	L1D_cache_core[9]: Access = 2364, Miss = 2364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23192
	L1D_cache_core[10]: Access = 2488, Miss = 2486, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 22374
	L1D_cache_core[11]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23768
	L1D_cache_core[12]: Access = 2336, Miss = 2332, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23209
	L1D_cache_core[13]: Access = 2296, Miss = 2296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22037
	L1D_cache_core[14]: Access = 2488, Miss = 2488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22125
	L1D_cache_core[15]: Access = 2136, Miss = 2136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22989
	L1D_cache_core[16]: Access = 2372, Miss = 2329, Miss_rate = 0.982, Pending_hits = 36, Reservation_fails = 22297
	L1D_cache_core[17]: Access = 2392, Miss = 2392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23630
	L1D_cache_core[18]: Access = 2404, Miss = 2404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22735
	L1D_cache_core[19]: Access = 2604, Miss = 2600, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 22095
	L1D_cache_core[20]: Access = 2368, Miss = 1921, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 10768
	L1D_cache_core[21]: Access = 2464, Miss = 1983, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10612
	L1D_cache_core[22]: Access = 2336, Miss = 1880, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 11152
	L1D_cache_core[23]: Access = 2528, Miss = 2032, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 9433
	L1D_cache_core[24]: Access = 2496, Miss = 1965, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 10291
	L1D_cache_core[25]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10130
	L1D_cache_core[26]: Access = 2496, Miss = 2027, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 12707
	L1D_cache_core[27]: Access = 2656, Miss = 2166, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 8721
	L1D_cache_core[28]: Access = 2464, Miss = 1952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9107
	L1D_cache_core[29]: Access = 2368, Miss = 1870, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 11172
	L1D_cache_core[30]: Access = 2656, Miss = 2059, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 7806
	L1D_cache_core[31]: Access = 2432, Miss = 1951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9044
	L1D_cache_core[32]: Access = 2464, Miss = 2006, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 9984
	L1D_cache_core[33]: Access = 2336, Miss = 1842, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 11398
	L1D_cache_core[34]: Access = 2528, Miss = 2028, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8087
	L1D_cache_core[35]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 10691
	L1D_cache_core[36]: Access = 2400, Miss = 1900, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9694
	L1D_cache_core[37]: Access = 2400, Miss = 1886, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10319
	L1D_cache_core[38]: Access = 2368, Miss = 1877, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 10971
	L1D_cache_core[39]: Access = 2432, Miss = 1926, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 8820
	L1D_cache_core[40]: Access = 428, Miss = 405, Miss_rate = 0.946, Pending_hits = 20, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 436, Miss = 418, Miss_rate = 0.959, Pending_hits = 16, Reservation_fails = 952
	L1D_cache_core[42]: Access = 432, Miss = 393, Miss_rate = 0.910, Pending_hits = 30, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 478, Miss = 461, Miss_rate = 0.964, Pending_hits = 17, Reservation_fails = 581
	L1D_cache_core[44]: Access = 442, Miss = 423, Miss_rate = 0.957, Pending_hits = 16, Reservation_fails = 1258
	L1D_cache_core[45]: Access = 440, Miss = 425, Miss_rate = 0.966, Pending_hits = 10, Reservation_fails = 2926
	L1D_cache_core[46]: Access = 436, Miss = 419, Miss_rate = 0.961, Pending_hits = 14, Reservation_fails = 1758
	L1D_cache_core[47]: Access = 451, Miss = 432, Miss_rate = 0.958, Pending_hits = 12, Reservation_fails = 1583
	L1D_cache_core[48]: Access = 436, Miss = 421, Miss_rate = 0.966, Pending_hits = 10, Reservation_fails = 2627
	L1D_cache_core[49]: Access = 428, Miss = 405, Miss_rate = 0.946, Pending_hits = 21, Reservation_fails = 1693
	L1D_cache_core[50]: Access = 442, Miss = 426, Miss_rate = 0.964, Pending_hits = 14, Reservation_fails = 354
	L1D_cache_core[51]: Access = 432, Miss = 420, Miss_rate = 0.972, Pending_hits = 12, Reservation_fails = 2839
	L1D_cache_core[52]: Access = 428, Miss = 411, Miss_rate = 0.960, Pending_hits = 8, Reservation_fails = 338
	L1D_cache_core[53]: Access = 444, Miss = 431, Miss_rate = 0.971, Pending_hits = 12, Reservation_fails = 2388
	L1D_cache_core[54]: Access = 436, Miss = 414, Miss_rate = 0.950, Pending_hits = 16, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 436, Miss = 423, Miss_rate = 0.970, Pending_hits = 11, Reservation_fails = 2397
	L1D_cache_core[56]: Access = 444, Miss = 427, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 2167
	L1D_cache_core[57]: Access = 451, Miss = 431, Miss_rate = 0.956, Pending_hits = 15, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 440, Miss = 424, Miss_rate = 0.964, Pending_hits = 14, Reservation_fails = 3899
	L1D_cache_core[59]: Access = 444, Miss = 428, Miss_rate = 0.964, Pending_hits = 11, Reservation_fails = 1417
	L1D_total_cache_accesses = 105982
	L1D_total_cache_misses = 95595
	L1D_total_cache_miss_rate = 0.9020
	L1D_total_cache_pending_hits = 328
	L1D_total_cache_reservation_fails = 692091
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 137927
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 797633
	L1T_total_cache_misses = 1476
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 796157
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 475587
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136172
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 796157
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2253359
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28468
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19526
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
2849, 4071, 4071, 4067, 4071, 4067, 4071, 2972, 2820, 4041, 4041, 4041, 4041, 4039, 4039, 2937, 2764, 3898, 3900, 3898, 3898, 3898, 3898, 2890, 
gpgpu_n_tot_thrd_icount = 142168992
gpgpu_n_tot_w_icount = 4442781
gpgpu_n_stall_shd_mem = 1437049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62895
gpgpu_n_mem_write_global = 42648
gpgpu_n_mem_texture = 1476
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1193184
gpgpu_n_store_insn = 970024
gpgpu_n_shmem_insn = 9712997
gpgpu_n_tex_insn = 2937458
gpgpu_n_const_mem_insn = 688128
gpgpu_n_param_mem_insn = 3600704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2537
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 728849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1639853	W0_Idle:854682	W0_Scoreboard:2816783	W1:0	W2:2008	W3:5786	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2283	W10:0	W11:0	W12:0	W13:2454	W14:104353	W15:0	W16:31270	W17:0	W18:9599	W19:0	W20:3003	W21:0	W22:0	W23:0	W24:395351	W25:0	W26:7560	W27:0	W28:786281	W29:521894	W30:24773	W31:0	W32:2546867
Warp Occupancy Distribution:
Stall:902967	W0_Idle:80505	W0_Scoreboard:495491	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2283	W10:0	W11:0	W12:0	W13:2454	W14:104353	W15:0	W16:8160	W17:0	W18:7079	W19:0	W20:3003	W21:0	W22:0	W23:0	W24:395351	W25:0	W26:7560	W27:0	W28:368066	W29:0	W30:24773	W31:0	W32:849555
Warp Occupancy Distribution:
Stall:321501	W0_Idle:559953	W0_Scoreboard:1660514	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709632
warp_utilization0: 0.455518
warp_utilization1: 0.545158
warp_utilization2: 0.218241
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 503160 {8:62895,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4898304 {40:5584,72:5715,136:31349,}
traffic_breakdown_coretomem[INST_ACC_R] = 29696 {8:3712,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11808 {8:1476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8545968 {136:62838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 340672 {8:42584,}
traffic_breakdown_memtocore[INST_ACC_R] = 504288 {136:3708,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 200736 {136:1476,}
maxmrqlatency = 1025 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 347 
averagemflatency_1 = 309 
averagemflatency_2= 358 
averagemflatency_3 = 479 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 35 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 81289 
mrq_lat_table:31623 	1627 	2245 	3743 	8206 	10549 	10371 	6338 	2223 	340 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	156 	176 	158 	35201 	54512 	16120 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43564 	15752 	12282 	13990 	17085 	6848 	1230 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17285 	43282 	3797 	29 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	10749 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	41 	103 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        24        28        28        33        32        36        64        24        34        32        32 
dram[1]:       113        78        28        34        30        27        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        25        24        29        25        30        28        32        32        63        37        30        24        32        32 
dram[3]:        96       112        35        28        27        25        30        29        32        32        33        32        32        24        32        32 
dram[4]:       119       102        22        23        27        26        28        29        33        32        44        35        26        29        32        32 
dram[5]:       113        91        29        35        31        28        29        28        32        32        63        35        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.514403  3.445783  2.728873  2.806896  3.394737  2.849624  3.322449  3.174905  3.519824  3.442060  2.855072  2.884058  3.450644  3.493450  3.418410  3.677130 
dram[1]:  3.164179  3.610390  2.888087  3.166008  3.424779  3.260870  3.173228  3.272727  3.142292  3.454545  3.123016  2.870968  3.394068  3.236735  3.313008  3.378151 
dram[2]:  3.332031  3.602510  2.937729  2.730104  3.121458  3.121458  3.289157  3.307087  3.351240  3.609865  2.984962  2.841155  3.419914  3.235772  3.485106  3.110687 
dram[3]:  3.399194  3.279070  2.843416  2.812721  3.015810  3.040000  3.355372  3.235294  3.400000  3.089147  3.038760  2.897810  3.299578  3.358650  3.111538  3.429167 
dram[4]:  3.530612  3.208333  2.798561  2.836879  3.419643  2.832714  3.142857  3.168582  3.396625  3.279835  2.875000  2.962963  3.724771  3.046154  3.134100  3.355102 
dram[5]:  3.423387  3.358871  2.851064  2.974074  3.297414  3.212500  3.158915  2.928571  3.329167  3.400862  3.227642  2.916364  3.360996  3.555046  3.353658  2.985240 
average row locality = 77266/24203 = 3.192414
average row locality_1 = 40324/14192 = 2.841319
average row locality_2 = 25539/7471 = 3.418418
average row locality_3 = 11403/2540 = 4.489370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       437       435       418       429       400       398       436       445       416       416       423       427       428       429       434       429 
dram[1]:       443       432       422       419       401       392       435       444       415       413       420       426       428       426       429       430 
dram[2]:       436       441       421       425       405       400       438       448       415       418       419       425       428       424       429       434 
dram[3]:       436       435       418       418       401       397       438       443       414       414       421       424       425       427       428       435 
dram[4]:       438       430       419       424       396       401       442       443       417       414       424       425       431       425       438       429 
dram[5]:       443       430       428       423       397       402       440       441       416       412       425       431       429       422       433       429 
total reads: 40752
bank skew: 448/392 = 1.14
chip skew: 6806/6774 = 1.00
number of total write accesses:
dram[0]:       417       423       357       385       374       360       378       390       383       386       365       369       376       371       383       391 
dram[1]:       405       402       378       382       373       358       371       384       380       385       367       375       373       367       386       374 
dram[2]:       417       420       381       364       366       371       381       392       396       387       375       362       362       372       390       381 
dram[3]:       407       411       381       378       363       363       374       384       385       383       363       370       358       369       381       388 
dram[4]:       427       417       359       376       370       361       394       384       388       383       358       375       381       367       380       393 
dram[5]:       406       403       376       380       368       369       375       379       383       378       369       371       381       353       392       380 
total reads: 36519
bank skew: 427/353 = 1.21
chip skew: 6117/6058 = 1.01
average mf latency per bank:
dram[0]:        506       491       473       506       477       525       488       509       437       454       487       540       443       489       469       488
dram[1]:        475       462       482       507       483       486       495       484       449       446       498       500       453       483       480       472
dram[2]:        497       472       483       494       523       479       487       499       465       449       507       492       479       439       486       490
dram[3]:        468       454       457       477       474       489       475       484       440       455       497       482       487       453       458       476
dram[4]:        479       464       468       466       467       482       520       467       423       432       520       473       449       454       470       460
dram[5]:        489       481       485       494       508       496       544       498       467       464       544       496       488       493       502       470
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1180      1481      1511      1063      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1160      1189      1316      1150      1077      1418      1327      1250      1585      1223
dram[2]:       1289      1059      1337      1172      1365      1409       991      1270      1302      1402      1085      1629      1316      1152      1484      1541
dram[3]:       1211      1040      1099      1293      1265      1315      1198      1185      1013      1252      1037      1616      1310      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1193      1251      1257      1651      1297      1416      1207      1186      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74686 n_act=4005 n_pre=3989 n_req=9007 n_req_1=2795 n_req_2=4264 n_req_3=1948 n_rd=13600 n_write=11022 bw_util=0.3135 bw_util_1=0.08889 bw_util_2=0.159 bw_util_3=0.0657 blp=5.376395 blp_1= 1.400258 blp_2= 2.813532 blp_3= 2.620786
 n_activity=89084 dram_eff=0.3777 dram_eff_1=0.1071 dram_eff_2=0.1915 dram_eff_3=0.07914
bk0: 874a 80124i bk1: 870a 80716i bk2: 836a 79482i bk3: 858a 77841i bk4: 800a 80402i bk5: 796a 79113i bk6: 872a 77559i bk7: 890a 77709i bk8: 832a 81445i bk9: 832a 79794i bk10: 846a 80055i bk11: 854a 79080i bk12: 856a 80424i bk13: 858a 79551i bk14: 868a 76536i bk15: 858a 76943i 
bw_dist = 0.089	0.159	0.066	0.517	0.170
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.83507
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74801 n_act=3972 n_pre=3956 n_req=8932 n_req_1=2739 n_req_2=4239 n_req_3=1954 n_rd=13550 n_write=11023 bw_util=0.3125 bw_util_1=0.08876 bw_util_2=0.158 bw_util_3=0.06574 blp=5.341800 blp_1= 1.394529 blp_2= 2.808172 blp_3= 2.623098
 n_activity=89167 dram_eff=0.3761 dram_eff_1=0.1068 dram_eff_2=0.1902 dram_eff_3=0.07911
bk0: 886a 80976i bk1: 864a 81907i bk2: 844a 78974i bk3: 838a 79889i bk4: 802a 80653i bk5: 784a 80756i bk6: 870a 77417i bk7: 888a 75832i bk8: 830a 78985i bk9: 826a 80944i bk10: 840a 80885i bk11: 852a 79251i bk12: 856a 80314i bk13: 852a 79654i bk14: 858a 76877i bk15: 860a 76591i 
bw_dist = 0.089	0.158	0.066	0.518	0.169
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.54526
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74596 n_act=4036 n_pre=4020 n_req=9022 n_req_1=2804 n_req_2=4274 n_req_3=1944 n_rd=13612 n_write=11038 bw_util=0.314 bw_util_1=0.08913 bw_util_2=0.1593 bw_util_3=0.06557 blp=5.403629 blp_1= 1.401926 blp_2= 2.762973 blp_3= 2.639000
 n_activity=90204 dram_eff=0.3736 dram_eff_1=0.106 dram_eff_2=0.1895 dram_eff_3=0.078
bk0: 872a 81164i bk1: 882a 80614i bk2: 842a 79329i bk3: 850a 78156i bk4: 810a 79563i bk5: 800a 78607i bk6: 876a 76564i bk7: 896a 74404i bk8: 830a 79189i bk9: 836a 79118i bk10: 838a 80043i bk11: 850a 79145i bk12: 856a 79968i bk13: 848a 80860i bk14: 858a 78535i bk15: 868a 76501i 
bw_dist = 0.089	0.159	0.066	0.527	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97278
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74627 n_act=4069 n_pre=4053 n_req=8912 n_req_1=2736 n_req_2=4240 n_req_3=1936 n_rd=13542 n_write=11011 bw_util=0.3116 bw_util_1=0.08854 bw_util_2=0.1581 bw_util_3=0.06498 blp=5.326466 blp_1= 1.403011 blp_2= 2.747456 blp_3= 2.517969
 n_activity=89555 dram_eff=0.3733 dram_eff_1=0.1061 dram_eff_2=0.1894 dram_eff_3=0.07785
bk0: 872a 82545i bk1: 870a 80794i bk2: 836a 80159i bk3: 836a 79704i bk4: 800a 80730i bk5: 794a 79225i bk6: 876a 78268i bk7: 884a 76723i bk8: 828a 80937i bk9: 828a 78199i bk10: 842a 80425i bk11: 848a 79344i bk12: 848a 80811i bk13: 854a 79903i bk14: 856a 77460i bk15: 870a 76126i 
bw_dist = 0.089	0.158	0.065	0.523	0.165
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.41969
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74504 n_act=4095 n_pre=4079 n_req=9000 n_req_1=2801 n_req_2=4261 n_req_3=1938 n_rd=13592 n_write=11032 bw_util=0.3132 bw_util_1=0.08906 bw_util_2=0.1588 bw_util_3=0.06535 blp=5.357334 blp_1= 1.400228 blp_2= 2.752180 blp_3= 2.590299
 n_activity=89412 dram_eff=0.3759 dram_eff_1=0.1069 dram_eff_2=0.1906 dram_eff_3=0.07842
bk0: 876a 80931i bk1: 860a 81145i bk2: 838a 79697i bk3: 848a 78577i bk4: 792a 81846i bk5: 802a 78562i bk6: 884a 76395i bk7: 886a 76498i bk8: 834a 81261i bk9: 828a 80365i bk10: 848a 79685i bk11: 850a 79823i bk12: 862a 80801i bk13: 850a 79457i bk14: 876a 76053i bk15: 858a 77670i 
bw_dist = 0.089	0.159	0.065	0.520	0.167
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53011
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74620 n_act=4027 n_pre=4011 n_req=8934 n_req_1=2731 n_req_2=4258 n_req_3=1945 n_rd=13598 n_write=11046 bw_util=0.3128 bw_util_1=0.08857 bw_util_2=0.1587 bw_util_3=0.06553 blp=5.318610 blp_1= 1.393890 blp_2= 2.819117 blp_3= 2.492837
 n_activity=89239 dram_eff=0.3762 dram_eff_1=0.1065 dram_eff_2=0.1909 dram_eff_3=0.0788
bk0: 886a 81583i bk1: 860a 80787i bk2: 856a 79048i bk3: 846a 79825i bk4: 794a 81111i bk5: 804a 79691i bk6: 880a 77259i bk7: 882a 76348i bk8: 832a 80208i bk9: 822a 79411i bk10: 850a 80596i bk11: 862a 79323i bk12: 858a 80442i bk13: 842a 81765i bk14: 866a 78240i bk15: 858a 76506i 
bw_dist = 0.089	0.159	0.066	0.519	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8988, Miss = 3394, Miss_rate = 0.378, Pending_hits = 933, Reservation_fails = 480
L2_cache_bank[1]: Access = 9349, Miss = 3408, Miss_rate = 0.365, Pending_hits = 980, Reservation_fails = 1804
L2_cache_bank[2]: Access = 9183, Miss = 3393, Miss_rate = 0.369, Pending_hits = 892, Reservation_fails = 995
L2_cache_bank[3]: Access = 9199, Miss = 3384, Miss_rate = 0.368, Pending_hits = 1063, Reservation_fails = 1448
L2_cache_bank[4]: Access = 9347, Miss = 3391, Miss_rate = 0.363, Pending_hits = 1020, Reservation_fails = 1346
L2_cache_bank[5]: Access = 8923, Miss = 3415, Miss_rate = 0.383, Pending_hits = 956, Reservation_fails = 1239
L2_cache_bank[6]: Access = 9216, Miss = 3383, Miss_rate = 0.367, Pending_hits = 1019, Reservation_fails = 1785
L2_cache_bank[7]: Access = 9107, Miss = 3393, Miss_rate = 0.373, Pending_hits = 894, Reservation_fails = 1576
L2_cache_bank[8]: Access = 9251, Miss = 3407, Miss_rate = 0.368, Pending_hits = 954, Reservation_fails = 1197
L2_cache_bank[9]: Access = 9352, Miss = 3391, Miss_rate = 0.363, Pending_hits = 959, Reservation_fails = 1399
L2_cache_bank[10]: Access = 9515, Miss = 3413, Miss_rate = 0.359, Pending_hits = 895, Reservation_fails = 1936
L2_cache_bank[11]: Access = 9280, Miss = 3391, Miss_rate = 0.365, Pending_hits = 1025, Reservation_fails = 1556
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 8988, Miss = 3394 (0.378), PendingHit = 933 (0.104)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9349, Miss = 3408 (0.365), PendingHit = 980 (0.105)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9183, Miss = 3393 (0.369), PendingHit = 892 (0.0971)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9199, Miss = 3384 (0.368), PendingHit = 1063 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9347, Miss = 3391 (0.363), PendingHit = 1020 (0.109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 8923, Miss = 3415 (0.383), PendingHit = 956 (0.107)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9216, Miss = 3383 (0.367), PendingHit = 1019 (0.111)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9107, Miss = 3393 (0.373), PendingHit = 894 (0.0982)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9251, Miss = 3407 (0.368), PendingHit = 954 (0.103)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9352, Miss = 3391 (0.363), PendingHit = 959 (0.103)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9515, Miss = 3413 (0.359), PendingHit = 895 (0.0941)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9280, Miss = 3391 (0.365), PendingHit = 1025 (0.11)
L2 Cache Total Miss Rate = 0.368
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.501
Stream 3: L2 Cache Miss Rate = 0.259
Stream 1: Accesses  = 48199
Stream 1: Misses  = 10526
Stream 2: Accesses  = 50092
Stream 2: Misses  = 25079
Stream 3: Accesses  = 60618
Stream 3: Misses  = 15684
Stream 1+2: Accesses  = 98291
Stream 1+2: Misses  = 35605
Stream 1+2+3: Accesses  = 158909
Stream 1+2+3: Misses  = 51289
Total Accesses  = 110710
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.208
CORE_L2MPKI_2	0.300
CORE_L2MPKI_3	0.220
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.192
CORE_L2MPKI_6	0.207
CORE_L2MPKI_7	0.216
CORE_L2MPKI_8	0.247
CORE_L2MPKI_9	0.228
CORE_L2MPKI_10	0.231
CORE_L2MPKI_11	0.260
CORE_L2MPKI_12	0.232
CORE_L2MPKI_13	0.246
CORE_L2MPKI_14	0.179
CORE_L2MPKI_15	0.234
CORE_L2MPKI_16	0.255
CORE_L2MPKI_17	0.185
CORE_L2MPKI_18	0.217
CORE_L2MPKI_19	0.259
CORE_L2MPKI_20	1.117
CORE_L2MPKI_21	1.118
CORE_L2MPKI_22	1.105
CORE_L2MPKI_23	1.101
CORE_L2MPKI_24	1.113
CORE_L2MPKI_25	1.101
CORE_L2MPKI_26	1.110
CORE_L2MPKI_27	1.096
CORE_L2MPKI_28	1.102
CORE_L2MPKI_29	1.111
CORE_L2MPKI_30	1.090
CORE_L2MPKI_31	1.105
CORE_L2MPKI_32	1.100
CORE_L2MPKI_33	1.101
CORE_L2MPKI_34	1.095
CORE_L2MPKI_35	1.095
CORE_L2MPKI_36	1.107
CORE_L2MPKI_37	1.110
CORE_L2MPKI_38	1.100
CORE_L2MPKI_39	1.114
CORE_L2MPKI_40	0.086
CORE_L2MPKI_41	0.089
CORE_L2MPKI_42	0.089
CORE_L2MPKI_43	0.097
CORE_L2MPKI_44	0.092
CORE_L2MPKI_45	0.090
CORE_L2MPKI_46	0.095
CORE_L2MPKI_47	0.087
CORE_L2MPKI_48	0.083
CORE_L2MPKI_49	0.088
CORE_L2MPKI_50	0.082
CORE_L2MPKI_51	0.086
CORE_L2MPKI_52	0.087
CORE_L2MPKI_53	0.085
CORE_L2MPKI_54	0.088
CORE_L2MPKI_55	0.087
CORE_L2MPKI_56	0.091
CORE_L2MPKI_57	0.087
CORE_L2MPKI_58	0.087
CORE_L2MPKI_59	0.085
Avg_MPKI_Stream1= 0.229
Avg_MPKI_Stream2= 1.105
Avg_MPKI_Stream3= 0.088
MISSES-CORES
CORE_MISSES_0	477
CORE_MISSES_1	485
CORE_MISSES_2	689
CORE_MISSES_3	506
CORE_MISSES_4	572
CORE_MISSES_5	436
CORE_MISSES_6	477
CORE_MISSES_7	505
CORE_MISSES_8	564
CORE_MISSES_9	524
CORE_MISSES_10	537
CORE_MISSES_11	597
CORE_MISSES_12	533
CORE_MISSES_13	564
CORE_MISSES_14	414
CORE_MISSES_15	538
CORE_MISSES_16	590
CORE_MISSES_17	417
CORE_MISSES_18	501
CORE_MISSES_19	600
CORE_MISSES_20	1222
CORE_MISSES_21	1273
CORE_MISSES_22	1193
CORE_MISSES_23	1286
CORE_MISSES_24	1284
CORE_MISSES_25	1286
CORE_MISSES_26	1280
CORE_MISSES_27	1345
CORE_MISSES_28	1254
CORE_MISSES_29	1215
CORE_MISSES_30	1337
CORE_MISSES_31	1242
CORE_MISSES_32	1252
CORE_MISSES_33	1188
CORE_MISSES_34	1279
CORE_MISSES_35	1230
CORE_MISSES_36	1227
CORE_MISSES_37	1231
CORE_MISSES_38	1203
CORE_MISSES_39	1252
CORE_MISSES_40	253
CORE_MISSES_41	262
CORE_MISSES_42	254
CORE_MISSES_43	289
CORE_MISSES_44	273
CORE_MISSES_45	261
CORE_MISSES_46	281
CORE_MISSES_47	256
CORE_MISSES_48	244
CORE_MISSES_49	256
CORE_MISSES_50	245
CORE_MISSES_51	248
CORE_MISSES_52	259
CORE_MISSES_53	247
CORE_MISSES_54	250
CORE_MISSES_55	256
CORE_MISSES_56	269
CORE_MISSES_57	258
CORE_MISSES_58	251
CORE_MISSES_59	246
L2_MISSES = 40763
L2_total_cache_accesses = 110710
L2_total_cache_misses = 40763
L2_total_cache_miss_rate = 0.3682
L2_total_cache_pending_hits = 11590
L2_total_cache_reservation_fails = 16761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2835
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1245
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3294
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 294
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 120
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11357
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=382934
icnt_total_pkts_simt_to_mem=253221
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     566.1355
gpu_ipc_2 =     279.3689
gpu_ipc_3 =     720.5707
gpu_tot_sim_cycle_stream_1 = 81289
gpu_tot_sim_cycle_stream_2 = 81284
gpu_tot_sim_cycle_stream_3 = 81289
gpu_sim_insn_1 = 46020589
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 58574475
gpu_sim_cycle = 81290
gpu_sim_insn = 127303288
gpu_ipc =    1566.0387
gpu_tot_sim_cycle = 81290
gpu_tot_sim_insn = 127303288
gpu_tot_ipc =    1566.0387
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 100981
gpu_stall_icnt2sh    = 180969
gpu_total_sim_rate=397822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2281827
	L1I_total_cache_misses = 28468
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19526
L1D_cache:
	L1D_cache_core[0]: Access = 2094, Miss = 2090, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 21828
	L1D_cache_core[1]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21883
	L1D_cache_core[2]: Access = 2604, Miss = 2602, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 21811
	L1D_cache_core[3]: Access = 2444, Miss = 2442, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23611
	L1D_cache_core[4]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23427
	L1D_cache_core[5]: Access = 2352, Miss = 2350, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23770
	L1D_cache_core[6]: Access = 2528, Miss = 2526, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 23153
	L1D_cache_core[7]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22099
	L1D_cache_core[8]: Access = 2508, Miss = 2502, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 22532
	L1D_cache_core[9]: Access = 2364, Miss = 2364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23192
	L1D_cache_core[10]: Access = 2488, Miss = 2486, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 22374
	L1D_cache_core[11]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23768
	L1D_cache_core[12]: Access = 2336, Miss = 2332, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 23209
	L1D_cache_core[13]: Access = 2296, Miss = 2296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22037
	L1D_cache_core[14]: Access = 2488, Miss = 2488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22125
	L1D_cache_core[15]: Access = 2136, Miss = 2136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22989
	L1D_cache_core[16]: Access = 2372, Miss = 2329, Miss_rate = 0.982, Pending_hits = 36, Reservation_fails = 22297
	L1D_cache_core[17]: Access = 2392, Miss = 2392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23630
	L1D_cache_core[18]: Access = 2404, Miss = 2404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22735
	L1D_cache_core[19]: Access = 2604, Miss = 2600, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 22095
	L1D_cache_core[20]: Access = 2368, Miss = 1921, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 10768
	L1D_cache_core[21]: Access = 2464, Miss = 1983, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10612
	L1D_cache_core[22]: Access = 2336, Miss = 1880, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 11152
	L1D_cache_core[23]: Access = 2528, Miss = 2032, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 9433
	L1D_cache_core[24]: Access = 2496, Miss = 1965, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 10291
	L1D_cache_core[25]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10130
	L1D_cache_core[26]: Access = 2496, Miss = 2027, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 12707
	L1D_cache_core[27]: Access = 2656, Miss = 2166, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 8721
	L1D_cache_core[28]: Access = 2464, Miss = 1952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9107
	L1D_cache_core[29]: Access = 2368, Miss = 1870, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 11172
	L1D_cache_core[30]: Access = 2656, Miss = 2059, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 7806
	L1D_cache_core[31]: Access = 2432, Miss = 1951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9044
	L1D_cache_core[32]: Access = 2464, Miss = 2006, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 9984
	L1D_cache_core[33]: Access = 2336, Miss = 1842, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 11398
	L1D_cache_core[34]: Access = 2528, Miss = 2028, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8087
	L1D_cache_core[35]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 10691
	L1D_cache_core[36]: Access = 2400, Miss = 1900, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9694
	L1D_cache_core[37]: Access = 2400, Miss = 1886, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10319
	L1D_cache_core[38]: Access = 2368, Miss = 1877, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 10971
	L1D_cache_core[39]: Access = 2432, Miss = 1926, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 8820
	L1D_cache_core[40]: Access = 428, Miss = 405, Miss_rate = 0.946, Pending_hits = 20, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 436, Miss = 418, Miss_rate = 0.959, Pending_hits = 16, Reservation_fails = 952
	L1D_cache_core[42]: Access = 432, Miss = 393, Miss_rate = 0.910, Pending_hits = 30, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 478, Miss = 461, Miss_rate = 0.964, Pending_hits = 17, Reservation_fails = 581
	L1D_cache_core[44]: Access = 442, Miss = 423, Miss_rate = 0.957, Pending_hits = 16, Reservation_fails = 1258
	L1D_cache_core[45]: Access = 440, Miss = 425, Miss_rate = 0.966, Pending_hits = 10, Reservation_fails = 2926
	L1D_cache_core[46]: Access = 436, Miss = 419, Miss_rate = 0.961, Pending_hits = 14, Reservation_fails = 1758
	L1D_cache_core[47]: Access = 451, Miss = 432, Miss_rate = 0.958, Pending_hits = 12, Reservation_fails = 1583
	L1D_cache_core[48]: Access = 436, Miss = 421, Miss_rate = 0.966, Pending_hits = 10, Reservation_fails = 2627
	L1D_cache_core[49]: Access = 428, Miss = 405, Miss_rate = 0.946, Pending_hits = 21, Reservation_fails = 1693
	L1D_cache_core[50]: Access = 442, Miss = 426, Miss_rate = 0.964, Pending_hits = 14, Reservation_fails = 354
	L1D_cache_core[51]: Access = 432, Miss = 420, Miss_rate = 0.972, Pending_hits = 12, Reservation_fails = 2839
	L1D_cache_core[52]: Access = 428, Miss = 411, Miss_rate = 0.960, Pending_hits = 8, Reservation_fails = 338
	L1D_cache_core[53]: Access = 444, Miss = 431, Miss_rate = 0.971, Pending_hits = 12, Reservation_fails = 2388
	L1D_cache_core[54]: Access = 436, Miss = 414, Miss_rate = 0.950, Pending_hits = 16, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 436, Miss = 423, Miss_rate = 0.970, Pending_hits = 11, Reservation_fails = 2397
	L1D_cache_core[56]: Access = 444, Miss = 427, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 2167
	L1D_cache_core[57]: Access = 451, Miss = 431, Miss_rate = 0.956, Pending_hits = 15, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 440, Miss = 424, Miss_rate = 0.964, Pending_hits = 14, Reservation_fails = 3899
	L1D_cache_core[59]: Access = 444, Miss = 428, Miss_rate = 0.964, Pending_hits = 11, Reservation_fails = 1417
	L1D_total_cache_accesses = 105982
	L1D_total_cache_misses = 95595
	L1D_total_cache_miss_rate = 0.9020
	L1D_total_cache_pending_hits = 328
	L1D_total_cache_reservation_fails = 692091
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 137927
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 797633
	L1T_total_cache_misses = 1476
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 796157
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 475587
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136172
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 796157
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2253359
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28468
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19526
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
2849, 4071, 4071, 4067, 4071, 4067, 4071, 2972, 2820, 4041, 4041, 4041, 4041, 4039, 4039, 2937, 2764, 3898, 3900, 3898, 3898, 3898, 3898, 2890, 
gpgpu_n_tot_thrd_icount = 142168992
gpgpu_n_tot_w_icount = 4442781
gpgpu_n_stall_shd_mem = 1437049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62895
gpgpu_n_mem_write_global = 42648
gpgpu_n_mem_texture = 1476
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1193184
gpgpu_n_store_insn = 970024
gpgpu_n_shmem_insn = 9712997
gpgpu_n_tex_insn = 2937458
gpgpu_n_const_mem_insn = 688128
gpgpu_n_param_mem_insn = 3600704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2537
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 728849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1639853	W0_Idle:854682	W0_Scoreboard:2816783	W1:0	W2:2008	W3:5786	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2283	W10:0	W11:0	W12:0	W13:2454	W14:104353	W15:0	W16:31270	W17:0	W18:9599	W19:0	W20:3003	W21:0	W22:0	W23:0	W24:395351	W25:0	W26:7560	W27:0	W28:786281	W29:521894	W30:24773	W31:0	W32:2546867
Warp Occupancy Distribution:
Stall:902967	W0_Idle:80505	W0_Scoreboard:495491	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2283	W10:0	W11:0	W12:0	W13:2454	W14:104353	W15:0	W16:8160	W17:0	W18:7079	W19:0	W20:3003	W21:0	W22:0	W23:0	W24:395351	W25:0	W26:7560	W27:0	W28:368066	W29:0	W30:24773	W31:0	W32:849555
Warp Occupancy Distribution:
Stall:321501	W0_Idle:559953	W0_Scoreboard:1660514	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709632
warp_utilization0: 0.455518
warp_utilization1: 0.545158
warp_utilization2: 0.218241
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 503160 {8:62895,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4898304 {40:5584,72:5715,136:31349,}
traffic_breakdown_coretomem[INST_ACC_R] = 29696 {8:3712,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11808 {8:1476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8545968 {136:62838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 340672 {8:42584,}
traffic_breakdown_memtocore[INST_ACC_R] = 504288 {136:3708,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 200736 {136:1476,}
maxmrqlatency = 1025 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 347 
averagemflatency_1 = 309 
averagemflatency_2= 358 
averagemflatency_3 = 479 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 35 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 81289 
mrq_lat_table:31623 	1627 	2245 	3743 	8206 	10549 	10371 	6338 	2223 	340 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	156 	176 	158 	35201 	54512 	16120 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43564 	15752 	12282 	13990 	17085 	6848 	1230 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17285 	43282 	3797 	29 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	10749 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	41 	103 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        20        24        27        24        28        28        33        32        36        64        24        34        32        32 
dram[1]:       113        78        28        34        30        27        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        25        24        29        25        30        28        32        32        63        37        30        24        32        32 
dram[3]:        96       112        35        28        27        25        30        29        32        32        33        32        32        24        32        32 
dram[4]:       119       102        22        23        27        26        28        29        33        32        44        35        26        29        32        32 
dram[5]:       113        91        29        35        31        28        29        28        32        32        63        35        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.514403  3.445783  2.728873  2.806896  3.394737  2.849624  3.322449  3.174905  3.519824  3.442060  2.855072  2.884058  3.450644  3.493450  3.418410  3.677130 
dram[1]:  3.164179  3.610390  2.888087  3.166008  3.424779  3.260870  3.173228  3.272727  3.142292  3.454545  3.123016  2.870968  3.394068  3.236735  3.313008  3.378151 
dram[2]:  3.332031  3.602510  2.937729  2.730104  3.121458  3.121458  3.289157  3.307087  3.351240  3.609865  2.984962  2.841155  3.419914  3.235772  3.485106  3.110687 
dram[3]:  3.399194  3.279070  2.843416  2.812721  3.015810  3.040000  3.355372  3.235294  3.400000  3.089147  3.038760  2.897810  3.299578  3.358650  3.111538  3.429167 
dram[4]:  3.530612  3.208333  2.798561  2.836879  3.419643  2.832714  3.142857  3.168582  3.396625  3.279835  2.875000  2.962963  3.724771  3.046154  3.134100  3.355102 
dram[5]:  3.423387  3.358871  2.851064  2.974074  3.297414  3.212500  3.158915  2.928571  3.329167  3.400862  3.227642  2.916364  3.360996  3.555046  3.353658  2.985240 
average row locality = 77266/24203 = 3.192414
average row locality_1 = 40324/14192 = 2.841319
average row locality_2 = 25539/7471 = 3.418418
average row locality_3 = 11403/2540 = 4.489370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       437       435       418       429       400       398       436       445       416       416       423       427       428       429       434       429 
dram[1]:       443       432       422       419       401       392       435       444       415       413       420       426       428       426       429       430 
dram[2]:       436       441       421       425       405       400       438       448       415       418       419       425       428       424       429       434 
dram[3]:       436       435       418       418       401       397       438       443       414       414       421       424       425       427       428       435 
dram[4]:       438       430       419       424       396       401       442       443       417       414       424       425       431       425       438       429 
dram[5]:       443       430       428       423       397       402       440       441       416       412       425       431       429       422       433       429 
total reads: 40752
bank skew: 448/392 = 1.14
chip skew: 6806/6774 = 1.00
number of total write accesses:
dram[0]:       417       423       357       385       374       360       378       390       383       386       365       369       376       371       383       391 
dram[1]:       405       402       378       382       373       358       371       384       380       385       367       375       373       367       386       374 
dram[2]:       417       420       381       364       366       371       381       392       396       387       375       362       362       372       390       381 
dram[3]:       407       411       381       378       363       363       374       384       385       383       363       370       358       369       381       388 
dram[4]:       427       417       359       376       370       361       394       384       388       383       358       375       381       367       380       393 
dram[5]:       406       403       376       380       368       369       375       379       383       378       369       371       381       353       392       380 
total reads: 36519
bank skew: 427/353 = 1.21
chip skew: 6117/6058 = 1.01
average mf latency per bank:
dram[0]:        506       491       473       506       477       525       488       509       437       454       487       540       443       489       469       488
dram[1]:        475       462       482       507       483       486       495       484       449       446       498       500       453       483       480       472
dram[2]:        497       472       483       494       523       479       487       499       465       449       507       492       479       439       486       490
dram[3]:        468       454       457       477       474       489       475       484       440       455       497       482       487       453       458       476
dram[4]:        479       464       468       466       467       482       520       467       423       432       520       473       449       454       470       460
dram[5]:        489       481       485       494       508       496       544       498       467       464       544       496       488       493       502       470
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1180      1481      1511      1063      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1160      1189      1316      1150      1077      1418      1327      1250      1585      1223
dram[2]:       1289      1059      1337      1172      1365      1409       991      1270      1302      1402      1085      1629      1316      1152      1484      1541
dram[3]:       1211      1040      1099      1293      1265      1315      1198      1185      1013      1252      1037      1616      1310      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1193      1251      1257      1651      1297      1416      1207      1186      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74686 n_act=4005 n_pre=3989 n_req=9007 n_req_1=2795 n_req_2=4264 n_req_3=1948 n_rd=13600 n_write=11022 bw_util=0.3135 bw_util_1=0.08889 bw_util_2=0.159 bw_util_3=0.0657 blp=5.376395 blp_1= 1.400258 blp_2= 2.813532 blp_3= 2.620786
 n_activity=89084 dram_eff=0.3777 dram_eff_1=0.1071 dram_eff_2=0.1915 dram_eff_3=0.07914
bk0: 874a 80124i bk1: 870a 80716i bk2: 836a 79482i bk3: 858a 77841i bk4: 800a 80402i bk5: 796a 79113i bk6: 872a 77559i bk7: 890a 77709i bk8: 832a 81445i bk9: 832a 79794i bk10: 846a 80055i bk11: 854a 79080i bk12: 856a 80424i bk13: 858a 79551i bk14: 868a 76536i bk15: 858a 76943i 
bw_dist = 0.089	0.159	0.066	0.517	0.170
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.83507
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74801 n_act=3972 n_pre=3956 n_req=8932 n_req_1=2739 n_req_2=4239 n_req_3=1954 n_rd=13550 n_write=11023 bw_util=0.3125 bw_util_1=0.08876 bw_util_2=0.158 bw_util_3=0.06574 blp=5.341800 blp_1= 1.394529 blp_2= 2.808172 blp_3= 2.623098
 n_activity=89167 dram_eff=0.3761 dram_eff_1=0.1068 dram_eff_2=0.1902 dram_eff_3=0.07911
bk0: 886a 80976i bk1: 864a 81907i bk2: 844a 78974i bk3: 838a 79889i bk4: 802a 80653i bk5: 784a 80756i bk6: 870a 77417i bk7: 888a 75832i bk8: 830a 78985i bk9: 826a 80944i bk10: 840a 80885i bk11: 852a 79251i bk12: 856a 80314i bk13: 852a 79654i bk14: 858a 76877i bk15: 860a 76591i 
bw_dist = 0.089	0.158	0.066	0.518	0.169
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.54526
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74596 n_act=4036 n_pre=4020 n_req=9022 n_req_1=2804 n_req_2=4274 n_req_3=1944 n_rd=13612 n_write=11038 bw_util=0.314 bw_util_1=0.08913 bw_util_2=0.1593 bw_util_3=0.06557 blp=5.403629 blp_1= 1.401926 blp_2= 2.762973 blp_3= 2.639000
 n_activity=90204 dram_eff=0.3736 dram_eff_1=0.106 dram_eff_2=0.1895 dram_eff_3=0.078
bk0: 872a 81164i bk1: 882a 80614i bk2: 842a 79329i bk3: 850a 78156i bk4: 810a 79563i bk5: 800a 78607i bk6: 876a 76564i bk7: 896a 74404i bk8: 830a 79189i bk9: 836a 79118i bk10: 838a 80043i bk11: 850a 79145i bk12: 856a 79968i bk13: 848a 80860i bk14: 858a 78535i bk15: 868a 76501i 
bw_dist = 0.089	0.159	0.066	0.527	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97278
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74627 n_act=4069 n_pre=4053 n_req=8912 n_req_1=2736 n_req_2=4240 n_req_3=1936 n_rd=13542 n_write=11011 bw_util=0.3116 bw_util_1=0.08854 bw_util_2=0.1581 bw_util_3=0.06498 blp=5.326466 blp_1= 1.403011 blp_2= 2.747456 blp_3= 2.517969
 n_activity=89555 dram_eff=0.3733 dram_eff_1=0.1061 dram_eff_2=0.1894 dram_eff_3=0.07785
bk0: 872a 82545i bk1: 870a 80794i bk2: 836a 80159i bk3: 836a 79704i bk4: 800a 80730i bk5: 794a 79225i bk6: 876a 78268i bk7: 884a 76723i bk8: 828a 80937i bk9: 828a 78199i bk10: 842a 80425i bk11: 848a 79344i bk12: 848a 80811i bk13: 854a 79903i bk14: 856a 77460i bk15: 870a 76126i 
bw_dist = 0.089	0.158	0.065	0.523	0.165
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.41969
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74504 n_act=4095 n_pre=4079 n_req=9000 n_req_1=2801 n_req_2=4261 n_req_3=1938 n_rd=13592 n_write=11032 bw_util=0.3132 bw_util_1=0.08906 bw_util_2=0.1588 bw_util_3=0.06535 blp=5.357334 blp_1= 1.400228 blp_2= 2.752180 blp_3= 2.590299
 n_activity=89412 dram_eff=0.3759 dram_eff_1=0.1069 dram_eff_2=0.1906 dram_eff_3=0.07842
bk0: 876a 80931i bk1: 860a 81145i bk2: 838a 79697i bk3: 848a 78577i bk4: 792a 81846i bk5: 802a 78562i bk6: 884a 76395i bk7: 886a 76498i bk8: 834a 81261i bk9: 828a 80365i bk10: 848a 79685i bk11: 850a 79823i bk12: 862a 80801i bk13: 850a 79457i bk14: 876a 76053i bk15: 858a 77670i 
bw_dist = 0.089	0.159	0.065	0.520	0.167
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53011
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107302 n_nop=74620 n_act=4027 n_pre=4011 n_req=8934 n_req_1=2731 n_req_2=4258 n_req_3=1945 n_rd=13598 n_write=11046 bw_util=0.3128 bw_util_1=0.08857 bw_util_2=0.1587 bw_util_3=0.06553 blp=5.318610 blp_1= 1.393890 blp_2= 2.819117 blp_3= 2.492837
 n_activity=89239 dram_eff=0.3762 dram_eff_1=0.1065 dram_eff_2=0.1909 dram_eff_3=0.0788
bk0: 886a 81583i bk1: 860a 80787i bk2: 856a 79048i bk3: 846a 79825i bk4: 794a 81111i bk5: 804a 79691i bk6: 880a 77259i bk7: 882a 76348i bk8: 832a 80208i bk9: 822a 79411i bk10: 850a 80596i bk11: 862a 79323i bk12: 858a 80442i bk13: 842a 81765i bk14: 866a 78240i bk15: 858a 76506i 
bw_dist = 0.089	0.159	0.066	0.519	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8988, Miss = 3394, Miss_rate = 0.378, Pending_hits = 933, Reservation_fails = 480
L2_cache_bank[1]: Access = 9349, Miss = 3408, Miss_rate = 0.365, Pending_hits = 980, Reservation_fails = 1804
L2_cache_bank[2]: Access = 9183, Miss = 3393, Miss_rate = 0.369, Pending_hits = 892, Reservation_fails = 995
L2_cache_bank[3]: Access = 9199, Miss = 3384, Miss_rate = 0.368, Pending_hits = 1063, Reservation_fails = 1448
L2_cache_bank[4]: Access = 9347, Miss = 3391, Miss_rate = 0.363, Pending_hits = 1020, Reservation_fails = 1346
L2_cache_bank[5]: Access = 8923, Miss = 3415, Miss_rate = 0.383, Pending_hits = 956, Reservation_fails = 1239
L2_cache_bank[6]: Access = 9216, Miss = 3383, Miss_rate = 0.367, Pending_hits = 1019, Reservation_fails = 1785
L2_cache_bank[7]: Access = 9107, Miss = 3393, Miss_rate = 0.373, Pending_hits = 894, Reservation_fails = 1576
L2_cache_bank[8]: Access = 9251, Miss = 3407, Miss_rate = 0.368, Pending_hits = 954, Reservation_fails = 1197
L2_cache_bank[9]: Access = 9352, Miss = 3391, Miss_rate = 0.363, Pending_hits = 959, Reservation_fails = 1399
L2_cache_bank[10]: Access = 9515, Miss = 3413, Miss_rate = 0.359, Pending_hits = 895, Reservation_fails = 1936
L2_cache_bank[11]: Access = 9280, Miss = 3391, Miss_rate = 0.365, Pending_hits = 1025, Reservation_fails = 1556
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 8988, Miss = 3394 (0.378), PendingHit = 933 (0.104)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9349, Miss = 3408 (0.365), PendingHit = 980 (0.105)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9183, Miss = 3393 (0.369), PendingHit = 892 (0.0971)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9199, Miss = 3384 (0.368), PendingHit = 1063 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9347, Miss = 3391 (0.363), PendingHit = 1020 (0.109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 8923, Miss = 3415 (0.383), PendingHit = 956 (0.107)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9216, Miss = 3383 (0.367), PendingHit = 1019 (0.111)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9107, Miss = 3393 (0.373), PendingHit = 894 (0.0982)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9251, Miss = 3407 (0.368), PendingHit = 954 (0.103)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9352, Miss = 3391 (0.363), PendingHit = 959 (0.103)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9515, Miss = 3413 (0.359), PendingHit = 895 (0.0941)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9280, Miss = 3391 (0.365), PendingHit = 1025 (0.11)
L2 Cache Total Miss Rate = 0.368
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.501
Stream 3: L2 Cache Miss Rate = 0.259
Stream 1: Accesses  = 48199
Stream 1: Misses  = 10526
Stream 2: Accesses  = 50092
Stream 2: Misses  = 25079
Stream 3: Accesses  = 60618
Stream 3: Misses  = 15684
Stream 1+2: Accesses  = 98291
Stream 1+2: Misses  = 35605
Stream 1+2+3: Accesses  = 158909
Stream 1+2+3: Misses  = 51289
Total Accesses  = 110710
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.208
CORE_L2MPKI_2	0.300
CORE_L2MPKI_3	0.220
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.192
CORE_L2MPKI_6	0.207
CORE_L2MPKI_7	0.216
CORE_L2MPKI_8	0.247
CORE_L2MPKI_9	0.228
CORE_L2MPKI_10	0.231
CORE_L2MPKI_11	0.260
CORE_L2MPKI_12	0.232
CORE_L2MPKI_13	0.246
CORE_L2MPKI_14	0.179
CORE_L2MPKI_15	0.234
CORE_L2MPKI_16	0.255
CORE_L2MPKI_17	0.185
CORE_L2MPKI_18	0.217
CORE_L2MPKI_19	0.259
CORE_L2MPKI_20	1.117
CORE_L2MPKI_21	1.118
CORE_L2MPKI_22	1.105
CORE_L2MPKI_23	1.101
CORE_L2MPKI_24	1.113
CORE_L2MPKI_25	1.101
CORE_L2MPKI_26	1.110
CORE_L2MPKI_27	1.096
CORE_L2MPKI_28	1.102
CORE_L2MPKI_29	1.111
CORE_L2MPKI_30	1.090
CORE_L2MPKI_31	1.105
CORE_L2MPKI_32	1.100
CORE_L2MPKI_33	1.101
CORE_L2MPKI_34	1.095
CORE_L2MPKI_35	1.095
CORE_L2MPKI_36	1.107
CORE_L2MPKI_37	1.110
CORE_L2MPKI_38	1.100
CORE_L2MPKI_39	1.114
CORE_L2MPKI_40	0.086
CORE_L2MPKI_41	0.089
CORE_L2MPKI_42	0.089
CORE_L2MPKI_43	0.097
CORE_L2MPKI_44	0.092
CORE_L2MPKI_45	0.090
CORE_L2MPKI_46	0.095
CORE_L2MPKI_47	0.087
CORE_L2MPKI_48	0.083
CORE_L2MPKI_49	0.088
CORE_L2MPKI_50	0.082
CORE_L2MPKI_51	0.086
CORE_L2MPKI_52	0.087
CORE_L2MPKI_53	0.085
CORE_L2MPKI_54	0.088
CORE_L2MPKI_55	0.087
CORE_L2MPKI_56	0.091
CORE_L2MPKI_57	0.087
CORE_L2MPKI_58	0.087
CORE_L2MPKI_59	0.085
Avg_MPKI_Stream1= 0.229
Avg_MPKI_Stream2= 1.105
Avg_MPKI_Stream3= 0.088
MISSES-CORES
CORE_MISSES_0	477
CORE_MISSES_1	485
CORE_MISSES_2	689
CORE_MISSES_3	506
CORE_MISSES_4	572
CORE_MISSES_5	436
CORE_MISSES_6	477
CORE_MISSES_7	505
CORE_MISSES_8	564
CORE_MISSES_9	524
CORE_MISSES_10	537
CORE_MISSES_11	597
CORE_MISSES_12	533
CORE_MISSES_13	564
CORE_MISSES_14	414
CORE_MISSES_15	538
CORE_MISSES_16	590
CORE_MISSES_17	417
CORE_MISSES_18	501
CORE_MISSES_19	600
CORE_MISSES_20	1222
CORE_MISSES_21	1273
CORE_MISSES_22	1193
CORE_MISSES_23	1286
CORE_MISSES_24	1284
CORE_MISSES_25	1286
CORE_MISSES_26	1280
CORE_MISSES_27	1345
CORE_MISSES_28	1254
CORE_MISSES_29	1215
CORE_MISSES_30	1337
CORE_MISSES_31	1242
CORE_MISSES_32	1252
CORE_MISSES_33	1188
CORE_MISSES_34	1279
CORE_MISSES_35	1230
CORE_MISSES_36	1227
CORE_MISSES_37	1231
CORE_MISSES_38	1203
CORE_MISSES_39	1252
CORE_MISSES_40	253
CORE_MISSES_41	262
CORE_MISSES_42	254
CORE_MISSES_43	289
CORE_MISSES_44	273
CORE_MISSES_45	261
CORE_MISSES_46	281
CORE_MISSES_47	256
CORE_MISSES_48	244
CORE_MISSES_49	256
CORE_MISSES_50	245
CORE_MISSES_51	248
CORE_MISSES_52	259
CORE_MISSES_53	247
CORE_MISSES_54	250
CORE_MISSES_55	256
CORE_MISSES_56	269
CORE_MISSES_57	258
CORE_MISSES_58	251
CORE_MISSES_59	246
L2_MISSES = 40763
L2_total_cache_accesses = 110710
L2_total_cache_misses = 40763
L2_total_cache_miss_rate = 0.3682
L2_total_cache_pending_hits = 11590
L2_total_cache_reservation_fails = 16761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2835
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1245
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3294
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 294
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 120
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11357
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=382934
icnt_total_pkts_simt_to_mem=253221
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     575.8527
gpu_ipc_2 =     275.8782
gpu_ipc_3 =     733.3502
gpu_tot_sim_cycle_stream_1 = 109757
gpu_tot_sim_cycle_stream_2 = 109750
gpu_tot_sim_cycle_stream_3 = 109757
gpu_sim_insn_1 = 63203860
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 80490315
gpu_sim_cycle = 109758
gpu_sim_insn = 173971807
gpu_ipc =    1585.0490
gpu_tot_sim_cycle = 109758
gpu_tot_sim_insn = 173971807
gpu_tot_ipc =    1585.0490
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 131188
gpu_stall_icnt2sh    = 236103
gpu_total_sim_rate=392712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3116911
	L1I_total_cache_misses = 35070
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24855
L1D_cache:
	L1D_cache_core[0]: Access = 3014, Miss = 3008, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 28794
	L1D_cache_core[1]: Access = 3261, Miss = 3259, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29576
	L1D_cache_core[2]: Access = 3474, Miss = 3472, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 29395
	L1D_cache_core[3]: Access = 3394, Miss = 3392, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31662
	L1D_cache_core[4]: Access = 3272, Miss = 3268, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31139
	L1D_cache_core[5]: Access = 3214, Miss = 3212, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31893
	L1D_cache_core[6]: Access = 3312, Miss = 3310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30658
	L1D_cache_core[7]: Access = 3256, Miss = 3250, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 29991
	L1D_cache_core[8]: Access = 3352, Miss = 3346, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 31204
	L1D_cache_core[9]: Access = 3172, Miss = 3172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31181
	L1D_cache_core[10]: Access = 3340, Miss = 3338, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29441
	L1D_cache_core[11]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31619
	L1D_cache_core[12]: Access = 3156, Miss = 3152, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29441
	L1D_cache_core[13]: Access = 3184, Miss = 3184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29689
	L1D_cache_core[14]: Access = 3380, Miss = 3378, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30061
	L1D_cache_core[15]: Access = 3128, Miss = 3126, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30931
	L1D_cache_core[16]: Access = 3400, Miss = 3357, Miss_rate = 0.987, Pending_hits = 36, Reservation_fails = 30425
	L1D_cache_core[17]: Access = 3312, Miss = 3312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31483
	L1D_cache_core[18]: Access = 3324, Miss = 3324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30926
	L1D_cache_core[19]: Access = 3472, Miss = 3468, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29374
	L1D_cache_core[20]: Access = 3200, Miss = 2585, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 14935
	L1D_cache_core[21]: Access = 3264, Miss = 2657, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[22]: Access = 3168, Miss = 2552, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 14663
	L1D_cache_core[23]: Access = 3328, Miss = 2680, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 13067
	L1D_cache_core[24]: Access = 3296, Miss = 2617, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 14693
	L1D_cache_core[25]: Access = 3296, Miss = 2603, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14623
	L1D_cache_core[26]: Access = 3296, Miss = 2660, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 17246
	L1D_cache_core[27]: Access = 3424, Miss = 2774, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 11725
	L1D_cache_core[28]: Access = 3296, Miss = 2631, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12566
	L1D_cache_core[29]: Access = 3168, Miss = 2542, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 15937
	L1D_cache_core[30]: Access = 3520, Miss = 2754, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 11656
	L1D_cache_core[31]: Access = 3264, Miss = 2618, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[32]: Access = 3296, Miss = 2662, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 13738
	L1D_cache_core[33]: Access = 3104, Miss = 2443, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 14071
	L1D_cache_core[34]: Access = 3360, Miss = 2684, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 10696
	L1D_cache_core[35]: Access = 3360, Miss = 2644, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 13154
	L1D_cache_core[36]: Access = 3200, Miss = 2542, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 13292
	L1D_cache_core[37]: Access = 3232, Miss = 2558, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 13829
	L1D_cache_core[38]: Access = 3232, Miss = 2556, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 14407
	L1D_cache_core[39]: Access = 3232, Miss = 2574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 13010
	L1D_cache_core[40]: Access = 592, Miss = 564, Miss_rate = 0.953, Pending_hits = 24, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 616, Miss = 595, Miss_rate = 0.966, Pending_hits = 18, Reservation_fails = 1961
	L1D_cache_core[42]: Access = 600, Miss = 550, Miss_rate = 0.917, Pending_hits = 36, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 624, Miss = 606, Miss_rate = 0.971, Pending_hits = 18, Reservation_fails = 1081
	L1D_cache_core[44]: Access = 616, Miss = 594, Miss_rate = 0.964, Pending_hits = 19, Reservation_fails = 1890
	L1D_cache_core[45]: Access = 628, Miss = 609, Miss_rate = 0.970, Pending_hits = 12, Reservation_fails = 3530
	L1D_cache_core[46]: Access = 638, Miss = 613, Miss_rate = 0.961, Pending_hits = 18, Reservation_fails = 1787
	L1D_cache_core[47]: Access = 624, Miss = 602, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 1622
	L1D_cache_core[48]: Access = 608, Miss = 588, Miss_rate = 0.967, Pending_hits = 14, Reservation_fails = 3696
	L1D_cache_core[49]: Access = 584, Miss = 559, Miss_rate = 0.957, Pending_hits = 23, Reservation_fails = 1834
	L1D_cache_core[50]: Access = 628, Miss = 609, Miss_rate = 0.970, Pending_hits = 14, Reservation_fails = 380
	L1D_cache_core[51]: Access = 616, Miss = 599, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 3252
	L1D_cache_core[52]: Access = 630, Miss = 604, Miss_rate = 0.959, Pending_hits = 15, Reservation_fails = 779
	L1D_cache_core[53]: Access = 624, Miss = 608, Miss_rate = 0.974, Pending_hits = 15, Reservation_fails = 2906
	L1D_cache_core[54]: Access = 604, Miss = 573, Miss_rate = 0.949, Pending_hits = 20, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 638, Miss = 623, Miss_rate = 0.976, Pending_hits = 13, Reservation_fails = 2424
	L1D_cache_core[56]: Access = 624, Miss = 601, Miss_rate = 0.963, Pending_hits = 13, Reservation_fails = 2343
	L1D_cache_core[57]: Access = 592, Miss = 567, Miss_rate = 0.958, Pending_hits = 20, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 620, Miss = 598, Miss_rate = 0.965, Pending_hits = 17, Reservation_fails = 4574
	L1D_cache_core[59]: Access = 624, Miss = 604, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 1583
	L1D_total_cache_accesses = 143563
	L1D_total_cache_misses = 129810
	L1D_total_cache_miss_rate = 0.9042
	L1D_total_cache_pending_hits = 392
	L1D_total_cache_reservation_fails = 927685
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 187809
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1143884
	L1T_total_cache_misses = 1721
	L1T_total_cache_miss_rate = 0.0015
	L1T_total_cache_pending_hits = 1142163
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 637476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 186054
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1142163
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 290209
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3081841
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24855
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3964, 5608, 5616, 5604, 5616, 5596, 5612, 4068, 3905, 5536, 5536, 5536, 5535, 5535, 5535, 4044, 3873, 5439, 5439, 5432, 5439, 5427, 5439, 3982, 
gpgpu_n_tot_thrd_icount = 194435424
gpgpu_n_tot_w_icount = 6076107
gpgpu_n_stall_shd_mem = 1998472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84789
gpgpu_n_mem_write_global = 58220
gpgpu_n_mem_texture = 1721
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1601284
gpgpu_n_store_insn = 1307188
gpgpu_n_shmem_insn = 13178497
gpgpu_n_tex_insn = 4043069
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 4920028
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3625
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 978115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2204370	W0_Idle:1057461	W0_Scoreboard:3832312	W1:0	W2:2770	W3:8191	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3198	W10:0	W11:0	W12:0	W13:3434	W14:144836	W15:0	W16:41103	W17:0	W18:13410	W19:0	W20:4126	W21:0	W22:0	W23:0	W24:544564	W25:0	W26:10500	W27:0	W28:1100665	W29:699925	W30:34080	W31:0	W32:3466015
Warp Occupancy Distribution:
Stall:1199857	W0_Idle:85078	W0_Scoreboard:669421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3198	W10:0	W11:0	W12:0	W13:3434	W14:144836	W15:0	W16:11520	W17:0	W18:9792	W19:0	W20:4126	W21:0	W22:0	W23:0	W24:544564	W25:0	W26:10500	W27:0	W28:507277	W29:0	W30:34080	W31:0	W32:1162637
Warp Occupancy Distribution:
Stall:436056	W0_Idle:754372	W0_Scoreboard:2253716	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.461380
warp_utilization1: 0.554849
warp_utilization2: 0.215514
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 678312 {8:84789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6652064 {40:7826,72:8040,136:42354,}
traffic_breakdown_coretomem[INST_ACC_R] = 40048 {8:5006,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13768 {8:1721,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11518792 {136:84697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 465424 {8:58178,}
traffic_breakdown_memtocore[INST_ACC_R] = 679456 {136:4996,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 233920 {136:1720,}
maxmrqlatency = 1025 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 345 
averagemflatency_1 = 306 
averagemflatency_2= 359 
averagemflatency_3 = 464 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 109757 
mrq_lat_table:42797 	2214 	3142 	5254 	11593 	14735 	14364 	8993 	3028 	490 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	237 	261 	186 	47173 	74792 	21266 	760 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60560 	21395 	16315 	18600 	23164 	8221 	1502 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23731 	58110 	4627 	29 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	26343 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	55 	140 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        27        37        30        32        32        28        33        32        36        64        24        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        34        28        34        25        30        30        32        32        63        37        30        24        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        24        32        32 
dram[4]:       119       102        27        30        27        35        30        29        33        32        44        35        26        29        32        32 
dram[5]:       113        91        32        35        34        31        29        28        32        32        63        35        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.245014  3.280453  2.876263  2.751790  3.493750  3.116343  3.652038  3.241667  3.312121  3.271605  2.830287  2.879265  3.223214  3.135294  3.102857  3.410095 
dram[1]:  2.885787  3.293103  2.948849  3.031915  3.470588  3.398773  3.459702  3.342939  3.091445  3.309375  3.059322  2.887434  3.186391  2.931507  3.059322  3.131579 
dram[2]:  3.113208  3.319088  2.959079  2.873737  3.300000  3.328402  3.407080  3.576220  3.077586  3.427673  2.953929  2.799486  3.116618  3.072046  3.170588  2.951087 
dram[3]:  3.028947  3.010554  2.813268  2.940104  3.049315  3.233429  3.432836  3.553191  3.164179  3.020000  3.025140  2.911765  3.140763  3.129412  2.986073  3.133333 
dram[4]:  3.354651  2.951777  2.880711  2.846154  3.288235  3.040323  3.331461  3.313390  3.256716  3.250765  2.905914  3.164740  3.312883  2.864865  2.906166  3.138728 
dram[5]:  3.048257  3.111717  2.842893  2.895939  3.507837  3.359051  3.424779  3.088472  3.203030  3.199396  2.989071  3.081690  3.082857  3.287500  3.159884  2.868633 
average row locality = 106611/34099 = 3.126514
average row locality_1 = 56388/20261 = 2.783081
average row locality_2 = 33790/10237 = 3.300772
average row locality_3 = 16433/3601 = 4.563455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       569       572       576       579       547       547       592       600       568       557       583       589       585       581       571       561 
dram[1]:       575       577       579       570       545       542       593       598       556       554       579       589       586       581       565       562 
dram[2]:       574       579       578       578       549       551       595       600       556       567       577       586       586       581       560       571 
dram[3]:       578       573       572       570       546       547       595       596       554       556       581       584       587       582       559       567 
dram[4]:       572       572       574       577       545       552       596       598       565       558       584       586       587       579       573       558 
dram[5]:       577       572       579       574       545       552       594       595       558       556       585       590       584       580       565       557 
total reads: 55002
bank skew: 600/542 = 1.11
chip skew: 9188/9147 = 1.00
number of total write accesses:
dram[0]:       570       586       563       574       571       578       573       567       525       503       501       508       498       485       515       520 
dram[1]:       562       569       574       571       576       566       566       562       492       505       504       514       491       489       518       509 
dram[2]:       581       586       579       560       573       574       560       573       515       523       513       503       483       485       518       515 
dram[3]:       573       568       574       559       567       575       556       573       506       501       502       505       484       482       513       514 
dram[4]:       582       591       561       570       573       579       590       565       526       505       497       509       494       481       511       528 
dram[5]:       560       570       561       567       574       580       567       557       499       503       509       504       496       472       522       513 
total reads: 51614
bank skew: 591/472 = 1.25
chip skew: 8662/8552 = 1.01
average mf latency per bank:
dram[0]:        474       481       445       479       443       479       452       490       431       477       471       523       455       509       457       490
dram[1]:        461       453       456       469       445       446       472       456       452       451       484       485       461       495       469       459
dram[2]:        487       450       457       469       484       442       475       466       467       447       494       478       492       459       477       479
dram[3]:        469       446       436       459       443       449       462       464       447       462       483       481       509       475       453       477
dram[4]:        461       463       448       447       433       451       474       458       428       447       499       479       463       486       463       456
dram[5]:        475       469       464       460       460       456       503       471       472       464       527       485       502       504       490       458
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1302      1481      1511      1063      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1432      1189      1316      1150      1077      1418      1327      1250      1585      1223
dram[2]:       1369      1066      1337      1172      1410      1409      1130      1270      1302      1402      1085      1629      1316      1152      1484      1541
dram[3]:       1211      1040      1099      1293      1342      1315      1353      1217      1065      1252      1037      1616      1310      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1300      1318      1257      1651      1297      1416      1207      1186      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99682 n_act=5641 n_pre=5625 n_req=12302 n_req_1=3875 n_req_2=5646 n_req_3=2781 n_rd=18354 n_write=15578 bw_util=0.3162 bw_util_1=0.09105 bw_util_2=0.1559 bw_util_3=0.0693 blp=5.402134 blp_1= 1.394590 blp_2= 2.830389 blp_3= 2.576939
 n_activity=123554 dram_eff=0.3708 dram_eff_1=0.1068 dram_eff_2=0.1828 dram_eff_3=0.08126
bk0: 1138a 108132i bk1: 1144a 107171i bk2: 1152a 104640i bk3: 1158a 103598i bk4: 1094a 105250i bk5: 1094a 104936i bk6: 1184a 102253i bk7: 1200a 102402i bk8: 1136a 108658i bk9: 1114a 108740i bk10: 1166a 106774i bk11: 1178a 105048i bk12: 1170a 107781i bk13: 1162a 105735i bk14: 1142a 103793i bk15: 1122a 104447i 
bw_dist = 0.091	0.156	0.069	0.537	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07772
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99795 n_act=5632 n_pre=5618 n_req=12215 n_req_1=3798 n_req_2=5621 n_req_3=2796 n_rd=18300 n_write=15535 bw_util=0.3151 bw_util_1=0.09045 bw_util_2=0.1552 bw_util_3=0.06951 blp=5.390119 blp_1= 1.418469 blp_2= 2.831521 blp_3= 2.548223
 n_activity=123021 dram_eff=0.3711 dram_eff_1=0.1065 dram_eff_2=0.1828 dram_eff_3=0.08186
bk0: 1150a 107334i bk1: 1154a 107874i bk2: 1158a 104979i bk3: 1138a 105292i bk4: 1090a 106262i bk5: 1084a 106807i bk6: 1186a 101761i bk7: 1196a 101412i bk8: 1112a 108156i bk9: 1108a 109432i bk10: 1158a 107808i bk11: 1178a 106107i bk12: 1172a 107038i bk13: 1162a 106104i bk14: 1130a 103486i bk15: 1124a 103551i 
bw_dist = 0.090	0.155	0.070	0.534	0.151
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.7994
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99597 n_act=5676 n_pre=5660 n_req=12335 n_req_1=3896 n_req_2=5648 n_req_3=2791 n_rd=18376 n_write=15571 bw_util=0.3169 bw_util_1=0.09139 bw_util_2=0.1559 bw_util_3=0.06962 blp=5.401332 blp_1= 1.406204 blp_2= 2.794010 blp_3= 2.573412
 n_activity=124376 dram_eff=0.3692 dram_eff_1=0.1065 dram_eff_2=0.1816 dram_eff_3=0.08109
bk0: 1148a 107643i bk1: 1158a 107642i bk2: 1156a 105037i bk3: 1156a 103471i bk4: 1098a 106335i bk5: 1102a 103868i bk6: 1190a 101138i bk7: 1200a 100248i bk8: 1112a 107501i bk9: 1134a 106827i bk10: 1154a 107152i bk11: 1172a 105764i bk12: 1172a 106418i bk13: 1162a 108270i bk14: 1120a 106701i bk15: 1142a 103211i 
bw_dist = 0.091	0.156	0.070	0.542	0.142
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.15693
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99652 n_act=5727 n_pre=5711 n_req=12188 n_req_1=3791 n_req_2=5610 n_req_3=2787 n_rd=18290 n_write=15500 bw_util=0.3143 bw_util_1=0.09021 bw_util_2=0.1549 bw_util_3=0.06923 blp=5.397655 blp_1= 1.414520 blp_2= 2.795433 blp_3= 2.480726
 n_activity=123448 dram_eff=0.3689 dram_eff_1=0.1059 dram_eff_2=0.1818 dram_eff_3=0.08125
bk0: 1156a 108649i bk1: 1146a 106433i bk2: 1140a 106118i bk3: 1140a 105327i bk4: 1092a 105977i bk5: 1094a 103779i bk6: 1190a 102856i bk7: 1192a 101941i bk8: 1108a 108905i bk9: 1112a 106951i bk10: 1162a 107002i bk11: 1168a 105397i bk12: 1174a 107629i bk13: 1164a 107195i bk14: 1118a 105073i bk15: 1134a 103357i 
bw_dist = 0.090	0.155	0.069	0.538	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.76682
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99448 n_act=5748 n_pre=5733 n_req=12326 n_req_1=3900 n_req_2=5632 n_req_3=2794 n_rd=18350 n_write=15601 bw_util=0.3165 bw_util_1=0.09147 bw_util_2=0.1555 bw_util_3=0.06953 blp=5.357596 blp_1= 1.403431 blp_2= 2.789206 blp_3= 2.547031
 n_activity=123732 dram_eff=0.3706 dram_eff_1=0.1071 dram_eff_2=0.1821 dram_eff_3=0.08142
bk0: 1144a 109223i bk1: 1144a 106440i bk2: 1148a 104694i bk3: 1154a 104676i bk4: 1090a 106607i bk5: 1104a 104005i bk6: 1192a 101838i bk7: 1196a 102172i bk8: 1130a 109495i bk9: 1116a 108481i bk10: 1168a 106310i bk11: 1172a 107627i bk12: 1172a 108650i bk13: 1158a 106484i bk14: 1146a 102677i bk15: 1116a 105109i 
bw_dist = 0.091	0.155	0.070	0.538	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.88003
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99704 n_act=5672 n_pre=5656 n_req=12196 n_req_1=3785 n_req_2=5630 n_req_3=2781 n_rd=18324 n_write=15524 bw_util=0.3148 bw_util_1=0.09017 bw_util_2=0.1554 bw_util_3=0.06922 blp=5.407690 blp_1= 1.417274 blp_2= 2.861860 blp_3= 2.451200
 n_activity=122495 dram_eff=0.3724 dram_eff_1=0.1066 dram_eff_2=0.1838 dram_eff_3=0.08186
bk0: 1154a 107641i bk1: 1144a 106369i bk2: 1158a 103988i bk3: 1148a 105021i bk4: 1090a 106931i bk5: 1104a 104627i bk6: 1188a 102256i bk7: 1190a 101004i bk8: 1116a 109044i bk9: 1112a 107933i bk10: 1170a 106479i bk11: 1180a 106299i bk12: 1166a 108037i bk13: 1160a 108752i bk14: 1130a 105370i bk15: 1114a 104314i 
bw_dist = 0.090	0.155	0.069	0.531	0.155
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78098

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12158, Miss = 4593, Miss_rate = 0.378, Pending_hits = 1330, Reservation_fails = 640
L2_cache_bank[1]: Access = 12576, Miss = 4588, Miss_rate = 0.365, Pending_hits = 1439, Reservation_fails = 2319
L2_cache_bank[2]: Access = 12393, Miss = 4579, Miss_rate = 0.369, Pending_hits = 1288, Reservation_fails = 1274
L2_cache_bank[3]: Access = 12443, Miss = 4573, Miss_rate = 0.368, Pending_hits = 1470, Reservation_fails = 1714
L2_cache_bank[4]: Access = 12623, Miss = 4575, Miss_rate = 0.362, Pending_hits = 1465, Reservation_fails = 1584
L2_cache_bank[5]: Access = 12105, Miss = 4615, Miss_rate = 0.381, Pending_hits = 1354, Reservation_fails = 1623
L2_cache_bank[6]: Access = 12478, Miss = 4574, Miss_rate = 0.367, Pending_hits = 1443, Reservation_fails = 2496
L2_cache_bank[7]: Access = 12308, Miss = 4577, Miss_rate = 0.372, Pending_hits = 1320, Reservation_fails = 2158
L2_cache_bank[8]: Access = 12529, Miss = 4597, Miss_rate = 0.367, Pending_hits = 1350, Reservation_fails = 1582
L2_cache_bank[9]: Access = 12677, Miss = 4580, Miss_rate = 0.361, Pending_hits = 1447, Reservation_fails = 1660
L2_cache_bank[10]: Access = 12843, Miss = 4591, Miss_rate = 0.357, Pending_hits = 1323, Reservation_fails = 2587
L2_cache_bank[11]: Access = 12583, Miss = 4578, Miss_rate = 0.364, Pending_hits = 1455, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12158, Miss = 4593 (0.378), PendingHit = 1330 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12576, Miss = 4588 (0.365), PendingHit = 1439 (0.114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12393, Miss = 4579 (0.369), PendingHit = 1288 (0.104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12443, Miss = 4573 (0.368), PendingHit = 1470 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12623, Miss = 4575 (0.362), PendingHit = 1465 (0.116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12105, Miss = 4615 (0.381), PendingHit = 1354 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12478, Miss = 4574 (0.367), PendingHit = 1443 (0.116)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12308, Miss = 4577 (0.372), PendingHit = 1320 (0.107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12529, Miss = 4597 (0.367), PendingHit = 1350 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12677, Miss = 4580 (0.361), PendingHit = 1447 (0.114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12843, Miss = 4591 (0.357), PendingHit = 1323 (0.103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12583, Miss = 4578 (0.364), PendingHit = 1455 (0.116)
L2 Cache Total Miss Rate = 0.367
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.262
Stream 1: Accesses  = 65850
Stream 1: Misses  = 14380
Stream 2: Accesses  = 66776
Stream 2: Misses  = 33308
Stream 3: Accesses  = 82940
Stream 3: Misses  = 21712
Stream 1+2: Accesses  = 132626
Stream 1+2: Misses  = 47688
Stream 1+2+3: Accesses  = 215566
Stream 1+2+3: Misses  = 69400
Total Accesses  = 149716
MPKI-CORES
CORE_L2MPKI_0	0.232
CORE_L2MPKI_1	0.196
CORE_L2MPKI_2	0.283
CORE_L2MPKI_3	0.236
CORE_L2MPKI_4	0.279
CORE_L2MPKI_5	0.203
CORE_L2MPKI_6	0.232
CORE_L2MPKI_7	0.208
CORE_L2MPKI_8	0.224
CORE_L2MPKI_9	0.224
CORE_L2MPKI_10	0.243
CORE_L2MPKI_11	0.248
CORE_L2MPKI_12	0.219
CORE_L2MPKI_13	0.247
CORE_L2MPKI_14	0.199
CORE_L2MPKI_15	0.215
CORE_L2MPKI_16	0.225
CORE_L2MPKI_17	0.184
CORE_L2MPKI_18	0.213
CORE_L2MPKI_19	0.241
CORE_L2MPKI_20	1.109
CORE_L2MPKI_21	1.111
CORE_L2MPKI_22	1.103
CORE_L2MPKI_23	1.097
CORE_L2MPKI_24	1.108
CORE_L2MPKI_25	1.101
CORE_L2MPKI_26	1.105
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.099
CORE_L2MPKI_29	1.105
CORE_L2MPKI_30	1.088
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.095
CORE_L2MPKI_33	1.096
CORE_L2MPKI_34	1.093
CORE_L2MPKI_35	1.093
CORE_L2MPKI_36	1.101
CORE_L2MPKI_37	1.104
CORE_L2MPKI_38	1.096
CORE_L2MPKI_39	1.107
CORE_L2MPKI_40	0.089
CORE_L2MPKI_41	0.091
CORE_L2MPKI_42	0.090
CORE_L2MPKI_43	0.095
CORE_L2MPKI_44	0.094
CORE_L2MPKI_45	0.096
CORE_L2MPKI_46	0.102
CORE_L2MPKI_47	0.090
CORE_L2MPKI_48	0.087
CORE_L2MPKI_49	0.086
CORE_L2MPKI_50	0.088
CORE_L2MPKI_51	0.088
CORE_L2MPKI_52	0.095
CORE_L2MPKI_53	0.087
CORE_L2MPKI_54	0.089
CORE_L2MPKI_55	0.094
CORE_L2MPKI_56	0.094
CORE_L2MPKI_57	0.088
CORE_L2MPKI_58	0.089
CORE_L2MPKI_59	0.089
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.091
MISSES-CORES
CORE_MISSES_0	736
CORE_MISSES_1	623
CORE_MISSES_2	889
CORE_MISSES_3	744
CORE_MISSES_4	883
CORE_MISSES_5	637
CORE_MISSES_6	739
CORE_MISSES_7	667
CORE_MISSES_8	703
CORE_MISSES_9	705
CORE_MISSES_10	777
CORE_MISSES_11	781
CORE_MISSES_12	696
CORE_MISSES_13	775
CORE_MISSES_14	631
CORE_MISSES_15	677
CORE_MISSES_16	711
CORE_MISSES_17	571
CORE_MISSES_18	669
CORE_MISSES_19	766
CORE_MISSES_20	1640
CORE_MISSES_21	1675
CORE_MISSES_22	1614
CORE_MISSES_23	1687
CORE_MISSES_24	1687
CORE_MISSES_25	1677
CORE_MISSES_26	1682
CORE_MISSES_27	1731
CORE_MISSES_28	1673
CORE_MISSES_29	1617
CORE_MISSES_30	1769
CORE_MISSES_31	1658
CORE_MISSES_32	1668
CORE_MISSES_33	1572
CORE_MISSES_34	1697
CORE_MISSES_35	1696
CORE_MISSES_36	1628
CORE_MISSES_37	1648
CORE_MISSES_38	1636
CORE_MISSES_39	1653
CORE_MISSES_40	362
CORE_MISSES_41	363
CORE_MISSES_42	361
CORE_MISSES_43	384
CORE_MISSES_44	379
CORE_MISSES_45	382
CORE_MISSES_46	416
CORE_MISSES_47	363
CORE_MISSES_48	349
CORE_MISSES_49	345
CORE_MISSES_50	358
CORE_MISSES_51	354
CORE_MISSES_52	386
CORE_MISSES_53	349
CORE_MISSES_54	353
CORE_MISSES_55	379
CORE_MISSES_56	379
CORE_MISSES_57	357
CORE_MISSES_58	356
CORE_MISSES_59	357
L2_MISSES = 55020
L2_total_cache_accesses = 149716
L2_total_cache_misses = 55020
L2_total_cache_miss_rate = 0.3675
L2_total_cache_pending_hits = 16684
L2_total_cache_reservation_fails = 21449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1452
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 891
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4483
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14016
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=515483
icnt_total_pkts_simt_to_mem=343138
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     575.8527
gpu_ipc_2 =     275.8782
gpu_ipc_3 =     733.3502
gpu_tot_sim_cycle_stream_1 = 109757
gpu_tot_sim_cycle_stream_2 = 109750
gpu_tot_sim_cycle_stream_3 = 109757
gpu_sim_insn_1 = 63203860
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 80490315
gpu_sim_cycle = 109758
gpu_sim_insn = 173971807
gpu_ipc =    1585.0490
gpu_tot_sim_cycle = 109758
gpu_tot_sim_insn = 173971807
gpu_tot_ipc =    1585.0490
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 131188
gpu_stall_icnt2sh    = 236103
gpu_total_sim_rate=392712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3116911
	L1I_total_cache_misses = 35070
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24855
L1D_cache:
	L1D_cache_core[0]: Access = 3014, Miss = 3008, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 28794
	L1D_cache_core[1]: Access = 3261, Miss = 3259, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29576
	L1D_cache_core[2]: Access = 3474, Miss = 3472, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 29395
	L1D_cache_core[3]: Access = 3394, Miss = 3392, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31662
	L1D_cache_core[4]: Access = 3272, Miss = 3268, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31139
	L1D_cache_core[5]: Access = 3214, Miss = 3212, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31893
	L1D_cache_core[6]: Access = 3312, Miss = 3310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30658
	L1D_cache_core[7]: Access = 3256, Miss = 3250, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 29991
	L1D_cache_core[8]: Access = 3352, Miss = 3346, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 31204
	L1D_cache_core[9]: Access = 3172, Miss = 3172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31181
	L1D_cache_core[10]: Access = 3340, Miss = 3338, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29441
	L1D_cache_core[11]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31619
	L1D_cache_core[12]: Access = 3156, Miss = 3152, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29441
	L1D_cache_core[13]: Access = 3184, Miss = 3184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29689
	L1D_cache_core[14]: Access = 3380, Miss = 3378, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30061
	L1D_cache_core[15]: Access = 3128, Miss = 3126, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30931
	L1D_cache_core[16]: Access = 3400, Miss = 3357, Miss_rate = 0.987, Pending_hits = 36, Reservation_fails = 30425
	L1D_cache_core[17]: Access = 3312, Miss = 3312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31483
	L1D_cache_core[18]: Access = 3324, Miss = 3324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30926
	L1D_cache_core[19]: Access = 3472, Miss = 3468, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 29374
	L1D_cache_core[20]: Access = 3200, Miss = 2585, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 14935
	L1D_cache_core[21]: Access = 3264, Miss = 2657, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[22]: Access = 3168, Miss = 2552, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 14663
	L1D_cache_core[23]: Access = 3328, Miss = 2680, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 13067
	L1D_cache_core[24]: Access = 3296, Miss = 2617, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 14693
	L1D_cache_core[25]: Access = 3296, Miss = 2603, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14623
	L1D_cache_core[26]: Access = 3296, Miss = 2660, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 17246
	L1D_cache_core[27]: Access = 3424, Miss = 2774, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 11725
	L1D_cache_core[28]: Access = 3296, Miss = 2631, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12566
	L1D_cache_core[29]: Access = 3168, Miss = 2542, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 15937
	L1D_cache_core[30]: Access = 3520, Miss = 2754, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 11656
	L1D_cache_core[31]: Access = 3264, Miss = 2618, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[32]: Access = 3296, Miss = 2662, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 13738
	L1D_cache_core[33]: Access = 3104, Miss = 2443, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 14071
	L1D_cache_core[34]: Access = 3360, Miss = 2684, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 10696
	L1D_cache_core[35]: Access = 3360, Miss = 2644, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 13154
	L1D_cache_core[36]: Access = 3200, Miss = 2542, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 13292
	L1D_cache_core[37]: Access = 3232, Miss = 2558, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 13829
	L1D_cache_core[38]: Access = 3232, Miss = 2556, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 14407
	L1D_cache_core[39]: Access = 3232, Miss = 2574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 13010
	L1D_cache_core[40]: Access = 592, Miss = 564, Miss_rate = 0.953, Pending_hits = 24, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 616, Miss = 595, Miss_rate = 0.966, Pending_hits = 18, Reservation_fails = 1961
	L1D_cache_core[42]: Access = 600, Miss = 550, Miss_rate = 0.917, Pending_hits = 36, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 624, Miss = 606, Miss_rate = 0.971, Pending_hits = 18, Reservation_fails = 1081
	L1D_cache_core[44]: Access = 616, Miss = 594, Miss_rate = 0.964, Pending_hits = 19, Reservation_fails = 1890
	L1D_cache_core[45]: Access = 628, Miss = 609, Miss_rate = 0.970, Pending_hits = 12, Reservation_fails = 3530
	L1D_cache_core[46]: Access = 638, Miss = 613, Miss_rate = 0.961, Pending_hits = 18, Reservation_fails = 1787
	L1D_cache_core[47]: Access = 624, Miss = 602, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 1622
	L1D_cache_core[48]: Access = 608, Miss = 588, Miss_rate = 0.967, Pending_hits = 14, Reservation_fails = 3696
	L1D_cache_core[49]: Access = 584, Miss = 559, Miss_rate = 0.957, Pending_hits = 23, Reservation_fails = 1834
	L1D_cache_core[50]: Access = 628, Miss = 609, Miss_rate = 0.970, Pending_hits = 14, Reservation_fails = 380
	L1D_cache_core[51]: Access = 616, Miss = 599, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 3252
	L1D_cache_core[52]: Access = 630, Miss = 604, Miss_rate = 0.959, Pending_hits = 15, Reservation_fails = 779
	L1D_cache_core[53]: Access = 624, Miss = 608, Miss_rate = 0.974, Pending_hits = 15, Reservation_fails = 2906
	L1D_cache_core[54]: Access = 604, Miss = 573, Miss_rate = 0.949, Pending_hits = 20, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 638, Miss = 623, Miss_rate = 0.976, Pending_hits = 13, Reservation_fails = 2424
	L1D_cache_core[56]: Access = 624, Miss = 601, Miss_rate = 0.963, Pending_hits = 13, Reservation_fails = 2343
	L1D_cache_core[57]: Access = 592, Miss = 567, Miss_rate = 0.958, Pending_hits = 20, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 620, Miss = 598, Miss_rate = 0.965, Pending_hits = 17, Reservation_fails = 4574
	L1D_cache_core[59]: Access = 624, Miss = 604, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 1583
	L1D_total_cache_accesses = 143563
	L1D_total_cache_misses = 129810
	L1D_total_cache_miss_rate = 0.9042
	L1D_total_cache_pending_hits = 392
	L1D_total_cache_reservation_fails = 927685
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 187809
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1143884
	L1T_total_cache_misses = 1721
	L1T_total_cache_miss_rate = 0.0015
	L1T_total_cache_pending_hits = 1142163
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 637476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 186054
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1142163
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 290209
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3081841
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24855
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3964, 5608, 5616, 5604, 5616, 5596, 5612, 4068, 3905, 5536, 5536, 5536, 5535, 5535, 5535, 4044, 3873, 5439, 5439, 5432, 5439, 5427, 5439, 3982, 
gpgpu_n_tot_thrd_icount = 194435424
gpgpu_n_tot_w_icount = 6076107
gpgpu_n_stall_shd_mem = 1998472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84789
gpgpu_n_mem_write_global = 58220
gpgpu_n_mem_texture = 1721
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1601284
gpgpu_n_store_insn = 1307188
gpgpu_n_shmem_insn = 13178497
gpgpu_n_tex_insn = 4043069
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 4920028
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3625
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 978115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2204370	W0_Idle:1057461	W0_Scoreboard:3832312	W1:0	W2:2770	W3:8191	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3198	W10:0	W11:0	W12:0	W13:3434	W14:144836	W15:0	W16:41103	W17:0	W18:13410	W19:0	W20:4126	W21:0	W22:0	W23:0	W24:544564	W25:0	W26:10500	W27:0	W28:1100665	W29:699925	W30:34080	W31:0	W32:3466015
Warp Occupancy Distribution:
Stall:1199857	W0_Idle:85078	W0_Scoreboard:669421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3198	W10:0	W11:0	W12:0	W13:3434	W14:144836	W15:0	W16:11520	W17:0	W18:9792	W19:0	W20:4126	W21:0	W22:0	W23:0	W24:544564	W25:0	W26:10500	W27:0	W28:507277	W29:0	W30:34080	W31:0	W32:1162637
Warp Occupancy Distribution:
Stall:436056	W0_Idle:754372	W0_Scoreboard:2253716	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.461380
warp_utilization1: 0.554849
warp_utilization2: 0.215514
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 678312 {8:84789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6652064 {40:7826,72:8040,136:42354,}
traffic_breakdown_coretomem[INST_ACC_R] = 40048 {8:5006,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13768 {8:1721,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11518792 {136:84697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 465424 {8:58178,}
traffic_breakdown_memtocore[INST_ACC_R] = 679456 {136:4996,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 233920 {136:1720,}
maxmrqlatency = 1025 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 345 
averagemflatency_1 = 306 
averagemflatency_2= 359 
averagemflatency_3 = 464 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 109757 
mrq_lat_table:42797 	2214 	3142 	5254 	11593 	14735 	14364 	8993 	3028 	490 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	237 	261 	186 	47173 	74792 	21266 	760 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60560 	21395 	16315 	18600 	23164 	8221 	1502 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23731 	58110 	4627 	29 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	26343 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	55 	140 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        27        37        30        32        32        28        33        32        36        64        24        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        34        28        34        25        30        30        32        32        63        37        30        24        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        24        32        32 
dram[4]:       119       102        27        30        27        35        30        29        33        32        44        35        26        29        32        32 
dram[5]:       113        91        32        35        34        31        29        28        32        32        63        35        26        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4581      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.245014  3.280453  2.876263  2.751790  3.493750  3.116343  3.652038  3.241667  3.312121  3.271605  2.830287  2.879265  3.223214  3.135294  3.102857  3.410095 
dram[1]:  2.885787  3.293103  2.948849  3.031915  3.470588  3.398773  3.459702  3.342939  3.091445  3.309375  3.059322  2.887434  3.186391  2.931507  3.059322  3.131579 
dram[2]:  3.113208  3.319088  2.959079  2.873737  3.300000  3.328402  3.407080  3.576220  3.077586  3.427673  2.953929  2.799486  3.116618  3.072046  3.170588  2.951087 
dram[3]:  3.028947  3.010554  2.813268  2.940104  3.049315  3.233429  3.432836  3.553191  3.164179  3.020000  3.025140  2.911765  3.140763  3.129412  2.986073  3.133333 
dram[4]:  3.354651  2.951777  2.880711  2.846154  3.288235  3.040323  3.331461  3.313390  3.256716  3.250765  2.905914  3.164740  3.312883  2.864865  2.906166  3.138728 
dram[5]:  3.048257  3.111717  2.842893  2.895939  3.507837  3.359051  3.424779  3.088472  3.203030  3.199396  2.989071  3.081690  3.082857  3.287500  3.159884  2.868633 
average row locality = 106611/34099 = 3.126514
average row locality_1 = 56388/20261 = 2.783081
average row locality_2 = 33790/10237 = 3.300772
average row locality_3 = 16433/3601 = 4.563455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       569       572       576       579       547       547       592       600       568       557       583       589       585       581       571       561 
dram[1]:       575       577       579       570       545       542       593       598       556       554       579       589       586       581       565       562 
dram[2]:       574       579       578       578       549       551       595       600       556       567       577       586       586       581       560       571 
dram[3]:       578       573       572       570       546       547       595       596       554       556       581       584       587       582       559       567 
dram[4]:       572       572       574       577       545       552       596       598       565       558       584       586       587       579       573       558 
dram[5]:       577       572       579       574       545       552       594       595       558       556       585       590       584       580       565       557 
total reads: 55002
bank skew: 600/542 = 1.11
chip skew: 9188/9147 = 1.00
number of total write accesses:
dram[0]:       570       586       563       574       571       578       573       567       525       503       501       508       498       485       515       520 
dram[1]:       562       569       574       571       576       566       566       562       492       505       504       514       491       489       518       509 
dram[2]:       581       586       579       560       573       574       560       573       515       523       513       503       483       485       518       515 
dram[3]:       573       568       574       559       567       575       556       573       506       501       502       505       484       482       513       514 
dram[4]:       582       591       561       570       573       579       590       565       526       505       497       509       494       481       511       528 
dram[5]:       560       570       561       567       574       580       567       557       499       503       509       504       496       472       522       513 
total reads: 51614
bank skew: 591/472 = 1.25
chip skew: 8662/8552 = 1.01
average mf latency per bank:
dram[0]:        474       481       445       479       443       479       452       490       431       477       471       523       455       509       457       490
dram[1]:        461       453       456       469       445       446       472       456       452       451       484       485       461       495       469       459
dram[2]:        487       450       457       469       484       442       475       466       467       447       494       478       492       459       477       479
dram[3]:        469       446       436       459       443       449       462       464       447       462       483       481       509       475       453       477
dram[4]:        461       463       448       447       433       451       474       458       428       447       499       479       463       486       463       456
dram[5]:        475       469       464       460       460       456       503       471       472       464       527       485       502       504       490       458
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1302      1481      1511      1063      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1432      1189      1316      1150      1077      1418      1327      1250      1585      1223
dram[2]:       1369      1066      1337      1172      1410      1409      1130      1270      1302      1402      1085      1629      1316      1152      1484      1541
dram[3]:       1211      1040      1099      1293      1342      1315      1353      1217      1065      1252      1037      1616      1310      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1300      1318      1257      1651      1297      1416      1207      1186      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99682 n_act=5641 n_pre=5625 n_req=12302 n_req_1=3875 n_req_2=5646 n_req_3=2781 n_rd=18354 n_write=15578 bw_util=0.3162 bw_util_1=0.09105 bw_util_2=0.1559 bw_util_3=0.0693 blp=5.402134 blp_1= 1.394590 blp_2= 2.830389 blp_3= 2.576939
 n_activity=123554 dram_eff=0.3708 dram_eff_1=0.1068 dram_eff_2=0.1828 dram_eff_3=0.08126
bk0: 1138a 108132i bk1: 1144a 107171i bk2: 1152a 104640i bk3: 1158a 103598i bk4: 1094a 105250i bk5: 1094a 104936i bk6: 1184a 102253i bk7: 1200a 102402i bk8: 1136a 108658i bk9: 1114a 108740i bk10: 1166a 106774i bk11: 1178a 105048i bk12: 1170a 107781i bk13: 1162a 105735i bk14: 1142a 103793i bk15: 1122a 104447i 
bw_dist = 0.091	0.156	0.069	0.537	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07772
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99795 n_act=5632 n_pre=5618 n_req=12215 n_req_1=3798 n_req_2=5621 n_req_3=2796 n_rd=18300 n_write=15535 bw_util=0.3151 bw_util_1=0.09045 bw_util_2=0.1552 bw_util_3=0.06951 blp=5.390119 blp_1= 1.418469 blp_2= 2.831521 blp_3= 2.548223
 n_activity=123021 dram_eff=0.3711 dram_eff_1=0.1065 dram_eff_2=0.1828 dram_eff_3=0.08186
bk0: 1150a 107334i bk1: 1154a 107874i bk2: 1158a 104979i bk3: 1138a 105292i bk4: 1090a 106262i bk5: 1084a 106807i bk6: 1186a 101761i bk7: 1196a 101412i bk8: 1112a 108156i bk9: 1108a 109432i bk10: 1158a 107808i bk11: 1178a 106107i bk12: 1172a 107038i bk13: 1162a 106104i bk14: 1130a 103486i bk15: 1124a 103551i 
bw_dist = 0.090	0.155	0.070	0.534	0.151
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.7994
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99597 n_act=5676 n_pre=5660 n_req=12335 n_req_1=3896 n_req_2=5648 n_req_3=2791 n_rd=18376 n_write=15571 bw_util=0.3169 bw_util_1=0.09139 bw_util_2=0.1559 bw_util_3=0.06962 blp=5.401332 blp_1= 1.406204 blp_2= 2.794010 blp_3= 2.573412
 n_activity=124376 dram_eff=0.3692 dram_eff_1=0.1065 dram_eff_2=0.1816 dram_eff_3=0.08109
bk0: 1148a 107643i bk1: 1158a 107642i bk2: 1156a 105037i bk3: 1156a 103471i bk4: 1098a 106335i bk5: 1102a 103868i bk6: 1190a 101138i bk7: 1200a 100248i bk8: 1112a 107501i bk9: 1134a 106827i bk10: 1154a 107152i bk11: 1172a 105764i bk12: 1172a 106418i bk13: 1162a 108270i bk14: 1120a 106701i bk15: 1142a 103211i 
bw_dist = 0.091	0.156	0.070	0.542	0.142
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.15693
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99652 n_act=5727 n_pre=5711 n_req=12188 n_req_1=3791 n_req_2=5610 n_req_3=2787 n_rd=18290 n_write=15500 bw_util=0.3143 bw_util_1=0.09021 bw_util_2=0.1549 bw_util_3=0.06923 blp=5.397655 blp_1= 1.414520 blp_2= 2.795433 blp_3= 2.480726
 n_activity=123448 dram_eff=0.3689 dram_eff_1=0.1059 dram_eff_2=0.1818 dram_eff_3=0.08125
bk0: 1156a 108649i bk1: 1146a 106433i bk2: 1140a 106118i bk3: 1140a 105327i bk4: 1092a 105977i bk5: 1094a 103779i bk6: 1190a 102856i bk7: 1192a 101941i bk8: 1108a 108905i bk9: 1112a 106951i bk10: 1162a 107002i bk11: 1168a 105397i bk12: 1174a 107629i bk13: 1164a 107195i bk14: 1118a 105073i bk15: 1134a 103357i 
bw_dist = 0.090	0.155	0.069	0.538	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.76682
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99448 n_act=5748 n_pre=5733 n_req=12326 n_req_1=3900 n_req_2=5632 n_req_3=2794 n_rd=18350 n_write=15601 bw_util=0.3165 bw_util_1=0.09147 bw_util_2=0.1555 bw_util_3=0.06953 blp=5.357596 blp_1= 1.403431 blp_2= 2.789206 blp_3= 2.547031
 n_activity=123732 dram_eff=0.3706 dram_eff_1=0.1071 dram_eff_2=0.1821 dram_eff_3=0.08142
bk0: 1144a 109223i bk1: 1144a 106440i bk2: 1148a 104694i bk3: 1154a 104676i bk4: 1090a 106607i bk5: 1104a 104005i bk6: 1192a 101838i bk7: 1196a 102172i bk8: 1130a 109495i bk9: 1116a 108481i bk10: 1168a 106310i bk11: 1172a 107627i bk12: 1172a 108650i bk13: 1158a 106484i bk14: 1146a 102677i bk15: 1116a 105109i 
bw_dist = 0.091	0.155	0.070	0.538	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.88003
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144880 n_nop=99704 n_act=5672 n_pre=5656 n_req=12196 n_req_1=3785 n_req_2=5630 n_req_3=2781 n_rd=18324 n_write=15524 bw_util=0.3148 bw_util_1=0.09017 bw_util_2=0.1554 bw_util_3=0.06922 blp=5.407690 blp_1= 1.417274 blp_2= 2.861860 blp_3= 2.451200
 n_activity=122495 dram_eff=0.3724 dram_eff_1=0.1066 dram_eff_2=0.1838 dram_eff_3=0.08186
bk0: 1154a 107641i bk1: 1144a 106369i bk2: 1158a 103988i bk3: 1148a 105021i bk4: 1090a 106931i bk5: 1104a 104627i bk6: 1188a 102256i bk7: 1190a 101004i bk8: 1116a 109044i bk9: 1112a 107933i bk10: 1170a 106479i bk11: 1180a 106299i bk12: 1166a 108037i bk13: 1160a 108752i bk14: 1130a 105370i bk15: 1114a 104314i 
bw_dist = 0.090	0.155	0.069	0.531	0.155
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78098

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12158, Miss = 4593, Miss_rate = 0.378, Pending_hits = 1330, Reservation_fails = 640
L2_cache_bank[1]: Access = 12576, Miss = 4588, Miss_rate = 0.365, Pending_hits = 1439, Reservation_fails = 2319
L2_cache_bank[2]: Access = 12393, Miss = 4579, Miss_rate = 0.369, Pending_hits = 1288, Reservation_fails = 1274
L2_cache_bank[3]: Access = 12443, Miss = 4573, Miss_rate = 0.368, Pending_hits = 1470, Reservation_fails = 1714
L2_cache_bank[4]: Access = 12623, Miss = 4575, Miss_rate = 0.362, Pending_hits = 1465, Reservation_fails = 1584
L2_cache_bank[5]: Access = 12105, Miss = 4615, Miss_rate = 0.381, Pending_hits = 1354, Reservation_fails = 1623
L2_cache_bank[6]: Access = 12478, Miss = 4574, Miss_rate = 0.367, Pending_hits = 1443, Reservation_fails = 2496
L2_cache_bank[7]: Access = 12308, Miss = 4577, Miss_rate = 0.372, Pending_hits = 1320, Reservation_fails = 2158
L2_cache_bank[8]: Access = 12529, Miss = 4597, Miss_rate = 0.367, Pending_hits = 1350, Reservation_fails = 1582
L2_cache_bank[9]: Access = 12677, Miss = 4580, Miss_rate = 0.361, Pending_hits = 1447, Reservation_fails = 1660
L2_cache_bank[10]: Access = 12843, Miss = 4591, Miss_rate = 0.357, Pending_hits = 1323, Reservation_fails = 2587
L2_cache_bank[11]: Access = 12583, Miss = 4578, Miss_rate = 0.364, Pending_hits = 1455, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12158, Miss = 4593 (0.378), PendingHit = 1330 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12576, Miss = 4588 (0.365), PendingHit = 1439 (0.114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12393, Miss = 4579 (0.369), PendingHit = 1288 (0.104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12443, Miss = 4573 (0.368), PendingHit = 1470 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12623, Miss = 4575 (0.362), PendingHit = 1465 (0.116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12105, Miss = 4615 (0.381), PendingHit = 1354 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12478, Miss = 4574 (0.367), PendingHit = 1443 (0.116)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12308, Miss = 4577 (0.372), PendingHit = 1320 (0.107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12529, Miss = 4597 (0.367), PendingHit = 1350 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12677, Miss = 4580 (0.361), PendingHit = 1447 (0.114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12843, Miss = 4591 (0.357), PendingHit = 1323 (0.103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12583, Miss = 4578 (0.364), PendingHit = 1455 (0.116)
L2 Cache Total Miss Rate = 0.367
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.262
Stream 1: Accesses  = 65850
Stream 1: Misses  = 14380
Stream 2: Accesses  = 66776
Stream 2: Misses  = 33308
Stream 3: Accesses  = 82940
Stream 3: Misses  = 21712
Stream 1+2: Accesses  = 132626
Stream 1+2: Misses  = 47688
Stream 1+2+3: Accesses  = 215566
Stream 1+2+3: Misses  = 69400
Total Accesses  = 149716
MPKI-CORES
CORE_L2MPKI_0	0.232
CORE_L2MPKI_1	0.196
CORE_L2MPKI_2	0.283
CORE_L2MPKI_3	0.236
CORE_L2MPKI_4	0.279
CORE_L2MPKI_5	0.203
CORE_L2MPKI_6	0.232
CORE_L2MPKI_7	0.208
CORE_L2MPKI_8	0.224
CORE_L2MPKI_9	0.224
CORE_L2MPKI_10	0.243
CORE_L2MPKI_11	0.248
CORE_L2MPKI_12	0.219
CORE_L2MPKI_13	0.247
CORE_L2MPKI_14	0.199
CORE_L2MPKI_15	0.215
CORE_L2MPKI_16	0.225
CORE_L2MPKI_17	0.184
CORE_L2MPKI_18	0.213
CORE_L2MPKI_19	0.241
CORE_L2MPKI_20	1.109
CORE_L2MPKI_21	1.111
CORE_L2MPKI_22	1.103
CORE_L2MPKI_23	1.097
CORE_L2MPKI_24	1.108
CORE_L2MPKI_25	1.101
CORE_L2MPKI_26	1.105
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.099
CORE_L2MPKI_29	1.105
CORE_L2MPKI_30	1.088
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.095
CORE_L2MPKI_33	1.096
CORE_L2MPKI_34	1.093
CORE_L2MPKI_35	1.093
CORE_L2MPKI_36	1.101
CORE_L2MPKI_37	1.104
CORE_L2MPKI_38	1.096
CORE_L2MPKI_39	1.107
CORE_L2MPKI_40	0.089
CORE_L2MPKI_41	0.091
CORE_L2MPKI_42	0.090
CORE_L2MPKI_43	0.095
CORE_L2MPKI_44	0.094
CORE_L2MPKI_45	0.096
CORE_L2MPKI_46	0.102
CORE_L2MPKI_47	0.090
CORE_L2MPKI_48	0.087
CORE_L2MPKI_49	0.086
CORE_L2MPKI_50	0.088
CORE_L2MPKI_51	0.088
CORE_L2MPKI_52	0.095
CORE_L2MPKI_53	0.087
CORE_L2MPKI_54	0.089
CORE_L2MPKI_55	0.094
CORE_L2MPKI_56	0.094
CORE_L2MPKI_57	0.088
CORE_L2MPKI_58	0.089
CORE_L2MPKI_59	0.089
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.091
MISSES-CORES
CORE_MISSES_0	736
CORE_MISSES_1	623
CORE_MISSES_2	889
CORE_MISSES_3	744
CORE_MISSES_4	883
CORE_MISSES_5	637
CORE_MISSES_6	739
CORE_MISSES_7	667
CORE_MISSES_8	703
CORE_MISSES_9	705
CORE_MISSES_10	777
CORE_MISSES_11	781
CORE_MISSES_12	696
CORE_MISSES_13	775
CORE_MISSES_14	631
CORE_MISSES_15	677
CORE_MISSES_16	711
CORE_MISSES_17	571
CORE_MISSES_18	669
CORE_MISSES_19	766
CORE_MISSES_20	1640
CORE_MISSES_21	1675
CORE_MISSES_22	1614
CORE_MISSES_23	1687
CORE_MISSES_24	1687
CORE_MISSES_25	1677
CORE_MISSES_26	1682
CORE_MISSES_27	1731
CORE_MISSES_28	1673
CORE_MISSES_29	1617
CORE_MISSES_30	1769
CORE_MISSES_31	1658
CORE_MISSES_32	1668
CORE_MISSES_33	1572
CORE_MISSES_34	1697
CORE_MISSES_35	1696
CORE_MISSES_36	1628
CORE_MISSES_37	1648
CORE_MISSES_38	1636
CORE_MISSES_39	1653
CORE_MISSES_40	362
CORE_MISSES_41	363
CORE_MISSES_42	361
CORE_MISSES_43	384
CORE_MISSES_44	379
CORE_MISSES_45	382
CORE_MISSES_46	416
CORE_MISSES_47	363
CORE_MISSES_48	349
CORE_MISSES_49	345
CORE_MISSES_50	358
CORE_MISSES_51	354
CORE_MISSES_52	386
CORE_MISSES_53	349
CORE_MISSES_54	353
CORE_MISSES_55	379
CORE_MISSES_56	379
CORE_MISSES_57	357
CORE_MISSES_58	356
CORE_MISSES_59	357
L2_MISSES = 55020
L2_total_cache_accesses = 149716
L2_total_cache_misses = 55020
L2_total_cache_miss_rate = 0.3675
L2_total_cache_pending_hits = 16684
L2_total_cache_reservation_fails = 21449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1452
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 891
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4483
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14016
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=515483
icnt_total_pkts_simt_to_mem=343138
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     582.2151
gpu_ipc_2 =     277.4303
gpu_ipc_3 =     745.5914
gpu_tot_sim_cycle_stream_1 = 136429
gpu_tot_sim_cycle_stream_2 = 136420
gpu_tot_sim_cycle_stream_3 = 136429
gpu_sim_insn_1 = 79431024
gpu_sim_insn_2 = 37847040
gpu_sim_insn_3 = 101720299
gpu_sim_cycle = 136430
gpu_sim_insn = 218998363
gpu_ipc =    1605.2068
gpu_tot_sim_cycle = 136430
gpu_tot_sim_insn = 218998363
gpu_tot_ipc =    1605.2068
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 159786
gpu_stall_icnt2sh    = 282067
gpu_total_sim_rate=391768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3919273
	L1I_total_cache_misses = 40827
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25649
L1D_cache:
	L1D_cache_core[0]: Access = 3764, Miss = 3758, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35464
	L1D_cache_core[1]: Access = 4052, Miss = 4048, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 37577
	L1D_cache_core[2]: Access = 4292, Miss = 4288, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 36259
	L1D_cache_core[3]: Access = 4164, Miss = 4162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38611
	L1D_cache_core[4]: Access = 4104, Miss = 4098, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38122
	L1D_cache_core[5]: Access = 4136, Miss = 4132, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38503
	L1D_cache_core[6]: Access = 4274, Miss = 4264, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 37873
	L1D_cache_core[7]: Access = 3992, Miss = 3986, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 36578
	L1D_cache_core[8]: Access = 4324, Miss = 4316, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 39326
	L1D_cache_core[9]: Access = 4078, Miss = 4078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37877
	L1D_cache_core[10]: Access = 4236, Miss = 4228, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35671
	L1D_cache_core[11]: Access = 4056, Miss = 4056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37997
	L1D_cache_core[12]: Access = 4008, Miss = 4004, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 35755
	L1D_cache_core[13]: Access = 4046, Miss = 4045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36900
	L1D_cache_core[14]: Access = 4340, Miss = 4338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37094
	L1D_cache_core[15]: Access = 3939, Miss = 3937, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 37824
	L1D_cache_core[16]: Access = 4268, Miss = 4225, Miss_rate = 0.990, Pending_hits = 36, Reservation_fails = 37242
	L1D_cache_core[17]: Access = 4144, Miss = 4144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37893
	L1D_cache_core[18]: Access = 4024, Miss = 4024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37835
	L1D_cache_core[19]: Access = 4308, Miss = 4304, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 35599
	L1D_cache_core[20]: Access = 3968, Miss = 3193, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18190
	L1D_cache_core[21]: Access = 4064, Miss = 3297, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 19465
	L1D_cache_core[22]: Access = 3968, Miss = 3186, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 17592
	L1D_cache_core[23]: Access = 4096, Miss = 3296, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 15968
	L1D_cache_core[24]: Access = 4160, Miss = 3300, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 17518
	L1D_cache_core[25]: Access = 4160, Miss = 3296, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 17833
	L1D_cache_core[26]: Access = 4096, Miss = 3284, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 20301
	L1D_cache_core[27]: Access = 4224, Miss = 3400, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 14498
	L1D_cache_core[28]: Access = 4096, Miss = 3271, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15629
	L1D_cache_core[29]: Access = 4032, Miss = 3238, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 18697
	L1D_cache_core[30]: Access = 4352, Miss = 3418, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 14735
	L1D_cache_core[31]: Access = 4032, Miss = 3218, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16292
	L1D_cache_core[32]: Access = 4224, Miss = 3407, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 16106
	L1D_cache_core[33]: Access = 3968, Miss = 3110, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 16852
	L1D_cache_core[34]: Access = 4224, Miss = 3374, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 13445
	L1D_cache_core[35]: Access = 4128, Miss = 3260, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16484
	L1D_cache_core[36]: Access = 4000, Miss = 3166, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 16209
	L1D_cache_core[37]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16640
	L1D_cache_core[38]: Access = 4032, Miss = 3188, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17616
	L1D_cache_core[39]: Access = 4032, Miss = 3208, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 15497
	L1D_cache_core[40]: Access = 712, Miss = 682, Miss_rate = 0.958, Pending_hits = 24, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 728, Miss = 704, Miss_rate = 0.967, Pending_hits = 21, Reservation_fails = 1961
	L1D_cache_core[42]: Access = 720, Miss = 668, Miss_rate = 0.928, Pending_hits = 36, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 18, Reservation_fails = 1081
	L1D_cache_core[44]: Access = 736, Miss = 712, Miss_rate = 0.967, Pending_hits = 19, Reservation_fails = 1890
	L1D_cache_core[45]: Access = 752, Miss = 728, Miss_rate = 0.968, Pending_hits = 12, Reservation_fails = 3530
	L1D_cache_core[46]: Access = 720, Miss = 695, Miss_rate = 0.965, Pending_hits = 18, Reservation_fails = 1787
	L1D_cache_core[47]: Access = 736, Miss = 710, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 1622
	L1D_cache_core[48]: Access = 720, Miss = 698, Miss_rate = 0.969, Pending_hits = 14, Reservation_fails = 3696
	L1D_cache_core[49]: Access = 728, Miss = 702, Miss_rate = 0.964, Pending_hits = 23, Reservation_fails = 1834
	L1D_cache_core[50]: Access = 736, Miss = 717, Miss_rate = 0.974, Pending_hits = 14, Reservation_fails = 380
	L1D_cache_core[51]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 15, Reservation_fails = 3252
	L1D_cache_core[52]: Access = 712, Miss = 686, Miss_rate = 0.963, Pending_hits = 15, Reservation_fails = 779
	L1D_cache_core[53]: Access = 728, Miss = 709, Miss_rate = 0.974, Pending_hits = 15, Reservation_fails = 2906
	L1D_cache_core[54]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 21, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 736, Miss = 717, Miss_rate = 0.974, Pending_hits = 17, Reservation_fails = 2424
	L1D_cache_core[56]: Access = 744, Miss = 716, Miss_rate = 0.962, Pending_hits = 13, Reservation_fails = 2343
	L1D_cache_core[57]: Access = 712, Miss = 687, Miss_rate = 0.965, Pending_hits = 20, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 744, Miss = 719, Miss_rate = 0.966, Pending_hits = 17, Reservation_fails = 4574
	L1D_cache_core[59]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 15, Reservation_fails = 1583
	L1D_total_cache_accesses = 179069
	L1D_total_cache_misses = 161856
	L1D_total_cache_miss_rate = 0.9039
	L1D_total_cache_pending_hits = 400
	L1D_total_cache_reservation_fails = 1124651
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 234953
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1485287
	L1T_total_cache_misses = 2021
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1483266
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 778537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233198
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1483266
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 346114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3878446
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40827
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25649
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
5019, 7078, 7080, 7076, 7078, 7073, 7078, 5169, 4931, 6915, 6922, 6905, 6916, 6893, 6906, 5025, 4830, 6806, 6813, 6801, 6805, 6800, 6805, 4952, 
gpgpu_n_tot_thrd_icount = 244701440
gpgpu_n_tot_w_icount = 7646920
gpgpu_n_stall_shd_mem = 2515453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106123
gpgpu_n_mem_write_global = 72320
gpgpu_n_mem_texture = 2021
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2003680
gpgpu_n_store_insn = 1628864
gpgpu_n_shmem_insn = 16558497
gpgpu_n_tex_insn = 5138199
gpgpu_n_const_mem_insn = 1146880
gpgpu_n_param_mem_insn = 6156196
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1187422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2714720	W0_Idle:1217632	W0_Scoreboard:4791605	W1:0	W2:3466	W3:10326	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4042	W10:0	W11:0	W12:0	W13:4274	W14:182581	W15:0	W16:48320	W17:0	W18:16630	W19:0	W20:5187	W21:0	W22:0	W23:0	W24:688442	W25:0	W26:13020	W27:0	W28:1378931	W29:890666	W30:42664	W31:0	W32:4359094
Warp Occupancy Distribution:
Stall:1468028	W0_Idle:90349	W0_Scoreboard:836246	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4042	W10:0	W11:0	W12:0	W13:4274	W14:182581	W15:0	W16:14400	W17:0	W18:12310	W19:0	W20:5187	W21:0	W22:0	W23:0	W24:688442	W25:0	W26:13020	W27:0	W28:636540	W29:0	W30:42664	W31:0	W32:1459117
Warp Occupancy Distribution:
Stall:531190	W0_Idle:908995	W0_Scoreboard:2834295	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182720
warp_utilization0: 0.467129
warp_utilization1: 0.561199
warp_utilization2: 0.216727
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 848984 {8:106123,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8262720 {40:9726,72:9986,136:52608,}
traffic_breakdown_coretomem[INST_ACC_R] = 49904 {8:6238,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16168 {8:2021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14417088 {136:106008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 578448 {8:72306,}
traffic_breakdown_memtocore[INST_ACC_R] = 848368 {136:6238,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274856 {136:2021,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 342 
averagemflatency_1 = 303 
averagemflatency_2= 359 
averagemflatency_3 = 447 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 136429 
mrq_lat_table:53595 	2779 	3923 	6608 	14432 	18113 	17187 	10880 	4068 	627 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	355 	356 	229 	59848 	92975 	25791 	861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	76880 	26952 	20455 	22987 	28942 	8990 	1522 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30492 	72219 	5368 	30 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	3872 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	72 	173 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        27        37        30        32        32        28        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        34        28        34        25        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        29        32        32 
dram[4]:       119       102        27        30        30        35        30        29        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        34        31        29        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.153670  3.107383  2.832990  2.694231  3.256471  3.028261  3.469287  3.138158  3.329412  3.161074  2.929487  2.948827  3.517857  3.331683  3.096019  3.376590 
dram[1]:  2.775967  3.103604  2.799197  2.986985  3.168565  3.137615  3.234624  3.160356  3.079646  3.371981  2.978022  2.948827  3.502577  3.121005  3.085714  3.011710 
dram[2]:  2.982796  3.153153  2.826884  2.823171  3.125843  3.075221  3.293982  3.513514  3.051613  3.384615  2.971983  2.793878  3.405063  3.338200  3.150718  3.034247 
dram[3]:  2.845361  2.912393  2.713439  2.825820  3.059867  2.957265  3.235160  3.359155  3.246512  2.989316  3.044643  2.807851  3.425317  3.341523  3.037915  3.152174 
dram[4]:  3.240654  2.889353  2.800813  2.854508  3.142857  2.898340  3.248307  3.190157  3.165548  3.181406  2.919149  3.160919  3.541237  3.112903  2.948889  3.163895 
dram[5]:  2.923077  3.011038  2.759443  2.831622  3.183908  3.214781  3.318501  2.940083  3.141892  3.139640  2.948276  3.053571  3.334146  3.470437  3.125891  2.836283 
average row locality = 132215/42852 = 3.085387
average row locality_1 = 70519/25637 = 2.750673
average row locality_2 = 42024/13008 = 3.230627
average row locality_3 = 19672/4207 = 4.676016
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       705       708       720       732       706       705       734       743       721       718       699       702       702       699       698       697 
dram[1]:       711       713       726       722       704       698       737       740       716       716       696       698       700       701       693       690 
dram[2]:       710       715       722       730       707       711       740       744       717       717       692       698       701       699       693       700 
dram[3]:       714       708       716       723       704       703       740       740       713       714       691       697       701       701       686       700 
dram[4]:       708       704       722       729       707       708       740       742       719       714       698       698       703       699       704       694 
dram[5]:       713       708       730       726       703       707       736       740       718       712       699       698       701       700       700       686 
total reads: 68263
bank skew: 744/686 = 1.08
chip skew: 11396/11351 = 1.00
number of total write accesses:
dram[0]:       670       681       654       669       678       688       678       688       694       695       672       681       677       647       624       630 
dram[1]:       652       665       668       655       687       670       683       679       676       680       659       685       659       666       603       596 
dram[2]:       677       685       666       659       684       679       683       686       702       691       687       671       644       673       624       629 
dram[3]:       666       655       657       656       676       681       677       691       683       685       673       662       652       659       596       605 
dram[4]:       679       680       656       664       679       689       699       684       696       689       674       677       671       652       623       638 
dram[5]:       655       656       658       653       682       685       681       683       677       682       669       670       666       650       616       596 
total reads: 63952
bank skew: 702/596 = 1.18
chip skew: 10750/10574 = 1.02
average mf latency per bank:
dram[0]:        469       486       450       485       451       491       448       488       430       472       441       489       428       477       448       490
dram[1]:        470       466       469       489       462       463       476       466       444       450       457       462       441       469       475       471
dram[2]:        497       460       477       481       500       459       481       469       474       453       470       454       468       437       484       474
dram[3]:        476       464       462       476       453       472       468       468       446       460       457       458       482       450       461       487
dram[4]:        462       471       456       460       446       456       467       458       432       443       464       453       438       459       452       456
dram[5]:        476       482       472       479       474       466       494       468       466       458       488       460       468       472       494       473
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1302      1481      1511      1184      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1432      1189      1316      1150      1077      1418      1327      1287      1585      1223
dram[2]:       1369      1066      1337      1172      1410      1409      1130      1270      1302      1402      1127      1629      1316      1600      1484      1541
dram[3]:       1211      1040      1099      1293      1342      1315      1353      1217      1094      1252      1037      1616      1387      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1300      1318      1257      1651      1297      1416      1260      1194      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123878 n_act=7062 n_pre=7046 n_req=15233 n_req_1=4884 n_req_2=7016 n_req_3=3333 n_rd=22778 n_write=19323 bw_util=0.3147 bw_util_1=0.09204 bw_util_2=0.1558 bw_util_3=0.06682 blp=5.310860 blp_1= 1.406070 blp_2= 2.821237 blp_3= 2.356229
 n_activity=155082 dram_eff=0.3654 dram_eff_1=0.1069 dram_eff_2=0.181 dram_eff_3=0.0776
bk0: 1410a 136341i bk1: 1416a 134911i bk2: 1440a 132115i bk3: 1464a 130577i bk4: 1412a 131363i bk5: 1410a 131555i bk6: 1468a 128749i bk7: 1486a 127414i bk8: 1442a 132739i bk9: 1436a 131723i bk10: 1398a 132199i bk11: 1404a 130007i bk12: 1404a 133435i bk13: 1398a 131473i bk14: 1396a 131257i bk15: 1394a 131423i 
bw_dist = 0.092	0.156	0.067	0.546	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01575
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123918 n_act=7120 n_pre=7104 n_req=15067 n_req_1=4734 n_req_2=6997 n_req_3=3336 n_rd=22722 n_write=19223 bw_util=0.3131 bw_util_1=0.09093 bw_util_2=0.1554 bw_util_3=0.06675 blp=5.332486 blp_1= 1.427819 blp_2= 2.833003 blp_3= 2.344521
 n_activity=154262 dram_eff=0.3655 dram_eff_1=0.1062 dram_eff_2=0.1814 dram_eff_3=0.07792
bk0: 1422a 135335i bk1: 1426a 135245i bk2: 1452a 132101i bk3: 1444a 132998i bk4: 1408a 132270i bk5: 1396a 132846i bk6: 1474a 127136i bk7: 1480a 126335i bk8: 1432a 131070i bk9: 1432a 133143i bk10: 1392a 132599i bk11: 1396a 130282i bk12: 1400a 132648i bk13: 1402a 131189i bk14: 1386a 131892i bk15: 1380a 130682i 
bw_dist = 0.091	0.155	0.067	0.544	0.143
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79186
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123726 n_act=7125 n_pre=7109 n_req=15254 n_req_1=4904 n_req_2=7018 n_req_3=3332 n_rd=22792 n_write=19335 bw_util=0.315 bw_util_1=0.09236 bw_util_2=0.1559 bw_util_3=0.06678 blp=5.322307 blp_1= 1.410148 blp_2= 2.784843 blp_3= 2.354020
 n_activity=156030 dram_eff=0.3636 dram_eff_1=0.1066 dram_eff_2=0.1799 dram_eff_3=0.07707
bk0: 1420a 136255i bk1: 1430a 134892i bk2: 1444a 131908i bk3: 1460a 130926i bk4: 1414a 132323i bk5: 1422a 130208i bk6: 1480a 126194i bk7: 1488a 126062i bk8: 1434a 130808i bk9: 1434a 129986i bk10: 1384a 132053i bk11: 1396a 129531i bk12: 1402a 132339i bk13: 1398a 133112i bk14: 1386a 134615i bk15: 1400a 130675i 
bw_dist = 0.092	0.156	0.067	0.551	0.134
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.1787
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123815 n_act=7198 n_pre=7182 n_req=15039 n_req_1=4735 n_req_2=6980 n_req_3=3324 n_rd=22702 n_write=19190 bw_util=0.3123 bw_util_1=0.09086 bw_util_2=0.155 bw_util_3=0.0664 blp=5.346118 blp_1= 1.423612 blp_2= 2.801201 blp_3= 2.240277
 n_activity=154761 dram_eff=0.3634 dram_eff_1=0.1057 dram_eff_2=0.1804 dram_eff_3=0.07727
bk0: 1428a 136304i bk1: 1416a 134413i bk2: 1432a 133734i bk3: 1446a 132127i bk4: 1408a 132661i bk5: 1406a 128897i bk6: 1480a 128070i bk7: 1480a 126691i bk8: 1426a 132287i bk9: 1428a 129882i bk10: 1382a 131474i bk11: 1394a 129209i bk12: 1402a 133753i bk13: 1402a 132033i bk14: 1372a 133203i bk15: 1400a 130248i 
bw_dist = 0.091	0.155	0.066	0.547	0.141
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79716
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123615 n_act=7186 n_pre=7170 n_req=15259 n_req_1=4917 n_req_2=7007 n_req_3=3335 n_rd=22776 n_write=19340 bw_util=0.3149 bw_util_1=0.09247 bw_util_2=0.1556 bw_util_3=0.06681 blp=5.290602 blp_1= 1.410355 blp_2= 2.797410 blp_3= 2.305481
 n_activity=155208 dram_eff=0.3654 dram_eff_1=0.1073 dram_eff_2=0.1806 dram_eff_3=0.07752
bk0: 1416a 137268i bk1: 1408a 134032i bk2: 1444a 132228i bk3: 1458a 131508i bk4: 1412a 132195i bk5: 1416a 129634i bk6: 1480a 128074i bk7: 1484a 127288i bk8: 1438a 133010i bk9: 1428a 131560i bk10: 1396a 130466i bk11: 1396a 133434i bk12: 1406a 134620i bk13: 1398a 132100i bk14: 1408a 129925i bk15: 1388a 132093i 
bw_dist = 0.092	0.156	0.067	0.547	0.138
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123801 n_act=7162 n_pre=7146 n_req=15061 n_req_1=4732 n_req_2=7002 n_req_3=3327 n_rd=22754 n_write=19224 bw_util=0.313 bw_util_1=0.09084 bw_util_2=0.1555 bw_util_3=0.06668 blp=5.362862 blp_1= 1.421903 blp_2= 2.859678 blp_3= 2.253988
 n_activity=153679 dram_eff=0.3668 dram_eff_1=0.1065 dram_eff_2=0.1823 dram_eff_3=0.07814
bk0: 1426a 135589i bk1: 1416a 134442i bk2: 1460a 131244i bk3: 1452a 131684i bk4: 1406a 133161i bk5: 1414a 130228i bk6: 1472a 128217i bk7: 1480a 126044i bk8: 1436a 131560i bk9: 1424a 130189i bk10: 1398a 131111i bk11: 1396a 130253i bk12: 1402a 133773i bk13: 1400a 133929i bk14: 1400a 132498i bk15: 1372a 131614i 
bw_dist = 0.091	0.156	0.067	0.540	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15099, Miss = 5686, Miss_rate = 0.377, Pending_hits = 1659, Reservation_fails = 641
L2_cache_bank[1]: Access = 15700, Miss = 5704, Miss_rate = 0.363, Pending_hits = 1836, Reservation_fails = 2653
L2_cache_bank[2]: Access = 15450, Miss = 5683, Miss_rate = 0.368, Pending_hits = 1569, Reservation_fails = 1280
L2_cache_bank[3]: Access = 15508, Miss = 5680, Miss_rate = 0.366, Pending_hits = 1823, Reservation_fails = 1935
L2_cache_bank[4]: Access = 15790, Miss = 5682, Miss_rate = 0.360, Pending_hits = 1861, Reservation_fails = 1588
L2_cache_bank[5]: Access = 15039, Miss = 5714, Miss_rate = 0.380, Pending_hits = 1713, Reservation_fails = 1852
L2_cache_bank[6]: Access = 15593, Miss = 5668, Miss_rate = 0.363, Pending_hits = 1785, Reservation_fails = 2512
L2_cache_bank[7]: Access = 15334, Miss = 5686, Miss_rate = 0.371, Pending_hits = 1625, Reservation_fails = 2387
L2_cache_bank[8]: Access = 15641, Miss = 5702, Miss_rate = 0.365, Pending_hits = 1693, Reservation_fails = 1711
L2_cache_bank[9]: Access = 15780, Miss = 5688, Miss_rate = 0.360, Pending_hits = 1844, Reservation_fails = 1853
L2_cache_bank[10]: Access = 16059, Miss = 5700, Miss_rate = 0.355, Pending_hits = 1609, Reservation_fails = 2981
L2_cache_bank[11]: Access = 15700, Miss = 5681, Miss_rate = 0.362, Pending_hits = 1814, Reservation_fails = 2033
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15099, Miss = 5686 (0.377), PendingHit = 1659 (0.11)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15700, Miss = 5704 (0.363), PendingHit = 1836 (0.117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15450, Miss = 5683 (0.368), PendingHit = 1569 (0.102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15508, Miss = 5680 (0.366), PendingHit = 1823 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15790, Miss = 5682 (0.36), PendingHit = 1861 (0.118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15039, Miss = 5714 (0.38), PendingHit = 1713 (0.114)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15593, Miss = 5668 (0.363), PendingHit = 1785 (0.114)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15334, Miss = 5686 (0.371), PendingHit = 1625 (0.106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15641, Miss = 5702 (0.365), PendingHit = 1693 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15780, Miss = 5688 (0.36), PendingHit = 1844 (0.117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16059, Miss = 5700 (0.355), PendingHit = 1609 (0.1)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15700, Miss = 5681 (0.362), PendingHit = 1814 (0.116)
L2 Cache Total Miss Rate = 0.366
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.498
Stream 3: L2 Cache Miss Rate = 0.259
Stream 1: Accesses  = 82665
Stream 1: Misses  = 18032
Stream 2: Accesses  = 83460
Stream 2: Misses  = 41528
Stream 3: Accesses  = 103233
Stream 3: Misses  = 26746
Stream 1+2: Accesses  = 166125
Stream 1+2: Misses  = 59560
Stream 1+2+3: Accesses  = 269358
Stream 1+2+3: Misses  = 86306
Total Accesses  = 186693
MPKI-CORES
CORE_L2MPKI_0	0.219
CORE_L2MPKI_1	0.206
CORE_L2MPKI_2	0.271
CORE_L2MPKI_3	0.228
CORE_L2MPKI_4	0.253
CORE_L2MPKI_5	0.191
CORE_L2MPKI_6	0.246
CORE_L2MPKI_7	0.207
CORE_L2MPKI_8	0.235
CORE_L2MPKI_9	0.241
CORE_L2MPKI_10	0.254
CORE_L2MPKI_11	0.238
CORE_L2MPKI_12	0.226
CORE_L2MPKI_13	0.239
CORE_L2MPKI_14	0.201
CORE_L2MPKI_15	0.212
CORE_L2MPKI_16	0.225
CORE_L2MPKI_17	0.196
CORE_L2MPKI_18	0.221
CORE_L2MPKI_19	0.230
CORE_L2MPKI_20	1.104
CORE_L2MPKI_21	1.106
CORE_L2MPKI_22	1.099
CORE_L2MPKI_23	1.095
CORE_L2MPKI_24	1.105
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.097
CORE_L2MPKI_29	1.100
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.097
CORE_L2MPKI_32	1.092
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.091
CORE_L2MPKI_35	1.091
CORE_L2MPKI_36	1.097
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.094
CORE_L2MPKI_39	1.103
CORE_L2MPKI_40	0.085
CORE_L2MPKI_41	0.085
CORE_L2MPKI_42	0.085
CORE_L2MPKI_43	0.089
CORE_L2MPKI_44	0.088
CORE_L2MPKI_45	0.089
CORE_L2MPKI_46	0.093
CORE_L2MPKI_47	0.085
CORE_L2MPKI_48	0.082
CORE_L2MPKI_49	0.086
CORE_L2MPKI_50	0.083
CORE_L2MPKI_51	0.084
CORE_L2MPKI_52	0.086
CORE_L2MPKI_53	0.082
CORE_L2MPKI_54	0.085
CORE_L2MPKI_55	0.085
CORE_L2MPKI_56	0.088
CORE_L2MPKI_57	0.083
CORE_L2MPKI_58	0.085
CORE_L2MPKI_59	0.084
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.086
MISSES-CORES
CORE_MISSES_0	872
CORE_MISSES_1	819
CORE_MISSES_2	1070
CORE_MISSES_3	903
CORE_MISSES_4	1006
CORE_MISSES_5	752
CORE_MISSES_6	978
CORE_MISSES_7	836
CORE_MISSES_8	924
CORE_MISSES_9	950
CORE_MISSES_10	1023
CORE_MISSES_11	943
CORE_MISSES_12	904
CORE_MISSES_13	944
CORE_MISSES_14	798
CORE_MISSES_15	840
CORE_MISSES_16	897
CORE_MISSES_17	770
CORE_MISSES_18	880
CORE_MISSES_19	923
CORE_MISSES_20	2024
CORE_MISSES_21	2077
CORE_MISSES_22	2015
CORE_MISSES_23	2073
CORE_MISSES_24	2124
CORE_MISSES_25	2112
CORE_MISSES_26	2085
CORE_MISSES_27	2134
CORE_MISSES_28	2076
CORE_MISSES_29	2049
CORE_MISSES_30	2185
CORE_MISSES_31	2043
CORE_MISSES_32	2132
CORE_MISSES_33	2004
CORE_MISSES_34	2130
CORE_MISSES_35	2080
CORE_MISSES_36	2028
CORE_MISSES_37	2065
CORE_MISSES_38	2038
CORE_MISSES_39	2054
CORE_MISSES_40	434
CORE_MISSES_41	434
CORE_MISSES_42	431
CORE_MISSES_43	456
CORE_MISSES_44	449
CORE_MISSES_45	451
CORE_MISSES_46	477
CORE_MISSES_47	436
CORE_MISSES_48	417
CORE_MISSES_49	434
CORE_MISSES_50	424
CORE_MISSES_51	426
CORE_MISSES_52	441
CORE_MISSES_53	419
CORE_MISSES_54	425
CORE_MISSES_55	432
CORE_MISSES_56	449
CORE_MISSES_57	423
CORE_MISSES_58	428
CORE_MISSES_59	428
L2_MISSES = 68274
L2_total_cache_accesses = 186693
L2_total_cache_misses = 68274
L2_total_cache_miss_rate = 0.3657
L2_total_cache_pending_hits = 20831
L2_total_cache_reservation_fails = 23426
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4581
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1727
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5661
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 170
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15895
L2_cache_data_port_util = 0.305
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=643881
icnt_total_pkts_simt_to_mem=426912
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     582.2151
gpu_ipc_2 =     277.4303
gpu_ipc_3 =     745.5914
gpu_tot_sim_cycle_stream_1 = 136429
gpu_tot_sim_cycle_stream_2 = 136420
gpu_tot_sim_cycle_stream_3 = 136429
gpu_sim_insn_1 = 79431024
gpu_sim_insn_2 = 37847040
gpu_sim_insn_3 = 101720299
gpu_sim_cycle = 136430
gpu_sim_insn = 218998363
gpu_ipc =    1605.2068
gpu_tot_sim_cycle = 136430
gpu_tot_sim_insn = 218998363
gpu_tot_ipc =    1605.2068
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 159786
gpu_stall_icnt2sh    = 282067
gpu_total_sim_rate=391768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3919273
	L1I_total_cache_misses = 40827
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25649
L1D_cache:
	L1D_cache_core[0]: Access = 3764, Miss = 3758, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35464
	L1D_cache_core[1]: Access = 4052, Miss = 4048, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 37577
	L1D_cache_core[2]: Access = 4292, Miss = 4288, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 36259
	L1D_cache_core[3]: Access = 4164, Miss = 4162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38611
	L1D_cache_core[4]: Access = 4104, Miss = 4098, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38122
	L1D_cache_core[5]: Access = 4136, Miss = 4132, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38503
	L1D_cache_core[6]: Access = 4274, Miss = 4264, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 37873
	L1D_cache_core[7]: Access = 3992, Miss = 3986, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 36578
	L1D_cache_core[8]: Access = 4324, Miss = 4316, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 39326
	L1D_cache_core[9]: Access = 4078, Miss = 4078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37877
	L1D_cache_core[10]: Access = 4236, Miss = 4228, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35671
	L1D_cache_core[11]: Access = 4056, Miss = 4056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37997
	L1D_cache_core[12]: Access = 4008, Miss = 4004, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 35755
	L1D_cache_core[13]: Access = 4046, Miss = 4045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36900
	L1D_cache_core[14]: Access = 4340, Miss = 4338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37094
	L1D_cache_core[15]: Access = 3939, Miss = 3937, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 37824
	L1D_cache_core[16]: Access = 4268, Miss = 4225, Miss_rate = 0.990, Pending_hits = 36, Reservation_fails = 37242
	L1D_cache_core[17]: Access = 4144, Miss = 4144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37893
	L1D_cache_core[18]: Access = 4024, Miss = 4024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37835
	L1D_cache_core[19]: Access = 4308, Miss = 4304, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 35599
	L1D_cache_core[20]: Access = 3968, Miss = 3193, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18190
	L1D_cache_core[21]: Access = 4064, Miss = 3297, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 19465
	L1D_cache_core[22]: Access = 3968, Miss = 3186, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 17592
	L1D_cache_core[23]: Access = 4096, Miss = 3296, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 15968
	L1D_cache_core[24]: Access = 4160, Miss = 3300, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 17518
	L1D_cache_core[25]: Access = 4160, Miss = 3296, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 17833
	L1D_cache_core[26]: Access = 4096, Miss = 3284, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 20301
	L1D_cache_core[27]: Access = 4224, Miss = 3400, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 14498
	L1D_cache_core[28]: Access = 4096, Miss = 3271, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15629
	L1D_cache_core[29]: Access = 4032, Miss = 3238, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 18697
	L1D_cache_core[30]: Access = 4352, Miss = 3418, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 14735
	L1D_cache_core[31]: Access = 4032, Miss = 3218, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16292
	L1D_cache_core[32]: Access = 4224, Miss = 3407, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 16106
	L1D_cache_core[33]: Access = 3968, Miss = 3110, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 16852
	L1D_cache_core[34]: Access = 4224, Miss = 3374, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 13445
	L1D_cache_core[35]: Access = 4128, Miss = 3260, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16484
	L1D_cache_core[36]: Access = 4000, Miss = 3166, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 16209
	L1D_cache_core[37]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16640
	L1D_cache_core[38]: Access = 4032, Miss = 3188, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17616
	L1D_cache_core[39]: Access = 4032, Miss = 3208, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 15497
	L1D_cache_core[40]: Access = 712, Miss = 682, Miss_rate = 0.958, Pending_hits = 24, Reservation_fails = 1705
	L1D_cache_core[41]: Access = 728, Miss = 704, Miss_rate = 0.967, Pending_hits = 21, Reservation_fails = 1961
	L1D_cache_core[42]: Access = 720, Miss = 668, Miss_rate = 0.928, Pending_hits = 36, Reservation_fails = 2319
	L1D_cache_core[43]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 18, Reservation_fails = 1081
	L1D_cache_core[44]: Access = 736, Miss = 712, Miss_rate = 0.967, Pending_hits = 19, Reservation_fails = 1890
	L1D_cache_core[45]: Access = 752, Miss = 728, Miss_rate = 0.968, Pending_hits = 12, Reservation_fails = 3530
	L1D_cache_core[46]: Access = 720, Miss = 695, Miss_rate = 0.965, Pending_hits = 18, Reservation_fails = 1787
	L1D_cache_core[47]: Access = 736, Miss = 710, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 1622
	L1D_cache_core[48]: Access = 720, Miss = 698, Miss_rate = 0.969, Pending_hits = 14, Reservation_fails = 3696
	L1D_cache_core[49]: Access = 728, Miss = 702, Miss_rate = 0.964, Pending_hits = 23, Reservation_fails = 1834
	L1D_cache_core[50]: Access = 736, Miss = 717, Miss_rate = 0.974, Pending_hits = 14, Reservation_fails = 380
	L1D_cache_core[51]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 15, Reservation_fails = 3252
	L1D_cache_core[52]: Access = 712, Miss = 686, Miss_rate = 0.963, Pending_hits = 15, Reservation_fails = 779
	L1D_cache_core[53]: Access = 728, Miss = 709, Miss_rate = 0.974, Pending_hits = 15, Reservation_fails = 2906
	L1D_cache_core[54]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 21, Reservation_fails = 2391
	L1D_cache_core[55]: Access = 736, Miss = 717, Miss_rate = 0.974, Pending_hits = 17, Reservation_fails = 2424
	L1D_cache_core[56]: Access = 744, Miss = 716, Miss_rate = 0.962, Pending_hits = 13, Reservation_fails = 2343
	L1D_cache_core[57]: Access = 712, Miss = 687, Miss_rate = 0.965, Pending_hits = 20, Reservation_fails = 1027
	L1D_cache_core[58]: Access = 744, Miss = 719, Miss_rate = 0.966, Pending_hits = 17, Reservation_fails = 4574
	L1D_cache_core[59]: Access = 736, Miss = 716, Miss_rate = 0.973, Pending_hits = 15, Reservation_fails = 1583
	L1D_total_cache_accesses = 179069
	L1D_total_cache_misses = 161856
	L1D_total_cache_miss_rate = 0.9039
	L1D_total_cache_pending_hits = 400
	L1D_total_cache_reservation_fails = 1124651
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 234953
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1485287
	L1T_total_cache_misses = 2021
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1483266
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 778537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233198
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1483266
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 346114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3878446
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40827
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25649
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
5019, 7078, 7080, 7076, 7078, 7073, 7078, 5169, 4931, 6915, 6922, 6905, 6916, 6893, 6906, 5025, 4830, 6806, 6813, 6801, 6805, 6800, 6805, 4952, 
gpgpu_n_tot_thrd_icount = 244701440
gpgpu_n_tot_w_icount = 7646920
gpgpu_n_stall_shd_mem = 2515453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106123
gpgpu_n_mem_write_global = 72320
gpgpu_n_mem_texture = 2021
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2003680
gpgpu_n_store_insn = 1628864
gpgpu_n_shmem_insn = 16558497
gpgpu_n_tex_insn = 5138199
gpgpu_n_const_mem_insn = 1146880
gpgpu_n_param_mem_insn = 6156196
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1187422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2714720	W0_Idle:1217632	W0_Scoreboard:4791605	W1:0	W2:3466	W3:10326	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4042	W10:0	W11:0	W12:0	W13:4274	W14:182581	W15:0	W16:48320	W17:0	W18:16630	W19:0	W20:5187	W21:0	W22:0	W23:0	W24:688442	W25:0	W26:13020	W27:0	W28:1378931	W29:890666	W30:42664	W31:0	W32:4359094
Warp Occupancy Distribution:
Stall:1468028	W0_Idle:90349	W0_Scoreboard:836246	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4042	W10:0	W11:0	W12:0	W13:4274	W14:182581	W15:0	W16:14400	W17:0	W18:12310	W19:0	W20:5187	W21:0	W22:0	W23:0	W24:688442	W25:0	W26:13020	W27:0	W28:636540	W29:0	W30:42664	W31:0	W32:1459117
Warp Occupancy Distribution:
Stall:531190	W0_Idle:908995	W0_Scoreboard:2834295	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182720
warp_utilization0: 0.467129
warp_utilization1: 0.561199
warp_utilization2: 0.216727
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 848984 {8:106123,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8262720 {40:9726,72:9986,136:52608,}
traffic_breakdown_coretomem[INST_ACC_R] = 49904 {8:6238,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16168 {8:2021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14417088 {136:106008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 578448 {8:72306,}
traffic_breakdown_memtocore[INST_ACC_R] = 848368 {136:6238,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274856 {136:2021,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 1659 
averagemflatency = 342 
averagemflatency_1 = 303 
averagemflatency_2= 359 
averagemflatency_3 = 447 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 48 
max_icnt2mem_latency = 1431 
max_icnt2sh_latency = 136429 
mrq_lat_table:53595 	2779 	3923 	6608 	14432 	18113 	17187 	10880 	4068 	627 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	355 	356 	229 	59848 	92975 	25791 	861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	76880 	26952 	20455 	22987 	28942 	8990 	1522 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30492 	72219 	5368 	30 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	3872 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	72 	173 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        27        37        30        32        32        28        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        32 
dram[2]:       119       118        34        28        34        25        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        29        32        32 
dram[4]:       119       102        27        30        30        35        30        29        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        34        31        29        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7096      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      5156      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6631      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6973      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.153670  3.107383  2.832990  2.694231  3.256471  3.028261  3.469287  3.138158  3.329412  3.161074  2.929487  2.948827  3.517857  3.331683  3.096019  3.376590 
dram[1]:  2.775967  3.103604  2.799197  2.986985  3.168565  3.137615  3.234624  3.160356  3.079646  3.371981  2.978022  2.948827  3.502577  3.121005  3.085714  3.011710 
dram[2]:  2.982796  3.153153  2.826884  2.823171  3.125843  3.075221  3.293982  3.513514  3.051613  3.384615  2.971983  2.793878  3.405063  3.338200  3.150718  3.034247 
dram[3]:  2.845361  2.912393  2.713439  2.825820  3.059867  2.957265  3.235160  3.359155  3.246512  2.989316  3.044643  2.807851  3.425317  3.341523  3.037915  3.152174 
dram[4]:  3.240654  2.889353  2.800813  2.854508  3.142857  2.898340  3.248307  3.190157  3.165548  3.181406  2.919149  3.160919  3.541237  3.112903  2.948889  3.163895 
dram[5]:  2.923077  3.011038  2.759443  2.831622  3.183908  3.214781  3.318501  2.940083  3.141892  3.139640  2.948276  3.053571  3.334146  3.470437  3.125891  2.836283 
average row locality = 132215/42852 = 3.085387
average row locality_1 = 70519/25637 = 2.750673
average row locality_2 = 42024/13008 = 3.230627
average row locality_3 = 19672/4207 = 4.676016
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       705       708       720       732       706       705       734       743       721       718       699       702       702       699       698       697 
dram[1]:       711       713       726       722       704       698       737       740       716       716       696       698       700       701       693       690 
dram[2]:       710       715       722       730       707       711       740       744       717       717       692       698       701       699       693       700 
dram[3]:       714       708       716       723       704       703       740       740       713       714       691       697       701       701       686       700 
dram[4]:       708       704       722       729       707       708       740       742       719       714       698       698       703       699       704       694 
dram[5]:       713       708       730       726       703       707       736       740       718       712       699       698       701       700       700       686 
total reads: 68263
bank skew: 744/686 = 1.08
chip skew: 11396/11351 = 1.00
number of total write accesses:
dram[0]:       670       681       654       669       678       688       678       688       694       695       672       681       677       647       624       630 
dram[1]:       652       665       668       655       687       670       683       679       676       680       659       685       659       666       603       596 
dram[2]:       677       685       666       659       684       679       683       686       702       691       687       671       644       673       624       629 
dram[3]:       666       655       657       656       676       681       677       691       683       685       673       662       652       659       596       605 
dram[4]:       679       680       656       664       679       689       699       684       696       689       674       677       671       652       623       638 
dram[5]:       655       656       658       653       682       685       681       683       677       682       669       670       666       650       616       596 
total reads: 63952
bank skew: 702/596 = 1.18
chip skew: 10750/10574 = 1.02
average mf latency per bank:
dram[0]:        469       486       450       485       451       491       448       488       430       472       441       489       428       477       448       490
dram[1]:        470       466       469       489       462       463       476       466       444       450       457       462       441       469       475       471
dram[2]:        497       460       477       481       500       459       481       469       474       453       470       454       468       437       484       474
dram[3]:        476       464       462       476       453       472       468       468       446       460       457       458       482       450       461       487
dram[4]:        462       471       456       460       446       456       467       458       432       443       464       453       438       459       452       456
dram[5]:        476       482       472       479       474       466       494       468       466       458       488       460       468       472       494       473
maximum mf latency per bank:
dram[0]:       1327      1580      1055      1589      1477      1332      1201      1317      1300      1302      1481      1511      1184      1448      1575      1403
dram[1]:       1142      1195      1127      1253      1429      1317      1432      1189      1316      1150      1077      1418      1327      1287      1585      1223
dram[2]:       1369      1066      1337      1172      1410      1409      1130      1270      1302      1402      1127      1629      1316      1600      1484      1541
dram[3]:       1211      1040      1099      1293      1342      1315      1353      1217      1094      1252      1037      1616      1387      1296      1040      1477
dram[4]:       1107      1182      1244      1468      1396      1300      1318      1257      1651      1297      1416      1260      1194      1065      1441      1187
dram[5]:       1198      1574      1140      1497      1364      1659      1199      1545      1345      1538      1369      1514      1229      1294      1426      1544
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123878 n_act=7062 n_pre=7046 n_req=15233 n_req_1=4884 n_req_2=7016 n_req_3=3333 n_rd=22778 n_write=19323 bw_util=0.3147 bw_util_1=0.09204 bw_util_2=0.1558 bw_util_3=0.06682 blp=5.310860 blp_1= 1.406070 blp_2= 2.821237 blp_3= 2.356229
 n_activity=155082 dram_eff=0.3654 dram_eff_1=0.1069 dram_eff_2=0.181 dram_eff_3=0.0776
bk0: 1410a 136341i bk1: 1416a 134911i bk2: 1440a 132115i bk3: 1464a 130577i bk4: 1412a 131363i bk5: 1410a 131555i bk6: 1468a 128749i bk7: 1486a 127414i bk8: 1442a 132739i bk9: 1436a 131723i bk10: 1398a 132199i bk11: 1404a 130007i bk12: 1404a 133435i bk13: 1398a 131473i bk14: 1396a 131257i bk15: 1394a 131423i 
bw_dist = 0.092	0.156	0.067	0.546	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01575
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123918 n_act=7120 n_pre=7104 n_req=15067 n_req_1=4734 n_req_2=6997 n_req_3=3336 n_rd=22722 n_write=19223 bw_util=0.3131 bw_util_1=0.09093 bw_util_2=0.1554 bw_util_3=0.06675 blp=5.332486 blp_1= 1.427819 blp_2= 2.833003 blp_3= 2.344521
 n_activity=154262 dram_eff=0.3655 dram_eff_1=0.1062 dram_eff_2=0.1814 dram_eff_3=0.07792
bk0: 1422a 135335i bk1: 1426a 135245i bk2: 1452a 132101i bk3: 1444a 132998i bk4: 1408a 132270i bk5: 1396a 132846i bk6: 1474a 127136i bk7: 1480a 126335i bk8: 1432a 131070i bk9: 1432a 133143i bk10: 1392a 132599i bk11: 1396a 130282i bk12: 1400a 132648i bk13: 1402a 131189i bk14: 1386a 131892i bk15: 1380a 130682i 
bw_dist = 0.091	0.155	0.067	0.544	0.143
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79186
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123726 n_act=7125 n_pre=7109 n_req=15254 n_req_1=4904 n_req_2=7018 n_req_3=3332 n_rd=22792 n_write=19335 bw_util=0.315 bw_util_1=0.09236 bw_util_2=0.1559 bw_util_3=0.06678 blp=5.322307 blp_1= 1.410148 blp_2= 2.784843 blp_3= 2.354020
 n_activity=156030 dram_eff=0.3636 dram_eff_1=0.1066 dram_eff_2=0.1799 dram_eff_3=0.07707
bk0: 1420a 136255i bk1: 1430a 134892i bk2: 1444a 131908i bk3: 1460a 130926i bk4: 1414a 132323i bk5: 1422a 130208i bk6: 1480a 126194i bk7: 1488a 126062i bk8: 1434a 130808i bk9: 1434a 129986i bk10: 1384a 132053i bk11: 1396a 129531i bk12: 1402a 132339i bk13: 1398a 133112i bk14: 1386a 134615i bk15: 1400a 130675i 
bw_dist = 0.092	0.156	0.067	0.551	0.134
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.1787
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123815 n_act=7198 n_pre=7182 n_req=15039 n_req_1=4735 n_req_2=6980 n_req_3=3324 n_rd=22702 n_write=19190 bw_util=0.3123 bw_util_1=0.09086 bw_util_2=0.155 bw_util_3=0.0664 blp=5.346118 blp_1= 1.423612 blp_2= 2.801201 blp_3= 2.240277
 n_activity=154761 dram_eff=0.3634 dram_eff_1=0.1057 dram_eff_2=0.1804 dram_eff_3=0.07727
bk0: 1428a 136304i bk1: 1416a 134413i bk2: 1432a 133734i bk3: 1446a 132127i bk4: 1408a 132661i bk5: 1406a 128897i bk6: 1480a 128070i bk7: 1480a 126691i bk8: 1426a 132287i bk9: 1428a 129882i bk10: 1382a 131474i bk11: 1394a 129209i bk12: 1402a 133753i bk13: 1402a 132033i bk14: 1372a 133203i bk15: 1400a 130248i 
bw_dist = 0.091	0.155	0.066	0.547	0.141
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79716
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123615 n_act=7186 n_pre=7170 n_req=15259 n_req_1=4917 n_req_2=7007 n_req_3=3335 n_rd=22776 n_write=19340 bw_util=0.3149 bw_util_1=0.09247 bw_util_2=0.1556 bw_util_3=0.06681 blp=5.290602 blp_1= 1.410355 blp_2= 2.797410 blp_3= 2.305481
 n_activity=155208 dram_eff=0.3654 dram_eff_1=0.1073 dram_eff_2=0.1806 dram_eff_3=0.07752
bk0: 1416a 137268i bk1: 1408a 134032i bk2: 1444a 132228i bk3: 1458a 131508i bk4: 1412a 132195i bk5: 1416a 129634i bk6: 1480a 128074i bk7: 1484a 127288i bk8: 1438a 133010i bk9: 1428a 131560i bk10: 1396a 130466i bk11: 1396a 133434i bk12: 1406a 134620i bk13: 1398a 132100i bk14: 1408a 129925i bk15: 1388a 132093i 
bw_dist = 0.092	0.156	0.067	0.547	0.138
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=180087 n_nop=123801 n_act=7162 n_pre=7146 n_req=15061 n_req_1=4732 n_req_2=7002 n_req_3=3327 n_rd=22754 n_write=19224 bw_util=0.313 bw_util_1=0.09084 bw_util_2=0.1555 bw_util_3=0.06668 blp=5.362862 blp_1= 1.421903 blp_2= 2.859678 blp_3= 2.253988
 n_activity=153679 dram_eff=0.3668 dram_eff_1=0.1065 dram_eff_2=0.1823 dram_eff_3=0.07814
bk0: 1426a 135589i bk1: 1416a 134442i bk2: 1460a 131244i bk3: 1452a 131684i bk4: 1406a 133161i bk5: 1414a 130228i bk6: 1472a 128217i bk7: 1480a 126044i bk8: 1436a 131560i bk9: 1424a 130189i bk10: 1398a 131111i bk11: 1396a 130253i bk12: 1402a 133773i bk13: 1400a 133929i bk14: 1400a 132498i bk15: 1372a 131614i 
bw_dist = 0.091	0.156	0.067	0.540	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15099, Miss = 5686, Miss_rate = 0.377, Pending_hits = 1659, Reservation_fails = 641
L2_cache_bank[1]: Access = 15700, Miss = 5704, Miss_rate = 0.363, Pending_hits = 1836, Reservation_fails = 2653
L2_cache_bank[2]: Access = 15450, Miss = 5683, Miss_rate = 0.368, Pending_hits = 1569, Reservation_fails = 1280
L2_cache_bank[3]: Access = 15508, Miss = 5680, Miss_rate = 0.366, Pending_hits = 1823, Reservation_fails = 1935
L2_cache_bank[4]: Access = 15790, Miss = 5682, Miss_rate = 0.360, Pending_hits = 1861, Reservation_fails = 1588
L2_cache_bank[5]: Access = 15039, Miss = 5714, Miss_rate = 0.380, Pending_hits = 1713, Reservation_fails = 1852
L2_cache_bank[6]: Access = 15593, Miss = 5668, Miss_rate = 0.363, Pending_hits = 1785, Reservation_fails = 2512
L2_cache_bank[7]: Access = 15334, Miss = 5686, Miss_rate = 0.371, Pending_hits = 1625, Reservation_fails = 2387
L2_cache_bank[8]: Access = 15641, Miss = 5702, Miss_rate = 0.365, Pending_hits = 1693, Reservation_fails = 1711
L2_cache_bank[9]: Access = 15780, Miss = 5688, Miss_rate = 0.360, Pending_hits = 1844, Reservation_fails = 1853
L2_cache_bank[10]: Access = 16059, Miss = 5700, Miss_rate = 0.355, Pending_hits = 1609, Reservation_fails = 2981
L2_cache_bank[11]: Access = 15700, Miss = 5681, Miss_rate = 0.362, Pending_hits = 1814, Reservation_fails = 2033
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15099, Miss = 5686 (0.377), PendingHit = 1659 (0.11)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15700, Miss = 5704 (0.363), PendingHit = 1836 (0.117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15450, Miss = 5683 (0.368), PendingHit = 1569 (0.102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15508, Miss = 5680 (0.366), PendingHit = 1823 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15790, Miss = 5682 (0.36), PendingHit = 1861 (0.118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15039, Miss = 5714 (0.38), PendingHit = 1713 (0.114)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15593, Miss = 5668 (0.363), PendingHit = 1785 (0.114)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15334, Miss = 5686 (0.371), PendingHit = 1625 (0.106)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15641, Miss = 5702 (0.365), PendingHit = 1693 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15780, Miss = 5688 (0.36), PendingHit = 1844 (0.117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16059, Miss = 5700 (0.355), PendingHit = 1609 (0.1)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15700, Miss = 5681 (0.362), PendingHit = 1814 (0.116)
L2 Cache Total Miss Rate = 0.366
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.498
Stream 3: L2 Cache Miss Rate = 0.259
Stream 1: Accesses  = 82665
Stream 1: Misses  = 18032
Stream 2: Accesses  = 83460
Stream 2: Misses  = 41528
Stream 3: Accesses  = 103233
Stream 3: Misses  = 26746
Stream 1+2: Accesses  = 166125
Stream 1+2: Misses  = 59560
Stream 1+2+3: Accesses  = 269358
Stream 1+2+3: Misses  = 86306
Total Accesses  = 186693
MPKI-CORES
CORE_L2MPKI_0	0.219
CORE_L2MPKI_1	0.206
CORE_L2MPKI_2	0.271
CORE_L2MPKI_3	0.228
CORE_L2MPKI_4	0.253
CORE_L2MPKI_5	0.191
CORE_L2MPKI_6	0.246
CORE_L2MPKI_7	0.207
CORE_L2MPKI_8	0.235
CORE_L2MPKI_9	0.241
CORE_L2MPKI_10	0.254
CORE_L2MPKI_11	0.238
CORE_L2MPKI_12	0.226
CORE_L2MPKI_13	0.239
CORE_L2MPKI_14	0.201
CORE_L2MPKI_15	0.212
CORE_L2MPKI_16	0.225
CORE_L2MPKI_17	0.196
CORE_L2MPKI_18	0.221
CORE_L2MPKI_19	0.230
CORE_L2MPKI_20	1.104
CORE_L2MPKI_21	1.106
CORE_L2MPKI_22	1.099
CORE_L2MPKI_23	1.095
CORE_L2MPKI_24	1.105
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.097
CORE_L2MPKI_29	1.100
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.097
CORE_L2MPKI_32	1.092
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.091
CORE_L2MPKI_35	1.091
CORE_L2MPKI_36	1.097
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.094
CORE_L2MPKI_39	1.103
CORE_L2MPKI_40	0.085
CORE_L2MPKI_41	0.085
CORE_L2MPKI_42	0.085
CORE_L2MPKI_43	0.089
CORE_L2MPKI_44	0.088
CORE_L2MPKI_45	0.089
CORE_L2MPKI_46	0.093
CORE_L2MPKI_47	0.085
CORE_L2MPKI_48	0.082
CORE_L2MPKI_49	0.086
CORE_L2MPKI_50	0.083
CORE_L2MPKI_51	0.084
CORE_L2MPKI_52	0.086
CORE_L2MPKI_53	0.082
CORE_L2MPKI_54	0.085
CORE_L2MPKI_55	0.085
CORE_L2MPKI_56	0.088
CORE_L2MPKI_57	0.083
CORE_L2MPKI_58	0.085
CORE_L2MPKI_59	0.084
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.086
MISSES-CORES
CORE_MISSES_0	872
CORE_MISSES_1	819
CORE_MISSES_2	1070
CORE_MISSES_3	903
CORE_MISSES_4	1006
CORE_MISSES_5	752
CORE_MISSES_6	978
CORE_MISSES_7	836
CORE_MISSES_8	924
CORE_MISSES_9	950
CORE_MISSES_10	1023
CORE_MISSES_11	943
CORE_MISSES_12	904
CORE_MISSES_13	944
CORE_MISSES_14	798
CORE_MISSES_15	840
CORE_MISSES_16	897
CORE_MISSES_17	770
CORE_MISSES_18	880
CORE_MISSES_19	923
CORE_MISSES_20	2024
CORE_MISSES_21	2077
CORE_MISSES_22	2015
CORE_MISSES_23	2073
CORE_MISSES_24	2124
CORE_MISSES_25	2112
CORE_MISSES_26	2085
CORE_MISSES_27	2134
CORE_MISSES_28	2076
CORE_MISSES_29	2049
CORE_MISSES_30	2185
CORE_MISSES_31	2043
CORE_MISSES_32	2132
CORE_MISSES_33	2004
CORE_MISSES_34	2130
CORE_MISSES_35	2080
CORE_MISSES_36	2028
CORE_MISSES_37	2065
CORE_MISSES_38	2038
CORE_MISSES_39	2054
CORE_MISSES_40	434
CORE_MISSES_41	434
CORE_MISSES_42	431
CORE_MISSES_43	456
CORE_MISSES_44	449
CORE_MISSES_45	451
CORE_MISSES_46	477
CORE_MISSES_47	436
CORE_MISSES_48	417
CORE_MISSES_49	434
CORE_MISSES_50	424
CORE_MISSES_51	426
CORE_MISSES_52	441
CORE_MISSES_53	419
CORE_MISSES_54	425
CORE_MISSES_55	432
CORE_MISSES_56	449
CORE_MISSES_57	423
CORE_MISSES_58	428
CORE_MISSES_59	428
L2_MISSES = 68274
L2_total_cache_accesses = 186693
L2_total_cache_misses = 68274
L2_total_cache_miss_rate = 0.3657
L2_total_cache_pending_hits = 20831
L2_total_cache_reservation_fails = 23426
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4581
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1727
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5661
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 170
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15895
L2_cache_data_port_util = 0.305
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=643881
icnt_total_pkts_simt_to_mem=426912
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     577.5986
gpu_ipc_2 =     274.9779
gpu_ipc_3 =     740.8516
gpu_tot_sim_cycle_stream_1 = 165175
gpu_tot_sim_cycle_stream_2 = 165164
gpu_tot_sim_cycle_stream_3 = 165175
gpu_sim_insn_1 = 95404842
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 122370152
gpu_sim_cycle = 165176
gpu_sim_insn = 263191442
gpu_ipc =    1593.4000
gpu_tot_sim_cycle = 165176
gpu_tot_sim_insn = 263191442
gpu_tot_ipc =    1593.4000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 224797
gpu_stall_icnt2sh    = 331387
gpu_total_sim_rate=383660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4710511
	L1I_total_cache_misses = 47809
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36633
L1D_cache:
	L1D_cache_core[0]: Access = 4690, Miss = 4682, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45565
	L1D_cache_core[1]: Access = 4892, Miss = 4886, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47061
	L1D_cache_core[2]: Access = 5131, Miss = 5127, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 46936
	L1D_cache_core[3]: Access = 5098, Miss = 5094, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48358
	L1D_cache_core[4]: Access = 4972, Miss = 4963, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 48030
	L1D_cache_core[5]: Access = 5004, Miss = 5000, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48281
	L1D_cache_core[6]: Access = 4980, Miss = 4970, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45837
	L1D_cache_core[7]: Access = 4688, Miss = 4680, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45525
	L1D_cache_core[8]: Access = 5182, Miss = 5172, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 48488
	L1D_cache_core[9]: Access = 4856, Miss = 4856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47023
	L1D_cache_core[10]: Access = 5164, Miss = 5156, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45452
	L1D_cache_core[11]: Access = 4874, Miss = 4872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46193
	L1D_cache_core[12]: Access = 4760, Miss = 4756, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 44213
	L1D_cache_core[13]: Access = 4848, Miss = 4847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44876
	L1D_cache_core[14]: Access = 5120, Miss = 5118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46586
	L1D_cache_core[15]: Access = 4672, Miss = 4670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45908
	L1D_cache_core[16]: Access = 5197, Miss = 5150, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 46045
	L1D_cache_core[17]: Access = 4956, Miss = 4942, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 46166
	L1D_cache_core[18]: Access = 4798, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45554
	L1D_cache_core[19]: Access = 5140, Miss = 5136, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 45914
	L1D_cache_core[20]: Access = 4768, Miss = 3819, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 20814
	L1D_cache_core[21]: Access = 4928, Miss = 3979, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21468
	L1D_cache_core[22]: Access = 4800, Miss = 3849, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 19461
	L1D_cache_core[23]: Access = 4992, Miss = 4037, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 17923
	L1D_cache_core[24]: Access = 4928, Miss = 3924, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20138
	L1D_cache_core[25]: Access = 4928, Miss = 3920, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 20734
	L1D_cache_core[26]: Access = 4960, Miss = 3974, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 22663
	L1D_cache_core[27]: Access = 5024, Miss = 4062, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16865
	L1D_cache_core[28]: Access = 4928, Miss = 3930, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 17663
	L1D_cache_core[29]: Access = 4832, Miss = 3870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 21721
	L1D_cache_core[30]: Access = 5120, Miss = 4034, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 17631
	L1D_cache_core[31]: Access = 4928, Miss = 3935, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 18221
	L1D_cache_core[32]: Access = 5088, Miss = 4126, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 18047
	L1D_cache_core[33]: Access = 4768, Miss = 3759, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 18702
	L1D_cache_core[34]: Access = 4992, Miss = 3991, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 16110
	L1D_cache_core[35]: Access = 4960, Miss = 3924, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 18759
	L1D_cache_core[36]: Access = 4768, Miss = 3785, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18931
	L1D_cache_core[37]: Access = 4832, Miss = 3824, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 19137
	L1D_cache_core[38]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 19729
	L1D_cache_core[39]: Access = 4832, Miss = 3860, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 17344
	L1D_cache_core[40]: Access = 936, Miss = 899, Miss_rate = 0.960, Pending_hits = 26, Reservation_fails = 3316
	L1D_cache_core[41]: Access = 956, Miss = 926, Miss_rate = 0.969, Pending_hits = 25, Reservation_fails = 2681
	L1D_cache_core[42]: Access = 939, Miss = 874, Miss_rate = 0.931, Pending_hits = 49, Reservation_fails = 3922
	L1D_cache_core[43]: Access = 950, Miss = 924, Miss_rate = 0.973, Pending_hits = 20, Reservation_fails = 2572
	L1D_cache_core[44]: Access = 925, Miss = 897, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 4222
	L1D_cache_core[45]: Access = 984, Miss = 952, Miss_rate = 0.967, Pending_hits = 15, Reservation_fails = 4323
	L1D_cache_core[46]: Access = 952, Miss = 915, Miss_rate = 0.961, Pending_hits = 27, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 2032
	L1D_cache_core[48]: Access = 956, Miss = 927, Miss_rate = 0.970, Pending_hits = 17, Reservation_fails = 4749
	L1D_cache_core[49]: Access = 936, Miss = 904, Miss_rate = 0.966, Pending_hits = 27, Reservation_fails = 3623
	L1D_cache_core[50]: Access = 976, Miss = 951, Miss_rate = 0.974, Pending_hits = 17, Reservation_fails = 1818
	L1D_cache_core[51]: Access = 964, Miss = 938, Miss_rate = 0.973, Pending_hits = 18, Reservation_fails = 4873
	L1D_cache_core[52]: Access = 936, Miss = 900, Miss_rate = 0.962, Pending_hits = 22, Reservation_fails = 2721
	L1D_cache_core[53]: Access = 968, Miss = 942, Miss_rate = 0.973, Pending_hits = 21, Reservation_fails = 5025
	L1D_cache_core[54]: Access = 930, Miss = 878, Miss_rate = 0.944, Pending_hits = 29, Reservation_fails = 3684
	L1D_cache_core[55]: Access = 960, Miss = 932, Miss_rate = 0.971, Pending_hits = 20, Reservation_fails = 3589
	L1D_cache_core[56]: Access = 968, Miss = 933, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 2670
	L1D_cache_core[57]: Access = 952, Miss = 922, Miss_rate = 0.968, Pending_hits = 21, Reservation_fails = 2375
	L1D_cache_core[58]: Access = 980, Miss = 953, Miss_rate = 0.972, Pending_hits = 17, Reservation_fails = 5750
	L1D_cache_core[59]: Access = 952, Miss = 928, Miss_rate = 0.975, Pending_hits = 17, Reservation_fails = 2566
	L1D_total_cache_accesses = 216414
	L1D_total_cache_misses = 195830
	L1D_total_cache_miss_rate = 0.9049
	L1D_total_cache_pending_hits = 482
	L1D_total_cache_reservation_fails = 1380557
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 281924
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1804713
	L1T_total_cache_misses = 2369
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1802344
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 958749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 280169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1802344
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 421808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4662702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
5971, 8388, 8393, 8388, 8393, 8378, 8393, 6093, 5911, 8296, 8298, 8293, 8299, 8292, 8294, 6069, 5880, 8220, 8220, 8220, 8220, 8212, 8220, 5997, 
gpgpu_n_tot_thrd_icount = 294180640
gpgpu_n_tot_w_icount = 9193145
gpgpu_n_stall_shd_mem = 3074183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 127227
gpgpu_n_mem_write_global = 88380
gpgpu_n_mem_texture = 2369
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2403248
gpgpu_n_store_insn = 1972390
gpgpu_n_shmem_insn = 19899939
gpgpu_n_tex_insn = 6160198
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 7385070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5727
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1456853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3303749	W0_Idle:1412022	W0_Scoreboard:5911506	W1:0	W2:4262	W3:12426	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4966	W10:0	W11:0	W12:0	W13:5229	W14:220363	W15:0	W16:59249	W17:0	W18:20811	W19:0	W20:6195	W21:0	W22:0	W23:0	W24:827183	W25:0	W26:15906	W27:0	W28:1657479	W29:1078410	W30:51308	W31:0	W32:5230056
Warp Occupancy Distribution:
Stall:1815423	W0_Idle:99035	W0_Scoreboard:1012778	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4966	W10:0	W11:0	W12:0	W13:5229	W14:220363	W15:0	W16:17300	W17:0	W18:15096	W19:0	W20:6195	W21:0	W22:0	W23:0	W24:827183	W25:0	W26:15906	W27:0	W28:766604	W29:0	W30:51308	W31:0	W32:1749654
Warp Occupancy Distribution:
Stall:606881	W0_Idle:1082205	W0_Scoreboard:3498690	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.463841
warp_utilization1: 0.556952
warp_utilization2: 0.214811
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1017816 {8:127227,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10083104 {40:12036,72:12205,136:64139,}
traffic_breakdown_coretomem[INST_ACC_R] = 62960 {8:7870,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18952 {8:2369,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17279752 {136:127057,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 706704 {8:88338,}
traffic_breakdown_memtocore[INST_ACC_R] = 1069776 {136:7866,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 322184 {136:2369,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 351 
averagemflatency_1 = 310 
averagemflatency_2= 366 
averagemflatency_3 = 483 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 165175 
mrq_lat_table:65241 	3375 	4746 	8146 	17913 	22533 	21255 	13465 	5078 	763 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	480 	478 	267 	72097 	109625 	32222 	2644 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91226 	32796 	24976 	27989 	35032 	11151 	2503 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37277 	85998 	6200 	31 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	19904 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	89 	199 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        32        32        32        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        33 
dram[2]:       119       118        34        28        34        26        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        30        35        32        30        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        34        31        32        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.073814  3.066202  2.858553  2.805112  3.177358  3.058501  3.410569  3.096715  3.223301  3.066421  2.864407  2.788779  3.203488  3.096591  3.012324  3.284351 
dram[1]:  2.812903  3.079225  2.849918  2.996587  3.150659  3.114286  3.183365  3.111317  2.987226  3.165385  2.849829  2.831104  3.139313  3.003650  2.965035  3.019469 
dram[2]:  2.974705  3.158929  2.854812  2.848287  3.075646  3.097070  3.313609  3.363817  3.005425  3.266145  2.842282  2.762295  3.102273  3.133843  3.116788  3.044723 
dram[3]:  2.866450  2.981197  2.790143  2.803890  2.976449  2.966132  3.204589  3.235182  3.105660  2.964286  2.940455  2.701613  3.238095  3.080827  3.113761  3.000000 
dram[4]:  3.194900  2.858766  2.901338  2.908940  3.139925  2.884483  3.294004  3.074275  3.111940  3.096834  2.848739  2.998224  3.268924  2.944144  2.914530  3.049645 
dram[5]:  2.956155  2.988014  2.765550  2.917218  3.165399  3.101124  3.267961  2.922280  3.072626  2.955437  2.835871  2.989362  3.127619  3.137331  3.017637  2.944637 
average row locality = 162518/53782 = 3.021792
average row locality_1 = 86082/31862 = 2.701714
average row locality_2 = 50416/16210 = 3.110179
average row locality_3 = 26020/5710 = 4.556918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       884       881       876       883       833       828       860       869       854       852       875       874       851       848       882       879 
dram[1]:       885       883       882       876       830       821       863       865       849       850       869       870       851       849       875       880 
dram[2]:       886       892       876       883       830       838       866       869       851       859       865       873       851       847       873       880 
dram[3]:       888       885       872       875       826       830       865       865       850       855       865       869       849       849       874       880 
dram[4]:       883       879       875       885       834       832       865       871       853       856       875       873       850       847       885       876 
dram[5]:       888       881       883       882       831       831       862       868       854       853       870       875       848       845       881       876 
total reads: 82930
bank skew: 892/821 = 1.09
chip skew: 13839/13797 = 1.00
number of total write accesses:
dram[0]:       865       879       862       873       851       845       818       828       806       810       815       816       802       787       829       842 
dram[1]:       859       866       865       880       843       814       822       812       788       796       801       823       794       797       821       826 
dram[2]:       878       878       875       863       837       853       817       823       811       813       829       812       787       792       835       822 
dram[3]:       872       859       883       855       817       834       811       827       796       806       814       806       783       790       823       815 
dram[4]:       871       882       860       872       849       841       838       826       815       807       820       816       791       787       820       844 
dram[5]:       865       864       851       880       834       825       821       824       796       805       806       811       794       777       830       826 
total reads: 79599
bank skew: 883/777 = 1.14
chip skew: 13339/13191 = 1.01
average mf latency per bank:
dram[0]:        468       473       445       468       454       495       449       482       443       479       472       509       440       479       480       499
dram[1]:        470       458       458       468       478       482       475       463       455       471       491       491       451       480       493       492
dram[2]:        486       452       464       464       505       463       477       464       482       457       493       475       469       448       496       499
dram[3]:        461       453       446       458       463       479       460       469       457       465       478       477       483       453       471       493
dram[4]:        454       477       445       448       447       479       461       459       441       465       492       484       446       466       479       485
dram[5]:        460       476       451       462       477       481       481       470       466       477       512       485       467       478       496       491
maximum mf latency per bank:
dram[0]:       2145      1580      1916      1589      1961      1350      1739      1324      2022      1505      2315      1819      1668      1448      2201      1562
dram[1]:       2463      1324      2016      1875      2019      1734      1800      1358      1886      2035      1804      1725      1345      2067      2012      2092
dram[2]:       1599      1413      2132      1505      1870      2061      1737      1599      1630      1402      1837      1629      1561      2147      1904      2390
dram[3]:       1721      1581      1964      1726      1671      2050      1619      1699      1670      1493      1837      1860      1694      1526      1667      2088
dram[4]:       1557      2120      1785      1569      1738      1952      1318      1910      1651      2161      1656      1761      1194      2173      2169      1926
dram[5]:       1544      2046      1322      1552      1400      1801      1244      1943      1345      2151      1699      1740      1383      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148564 n_act=8884 n_pre=8868 n_req=18657 n_req_1=5844 n_req_2=8414 n_req_3=4399 n_rd=27658 n_write=24057 bw_util=0.3184 bw_util_1=0.0912 bw_util_2=0.1544 bw_util_3=0.07288 blp=5.367946 blp_1= 1.396066 blp_2= 2.758991 blp_3= 2.277325
 n_activity=189997 dram_eff=0.3654 dram_eff_1=0.1047 dram_eff_2=0.1771 dram_eff_3=0.08363
bk0: 1768a 161386i bk1: 1762a 159009i bk2: 1752a 156398i bk3: 1766a 155392i bk4: 1666a 158141i bk5: 1656a 158716i bk6: 1720a 156255i bk7: 1738a 155078i bk8: 1708a 162402i bk9: 1704a 160809i bk10: 1750a 158830i bk11: 1748a 155885i bk12: 1702a 160223i bk13: 1696a 157523i bk14: 1764a 154452i bk15: 1758a 154703i 
bw_dist = 0.091	0.154	0.073	0.553	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.22312
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148506 n_act=8972 n_pre=8956 n_req=18484 n_req_1=5690 n_req_2=8381 n_req_3=4413 n_rd=27596 n_write=24001 bw_util=0.317 bw_util_1=0.09031 bw_util_2=0.1538 bw_util_3=0.07293 blp=5.422082 blp_1= 1.436069 blp_2= 2.792056 blp_3= 2.286821
 n_activity=189177 dram_eff=0.3653 dram_eff_1=0.1041 dram_eff_2=0.1772 dram_eff_3=0.08405
bk0: 1770a 158903i bk1: 1766a 159194i bk2: 1764a 156250i bk3: 1752a 156924i bk4: 1660a 159153i bk5: 1642a 159862i bk6: 1726a 154161i bk7: 1730a 153378i bk8: 1698a 160284i bk9: 1700a 162138i bk10: 1738a 158851i bk11: 1740a 156575i bk12: 1702a 158620i bk13: 1698a 157670i bk14: 1750a 154283i bk15: 1760a 153080i 
bw_dist = 0.090	0.154	0.073	0.551	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.05018
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148536 n_act=8902 n_pre=8889 n_req=18666 n_req_1=5845 n_req_2=8408 n_req_3=4413 n_rd=27670 n_write=24034 bw_util=0.3185 bw_util_1=0.09127 bw_util_2=0.1543 bw_util_3=0.07293 blp=5.386401 blp_1= 1.405522 blp_2= 2.732653 blp_3= 2.300963
 n_activity=190744 dram_eff=0.364 dram_eff_1=0.1043 dram_eff_2=0.1763 dram_eff_3=0.08336
bk0: 1772a 160506i bk1: 1784a 159639i bk2: 1752a 156214i bk3: 1766a 154790i bk4: 1660a 159063i bk5: 1676a 156682i bk6: 1728a 154230i bk7: 1738a 153463i bk8: 1702a 160873i bk9: 1714a 158922i bk10: 1730a 158351i bk11: 1746a 156073i bk12: 1702a 159371i bk13: 1694a 160246i bk14: 1746a 157818i bk15: 1760a 154281i 
bw_dist = 0.091	0.154	0.073	0.556	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30493
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148422 n_act=9031 n_pre=9015 n_req=18456 n_req_1=5675 n_req_2=8378 n_req_3=4403 n_rd=27590 n_write=23973 bw_util=0.3165 bw_util_1=0.09007 bw_util_2=0.1537 bw_util_3=0.07269 blp=5.380376 blp_1= 1.416255 blp_2= 2.751729 blp_3= 2.194386
 n_activity=189867 dram_eff=0.3634 dram_eff_1=0.1034 dram_eff_2=0.1765 dram_eff_3=0.08347
bk0: 1776a 161169i bk1: 1770a 158208i bk2: 1744a 158321i bk3: 1750a 156988i bk4: 1652a 159749i bk5: 1660a 155634i bk6: 1730a 156810i bk7: 1730a 154241i bk8: 1700a 161700i bk9: 1708a 158686i bk10: 1730a 158139i bk11: 1736a 154920i bk12: 1698a 161310i bk13: 1698a 159035i bk14: 1748a 157009i bk15: 1760a 152602i 
bw_dist = 0.090	0.154	0.073	0.554	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91094
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148335 n_act=8989 n_pre=8973 n_req=18694 n_req_1=5859 n_req_2=8432 n_req_3=4403 n_rd=27674 n_write=24060 bw_util=0.3189 bw_util_1=0.09132 bw_util_2=0.1547 bw_util_3=0.0729 blp=5.327518 blp_1= 1.406182 blp_2= 2.732432 blp_3= 2.262236
 n_activity=190081 dram_eff=0.3658 dram_eff_1=0.1047 dram_eff_2=0.1774 dram_eff_3=0.08362
bk0: 1766a 162154i bk1: 1758a 157505i bk2: 1750a 157869i bk3: 1770a 156550i bk4: 1668a 158363i bk5: 1664a 156324i bk6: 1730a 156439i bk7: 1742a 154066i bk8: 1706a 162479i bk9: 1712a 160019i bk10: 1750a 156870i bk11: 1742a 160499i bk12: 1700a 163484i bk13: 1694a 159777i bk14: 1770a 153645i bk15: 1752a 154869i 
bw_dist = 0.091	0.155	0.073	0.553	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.05941
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148366 n_act=9002 n_pre=8986 n_req=18485 n_req_1=5689 n_req_2=8410 n_req_3=4386 n_rd=27656 n_write=24021 bw_util=0.3171 bw_util_1=0.09023 bw_util_2=0.1543 bw_util_3=0.07262 blp=5.392175 blp_1= 1.417458 blp_2= 2.790559 blp_3= 2.213694
 n_activity=189089 dram_eff=0.3657 dram_eff_1=0.104 dram_eff_2=0.1779 dram_eff_3=0.08374
bk0: 1776a 159606i bk1: 1762a 159307i bk2: 1766a 156261i bk3: 1764a 155930i bk4: 1662a 160388i bk5: 1662a 157166i bk6: 1724a 156592i bk7: 1736a 153669i bk8: 1708a 161362i bk9: 1706a 158445i bk10: 1740a 157636i bk11: 1750a 156626i bk12: 1696a 161643i bk13: 1690a 160939i bk14: 1762a 155648i bk15: 1752a 154559i 
bw_dist = 0.090	0.154	0.073	0.550	0.133
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.98249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18280, Miss = 6920, Miss_rate = 0.379, Pending_hits = 2044, Reservation_fails = 696
L2_cache_bank[1]: Access = 18904, Miss = 6916, Miss_rate = 0.366, Pending_hits = 2233, Reservation_fails = 2842
L2_cache_bank[2]: Access = 18689, Miss = 6906, Miss_rate = 0.370, Pending_hits = 1943, Reservation_fails = 1474
L2_cache_bank[3]: Access = 18714, Miss = 6896, Miss_rate = 0.368, Pending_hits = 2252, Reservation_fails = 2661
L2_cache_bank[4]: Access = 19132, Miss = 6898, Miss_rate = 0.361, Pending_hits = 2235, Reservation_fails = 1779
L2_cache_bank[5]: Access = 18135, Miss = 6943, Miss_rate = 0.383, Pending_hits = 2092, Reservation_fails = 2252
L2_cache_bank[6]: Access = 18918, Miss = 6893, Miss_rate = 0.364, Pending_hits = 2172, Reservation_fails = 2678
L2_cache_bank[7]: Access = 18501, Miss = 6913, Miss_rate = 0.374, Pending_hits = 1984, Reservation_fails = 2591
L2_cache_bank[8]: Access = 18915, Miss = 6923, Miss_rate = 0.366, Pending_hits = 2042, Reservation_fails = 2385
L2_cache_bank[9]: Access = 19118, Miss = 6922, Miss_rate = 0.362, Pending_hits = 2229, Reservation_fails = 2530
L2_cache_bank[10]: Access = 19396, Miss = 6920, Miss_rate = 0.357, Pending_hits = 1968, Reservation_fails = 3795
L2_cache_bank[11]: Access = 19092, Miss = 6912, Miss_rate = 0.362, Pending_hits = 2214, Reservation_fails = 2248
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18280, Miss = 6920 (0.379), PendingHit = 2044 (0.112)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18904, Miss = 6916 (0.366), PendingHit = 2233 (0.118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18689, Miss = 6906 (0.37), PendingHit = 1943 (0.104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18714, Miss = 6896 (0.368), PendingHit = 2252 (0.12)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19132, Miss = 6898 (0.361), PendingHit = 2235 (0.117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18135, Miss = 6943 (0.383), PendingHit = 2092 (0.115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18918, Miss = 6893 (0.364), PendingHit = 2172 (0.115)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18501, Miss = 6913 (0.374), PendingHit = 1984 (0.107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18915, Miss = 6923 (0.366), PendingHit = 2042 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19118, Miss = 6922 (0.362), PendingHit = 2229 (0.117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19396, Miss = 6920 (0.357), PendingHit = 1968 (0.101)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19092, Miss = 6912 (0.362), PendingHit = 2214 (0.116)
L2 Cache Total Miss Rate = 0.367
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.498
Stream 3: L2 Cache Miss Rate = 0.264
Stream 1: Accesses  = 99083
Stream 1: Misses  = 21623
Stream 2: Accesses  = 100144
Stream 2: Misses  = 49833
Stream 3: Accesses  = 125650
Stream 3: Misses  = 33129
Stream 1+2: Accesses  = 199227
Stream 1+2: Misses  = 71456
Stream 1+2+3: Accesses  = 324877
Stream 1+2+3: Misses  = 104585
Total Accesses  = 225794
MPKI-CORES
CORE_L2MPKI_0	0.216
CORE_L2MPKI_1	0.223
CORE_L2MPKI_2	0.252
CORE_L2MPKI_3	0.227
CORE_L2MPKI_4	0.249
CORE_L2MPKI_5	0.198
CORE_L2MPKI_6	0.249
CORE_L2MPKI_7	0.211
CORE_L2MPKI_8	0.220
CORE_L2MPKI_9	0.236
CORE_L2MPKI_10	0.246
CORE_L2MPKI_11	0.239
CORE_L2MPKI_12	0.217
CORE_L2MPKI_13	0.245
CORE_L2MPKI_14	0.199
CORE_L2MPKI_15	0.211
CORE_L2MPKI_16	0.222
CORE_L2MPKI_17	0.208
CORE_L2MPKI_18	0.229
CORE_L2MPKI_19	0.235
CORE_L2MPKI_20	1.103
CORE_L2MPKI_21	1.104
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.097
CORE_L2MPKI_24	1.106
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.096
CORE_L2MPKI_28	1.097
CORE_L2MPKI_29	1.101
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.095
CORE_L2MPKI_32	1.093
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.092
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.093
CORE_L2MPKI_39	1.101
CORE_L2MPKI_40	0.094
CORE_L2MPKI_41	0.095
CORE_L2MPKI_42	0.092
CORE_L2MPKI_43	0.096
CORE_L2MPKI_44	0.095
CORE_L2MPKI_45	0.097
CORE_L2MPKI_46	0.100
CORE_L2MPKI_47	0.095
CORE_L2MPKI_48	0.092
CORE_L2MPKI_49	0.092
CORE_L2MPKI_50	0.091
CORE_L2MPKI_51	0.094
CORE_L2MPKI_52	0.095
CORE_L2MPKI_53	0.093
CORE_L2MPKI_54	0.091
CORE_L2MPKI_55	0.094
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.092
CORE_L2MPKI_58	0.093
CORE_L2MPKI_59	0.092
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.094
MISSES-CORES
CORE_MISSES_0	1035
CORE_MISSES_1	1071
CORE_MISSES_2	1189
CORE_MISSES_3	1078
CORE_MISSES_4	1181
CORE_MISSES_5	931
CORE_MISSES_6	1191
CORE_MISSES_7	1019
CORE_MISSES_8	1039
CORE_MISSES_9	1125
CORE_MISSES_10	1187
CORE_MISSES_11	1141
CORE_MISSES_12	1043
CORE_MISSES_13	1165
CORE_MISSES_14	948
CORE_MISSES_15	1005
CORE_MISSES_16	1062
CORE_MISSES_17	979
CORE_MISSES_18	1097
CORE_MISSES_19	1137
CORE_MISSES_20	2429
CORE_MISSES_21	2514
CORE_MISSES_22	2439
CORE_MISSES_23	2529
CORE_MISSES_24	2517
CORE_MISSES_25	2502
CORE_MISSES_26	2525
CORE_MISSES_27	2544
CORE_MISSES_28	2497
CORE_MISSES_29	2457
CORE_MISSES_30	2571
CORE_MISSES_31	2494
CORE_MISSES_32	2569
CORE_MISSES_33	2408
CORE_MISSES_34	2519
CORE_MISSES_35	2503
CORE_MISSES_36	2415
CORE_MISSES_37	2455
CORE_MISSES_38	2489
CORE_MISSES_39	2457
CORE_MISSES_40	573
CORE_MISSES_41	580
CORE_MISSES_42	561
CORE_MISSES_43	585
CORE_MISSES_44	574
CORE_MISSES_45	595
CORE_MISSES_46	615
CORE_MISSES_47	582
CORE_MISSES_48	564
CORE_MISSES_49	561
CORE_MISSES_50	561
CORE_MISSES_51	572
CORE_MISSES_52	581
CORE_MISSES_53	568
CORE_MISSES_54	553
CORE_MISSES_55	574
CORE_MISSES_56	600
CORE_MISSES_57	568
CORE_MISSES_58	569
CORE_MISSES_59	570
L2_MISSES = 82962
L2_total_cache_accesses = 225794
L2_total_cache_misses = 82962
L2_total_cache_miss_rate = 0.3674
L2_total_cache_pending_hits = 25408
L2_total_cache_reservation_fails = 27931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5785
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2026
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1566
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7201
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 467
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18597
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=775038
icnt_total_pkts_simt_to_mem=518928
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     577.5986
gpu_ipc_2 =     274.9779
gpu_ipc_3 =     740.8516
gpu_tot_sim_cycle_stream_1 = 165175
gpu_tot_sim_cycle_stream_2 = 165164
gpu_tot_sim_cycle_stream_3 = 165175
gpu_sim_insn_1 = 95404842
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 122370152
gpu_sim_cycle = 165176
gpu_sim_insn = 263191442
gpu_ipc =    1593.4000
gpu_tot_sim_cycle = 165176
gpu_tot_sim_insn = 263191442
gpu_tot_ipc =    1593.4000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 224797
gpu_stall_icnt2sh    = 331387
gpu_total_sim_rate=383660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4710511
	L1I_total_cache_misses = 47809
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36633
L1D_cache:
	L1D_cache_core[0]: Access = 4690, Miss = 4682, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45565
	L1D_cache_core[1]: Access = 4892, Miss = 4886, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47061
	L1D_cache_core[2]: Access = 5131, Miss = 5127, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 46936
	L1D_cache_core[3]: Access = 5098, Miss = 5094, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48358
	L1D_cache_core[4]: Access = 4972, Miss = 4963, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 48030
	L1D_cache_core[5]: Access = 5004, Miss = 5000, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48281
	L1D_cache_core[6]: Access = 4980, Miss = 4970, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45837
	L1D_cache_core[7]: Access = 4688, Miss = 4680, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45525
	L1D_cache_core[8]: Access = 5182, Miss = 5172, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 48488
	L1D_cache_core[9]: Access = 4856, Miss = 4856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47023
	L1D_cache_core[10]: Access = 5164, Miss = 5156, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 45452
	L1D_cache_core[11]: Access = 4874, Miss = 4872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46193
	L1D_cache_core[12]: Access = 4760, Miss = 4756, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 44213
	L1D_cache_core[13]: Access = 4848, Miss = 4847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44876
	L1D_cache_core[14]: Access = 5120, Miss = 5118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46586
	L1D_cache_core[15]: Access = 4672, Miss = 4670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45908
	L1D_cache_core[16]: Access = 5197, Miss = 5150, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 46045
	L1D_cache_core[17]: Access = 4956, Miss = 4942, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 46166
	L1D_cache_core[18]: Access = 4798, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45554
	L1D_cache_core[19]: Access = 5140, Miss = 5136, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 45914
	L1D_cache_core[20]: Access = 4768, Miss = 3819, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 20814
	L1D_cache_core[21]: Access = 4928, Miss = 3979, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21468
	L1D_cache_core[22]: Access = 4800, Miss = 3849, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 19461
	L1D_cache_core[23]: Access = 4992, Miss = 4037, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 17923
	L1D_cache_core[24]: Access = 4928, Miss = 3924, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20138
	L1D_cache_core[25]: Access = 4928, Miss = 3920, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 20734
	L1D_cache_core[26]: Access = 4960, Miss = 3974, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 22663
	L1D_cache_core[27]: Access = 5024, Miss = 4062, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16865
	L1D_cache_core[28]: Access = 4928, Miss = 3930, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 17663
	L1D_cache_core[29]: Access = 4832, Miss = 3870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 21721
	L1D_cache_core[30]: Access = 5120, Miss = 4034, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 17631
	L1D_cache_core[31]: Access = 4928, Miss = 3935, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 18221
	L1D_cache_core[32]: Access = 5088, Miss = 4126, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 18047
	L1D_cache_core[33]: Access = 4768, Miss = 3759, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 18702
	L1D_cache_core[34]: Access = 4992, Miss = 3991, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 16110
	L1D_cache_core[35]: Access = 4960, Miss = 3924, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 18759
	L1D_cache_core[36]: Access = 4768, Miss = 3785, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18931
	L1D_cache_core[37]: Access = 4832, Miss = 3824, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 19137
	L1D_cache_core[38]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 19729
	L1D_cache_core[39]: Access = 4832, Miss = 3860, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 17344
	L1D_cache_core[40]: Access = 936, Miss = 899, Miss_rate = 0.960, Pending_hits = 26, Reservation_fails = 3316
	L1D_cache_core[41]: Access = 956, Miss = 926, Miss_rate = 0.969, Pending_hits = 25, Reservation_fails = 2681
	L1D_cache_core[42]: Access = 939, Miss = 874, Miss_rate = 0.931, Pending_hits = 49, Reservation_fails = 3922
	L1D_cache_core[43]: Access = 950, Miss = 924, Miss_rate = 0.973, Pending_hits = 20, Reservation_fails = 2572
	L1D_cache_core[44]: Access = 925, Miss = 897, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 4222
	L1D_cache_core[45]: Access = 984, Miss = 952, Miss_rate = 0.967, Pending_hits = 15, Reservation_fails = 4323
	L1D_cache_core[46]: Access = 952, Miss = 915, Miss_rate = 0.961, Pending_hits = 27, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 2032
	L1D_cache_core[48]: Access = 956, Miss = 927, Miss_rate = 0.970, Pending_hits = 17, Reservation_fails = 4749
	L1D_cache_core[49]: Access = 936, Miss = 904, Miss_rate = 0.966, Pending_hits = 27, Reservation_fails = 3623
	L1D_cache_core[50]: Access = 976, Miss = 951, Miss_rate = 0.974, Pending_hits = 17, Reservation_fails = 1818
	L1D_cache_core[51]: Access = 964, Miss = 938, Miss_rate = 0.973, Pending_hits = 18, Reservation_fails = 4873
	L1D_cache_core[52]: Access = 936, Miss = 900, Miss_rate = 0.962, Pending_hits = 22, Reservation_fails = 2721
	L1D_cache_core[53]: Access = 968, Miss = 942, Miss_rate = 0.973, Pending_hits = 21, Reservation_fails = 5025
	L1D_cache_core[54]: Access = 930, Miss = 878, Miss_rate = 0.944, Pending_hits = 29, Reservation_fails = 3684
	L1D_cache_core[55]: Access = 960, Miss = 932, Miss_rate = 0.971, Pending_hits = 20, Reservation_fails = 3589
	L1D_cache_core[56]: Access = 968, Miss = 933, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 2670
	L1D_cache_core[57]: Access = 952, Miss = 922, Miss_rate = 0.968, Pending_hits = 21, Reservation_fails = 2375
	L1D_cache_core[58]: Access = 980, Miss = 953, Miss_rate = 0.972, Pending_hits = 17, Reservation_fails = 5750
	L1D_cache_core[59]: Access = 952, Miss = 928, Miss_rate = 0.975, Pending_hits = 17, Reservation_fails = 2566
	L1D_total_cache_accesses = 216414
	L1D_total_cache_misses = 195830
	L1D_total_cache_miss_rate = 0.9049
	L1D_total_cache_pending_hits = 482
	L1D_total_cache_reservation_fails = 1380557
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 281924
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1804713
	L1T_total_cache_misses = 2369
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1802344
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 958749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 280169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1802344
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 421808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4662702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
5971, 8388, 8393, 8388, 8393, 8378, 8393, 6093, 5911, 8296, 8298, 8293, 8299, 8292, 8294, 6069, 5880, 8220, 8220, 8220, 8220, 8212, 8220, 5997, 
gpgpu_n_tot_thrd_icount = 294180640
gpgpu_n_tot_w_icount = 9193145
gpgpu_n_stall_shd_mem = 3074183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 127227
gpgpu_n_mem_write_global = 88380
gpgpu_n_mem_texture = 2369
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2403248
gpgpu_n_store_insn = 1972390
gpgpu_n_shmem_insn = 19899939
gpgpu_n_tex_insn = 6160198
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 7385070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5727
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1456853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3303749	W0_Idle:1412022	W0_Scoreboard:5911506	W1:0	W2:4262	W3:12426	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4966	W10:0	W11:0	W12:0	W13:5229	W14:220363	W15:0	W16:59249	W17:0	W18:20811	W19:0	W20:6195	W21:0	W22:0	W23:0	W24:827183	W25:0	W26:15906	W27:0	W28:1657479	W29:1078410	W30:51308	W31:0	W32:5230056
Warp Occupancy Distribution:
Stall:1815423	W0_Idle:99035	W0_Scoreboard:1012778	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4966	W10:0	W11:0	W12:0	W13:5229	W14:220363	W15:0	W16:17300	W17:0	W18:15096	W19:0	W20:6195	W21:0	W22:0	W23:0	W24:827183	W25:0	W26:15906	W27:0	W28:766604	W29:0	W30:51308	W31:0	W32:1749654
Warp Occupancy Distribution:
Stall:606881	W0_Idle:1082205	W0_Scoreboard:3498690	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.463841
warp_utilization1: 0.556952
warp_utilization2: 0.214811
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1017816 {8:127227,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10083104 {40:12036,72:12205,136:64139,}
traffic_breakdown_coretomem[INST_ACC_R] = 62960 {8:7870,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18952 {8:2369,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17279752 {136:127057,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 706704 {8:88338,}
traffic_breakdown_memtocore[INST_ACC_R] = 1069776 {136:7866,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 322184 {136:2369,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 351 
averagemflatency_1 = 310 
averagemflatency_2= 366 
averagemflatency_3 = 483 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 165175 
mrq_lat_table:65241 	3375 	4746 	8146 	17913 	22533 	21255 	13465 	5078 	763 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	480 	478 	267 	72097 	109625 	32222 	2644 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91226 	32796 	24976 	27989 	35032 	11151 	2503 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37277 	85998 	6200 	31 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	19904 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	89 	199 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        32        32        32        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        30        28        32        32        32        58        33        42        32        32        33 
dram[2]:       119       118        34        28        34        26        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        30        32        32        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        30        35        32        30        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        34        31        32        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.073814  3.066202  2.858553  2.805112  3.177358  3.058501  3.410569  3.096715  3.223301  3.066421  2.864407  2.788779  3.203488  3.096591  3.012324  3.284351 
dram[1]:  2.812903  3.079225  2.849918  2.996587  3.150659  3.114286  3.183365  3.111317  2.987226  3.165385  2.849829  2.831104  3.139313  3.003650  2.965035  3.019469 
dram[2]:  2.974705  3.158929  2.854812  2.848287  3.075646  3.097070  3.313609  3.363817  3.005425  3.266145  2.842282  2.762295  3.102273  3.133843  3.116788  3.044723 
dram[3]:  2.866450  2.981197  2.790143  2.803890  2.976449  2.966132  3.204589  3.235182  3.105660  2.964286  2.940455  2.701613  3.238095  3.080827  3.113761  3.000000 
dram[4]:  3.194900  2.858766  2.901338  2.908940  3.139925  2.884483  3.294004  3.074275  3.111940  3.096834  2.848739  2.998224  3.268924  2.944144  2.914530  3.049645 
dram[5]:  2.956155  2.988014  2.765550  2.917218  3.165399  3.101124  3.267961  2.922280  3.072626  2.955437  2.835871  2.989362  3.127619  3.137331  3.017637  2.944637 
average row locality = 162518/53782 = 3.021792
average row locality_1 = 86082/31862 = 2.701714
average row locality_2 = 50416/16210 = 3.110179
average row locality_3 = 26020/5710 = 4.556918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       884       881       876       883       833       828       860       869       854       852       875       874       851       848       882       879 
dram[1]:       885       883       882       876       830       821       863       865       849       850       869       870       851       849       875       880 
dram[2]:       886       892       876       883       830       838       866       869       851       859       865       873       851       847       873       880 
dram[3]:       888       885       872       875       826       830       865       865       850       855       865       869       849       849       874       880 
dram[4]:       883       879       875       885       834       832       865       871       853       856       875       873       850       847       885       876 
dram[5]:       888       881       883       882       831       831       862       868       854       853       870       875       848       845       881       876 
total reads: 82930
bank skew: 892/821 = 1.09
chip skew: 13839/13797 = 1.00
number of total write accesses:
dram[0]:       865       879       862       873       851       845       818       828       806       810       815       816       802       787       829       842 
dram[1]:       859       866       865       880       843       814       822       812       788       796       801       823       794       797       821       826 
dram[2]:       878       878       875       863       837       853       817       823       811       813       829       812       787       792       835       822 
dram[3]:       872       859       883       855       817       834       811       827       796       806       814       806       783       790       823       815 
dram[4]:       871       882       860       872       849       841       838       826       815       807       820       816       791       787       820       844 
dram[5]:       865       864       851       880       834       825       821       824       796       805       806       811       794       777       830       826 
total reads: 79599
bank skew: 883/777 = 1.14
chip skew: 13339/13191 = 1.01
average mf latency per bank:
dram[0]:        468       473       445       468       454       495       449       482       443       479       472       509       440       479       480       499
dram[1]:        470       458       458       468       478       482       475       463       455       471       491       491       451       480       493       492
dram[2]:        486       452       464       464       505       463       477       464       482       457       493       475       469       448       496       499
dram[3]:        461       453       446       458       463       479       460       469       457       465       478       477       483       453       471       493
dram[4]:        454       477       445       448       447       479       461       459       441       465       492       484       446       466       479       485
dram[5]:        460       476       451       462       477       481       481       470       466       477       512       485       467       478       496       491
maximum mf latency per bank:
dram[0]:       2145      1580      1916      1589      1961      1350      1739      1324      2022      1505      2315      1819      1668      1448      2201      1562
dram[1]:       2463      1324      2016      1875      2019      1734      1800      1358      1886      2035      1804      1725      1345      2067      2012      2092
dram[2]:       1599      1413      2132      1505      1870      2061      1737      1599      1630      1402      1837      1629      1561      2147      1904      2390
dram[3]:       1721      1581      1964      1726      1671      2050      1619      1699      1670      1493      1837      1860      1694      1526      1667      2088
dram[4]:       1557      2120      1785      1569      1738      1952      1318      1910      1651      2161      1656      1761      1194      2173      2169      1926
dram[5]:       1544      2046      1322      1552      1400      1801      1244      1943      1345      2151      1699      1740      1383      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148564 n_act=8884 n_pre=8868 n_req=18657 n_req_1=5844 n_req_2=8414 n_req_3=4399 n_rd=27658 n_write=24057 bw_util=0.3184 bw_util_1=0.0912 bw_util_2=0.1544 bw_util_3=0.07288 blp=5.367946 blp_1= 1.396066 blp_2= 2.758991 blp_3= 2.277325
 n_activity=189997 dram_eff=0.3654 dram_eff_1=0.1047 dram_eff_2=0.1771 dram_eff_3=0.08363
bk0: 1768a 161386i bk1: 1762a 159009i bk2: 1752a 156398i bk3: 1766a 155392i bk4: 1666a 158141i bk5: 1656a 158716i bk6: 1720a 156255i bk7: 1738a 155078i bk8: 1708a 162402i bk9: 1704a 160809i bk10: 1750a 158830i bk11: 1748a 155885i bk12: 1702a 160223i bk13: 1696a 157523i bk14: 1764a 154452i bk15: 1758a 154703i 
bw_dist = 0.091	0.154	0.073	0.553	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.22312
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148506 n_act=8972 n_pre=8956 n_req=18484 n_req_1=5690 n_req_2=8381 n_req_3=4413 n_rd=27596 n_write=24001 bw_util=0.317 bw_util_1=0.09031 bw_util_2=0.1538 bw_util_3=0.07293 blp=5.422082 blp_1= 1.436069 blp_2= 2.792056 blp_3= 2.286821
 n_activity=189177 dram_eff=0.3653 dram_eff_1=0.1041 dram_eff_2=0.1772 dram_eff_3=0.08405
bk0: 1770a 158903i bk1: 1766a 159194i bk2: 1764a 156250i bk3: 1752a 156924i bk4: 1660a 159153i bk5: 1642a 159862i bk6: 1726a 154161i bk7: 1730a 153378i bk8: 1698a 160284i bk9: 1700a 162138i bk10: 1738a 158851i bk11: 1740a 156575i bk12: 1702a 158620i bk13: 1698a 157670i bk14: 1750a 154283i bk15: 1760a 153080i 
bw_dist = 0.090	0.154	0.073	0.551	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.05018
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148536 n_act=8902 n_pre=8889 n_req=18666 n_req_1=5845 n_req_2=8408 n_req_3=4413 n_rd=27670 n_write=24034 bw_util=0.3185 bw_util_1=0.09127 bw_util_2=0.1543 bw_util_3=0.07293 blp=5.386401 blp_1= 1.405522 blp_2= 2.732653 blp_3= 2.300963
 n_activity=190744 dram_eff=0.364 dram_eff_1=0.1043 dram_eff_2=0.1763 dram_eff_3=0.08336
bk0: 1772a 160506i bk1: 1784a 159639i bk2: 1752a 156214i bk3: 1766a 154790i bk4: 1660a 159063i bk5: 1676a 156682i bk6: 1728a 154230i bk7: 1738a 153463i bk8: 1702a 160873i bk9: 1714a 158922i bk10: 1730a 158351i bk11: 1746a 156073i bk12: 1702a 159371i bk13: 1694a 160246i bk14: 1746a 157818i bk15: 1760a 154281i 
bw_dist = 0.091	0.154	0.073	0.556	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30493
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148422 n_act=9031 n_pre=9015 n_req=18456 n_req_1=5675 n_req_2=8378 n_req_3=4403 n_rd=27590 n_write=23973 bw_util=0.3165 bw_util_1=0.09007 bw_util_2=0.1537 bw_util_3=0.07269 blp=5.380376 blp_1= 1.416255 blp_2= 2.751729 blp_3= 2.194386
 n_activity=189867 dram_eff=0.3634 dram_eff_1=0.1034 dram_eff_2=0.1765 dram_eff_3=0.08347
bk0: 1776a 161169i bk1: 1770a 158208i bk2: 1744a 158321i bk3: 1750a 156988i bk4: 1652a 159749i bk5: 1660a 155634i bk6: 1730a 156810i bk7: 1730a 154241i bk8: 1700a 161700i bk9: 1708a 158686i bk10: 1730a 158139i bk11: 1736a 154920i bk12: 1698a 161310i bk13: 1698a 159035i bk14: 1748a 157009i bk15: 1760a 152602i 
bw_dist = 0.090	0.154	0.073	0.554	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91094
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148335 n_act=8989 n_pre=8973 n_req=18694 n_req_1=5859 n_req_2=8432 n_req_3=4403 n_rd=27674 n_write=24060 bw_util=0.3189 bw_util_1=0.09132 bw_util_2=0.1547 bw_util_3=0.0729 blp=5.327518 blp_1= 1.406182 blp_2= 2.732432 blp_3= 2.262236
 n_activity=190081 dram_eff=0.3658 dram_eff_1=0.1047 dram_eff_2=0.1774 dram_eff_3=0.08362
bk0: 1766a 162154i bk1: 1758a 157505i bk2: 1750a 157869i bk3: 1770a 156550i bk4: 1668a 158363i bk5: 1664a 156324i bk6: 1730a 156439i bk7: 1742a 154066i bk8: 1706a 162479i bk9: 1712a 160019i bk10: 1750a 156870i bk11: 1742a 160499i bk12: 1700a 163484i bk13: 1694a 159777i bk14: 1770a 153645i bk15: 1752a 154869i 
bw_dist = 0.091	0.155	0.073	0.553	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.05941
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218031 n_nop=148366 n_act=9002 n_pre=8986 n_req=18485 n_req_1=5689 n_req_2=8410 n_req_3=4386 n_rd=27656 n_write=24021 bw_util=0.3171 bw_util_1=0.09023 bw_util_2=0.1543 bw_util_3=0.07262 blp=5.392175 blp_1= 1.417458 blp_2= 2.790559 blp_3= 2.213694
 n_activity=189089 dram_eff=0.3657 dram_eff_1=0.104 dram_eff_2=0.1779 dram_eff_3=0.08374
bk0: 1776a 159606i bk1: 1762a 159307i bk2: 1766a 156261i bk3: 1764a 155930i bk4: 1662a 160388i bk5: 1662a 157166i bk6: 1724a 156592i bk7: 1736a 153669i bk8: 1708a 161362i bk9: 1706a 158445i bk10: 1740a 157636i bk11: 1750a 156626i bk12: 1696a 161643i bk13: 1690a 160939i bk14: 1762a 155648i bk15: 1752a 154559i 
bw_dist = 0.090	0.154	0.073	0.550	0.133
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.98249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18280, Miss = 6920, Miss_rate = 0.379, Pending_hits = 2044, Reservation_fails = 696
L2_cache_bank[1]: Access = 18904, Miss = 6916, Miss_rate = 0.366, Pending_hits = 2233, Reservation_fails = 2842
L2_cache_bank[2]: Access = 18689, Miss = 6906, Miss_rate = 0.370, Pending_hits = 1943, Reservation_fails = 1474
L2_cache_bank[3]: Access = 18714, Miss = 6896, Miss_rate = 0.368, Pending_hits = 2252, Reservation_fails = 2661
L2_cache_bank[4]: Access = 19132, Miss = 6898, Miss_rate = 0.361, Pending_hits = 2235, Reservation_fails = 1779
L2_cache_bank[5]: Access = 18135, Miss = 6943, Miss_rate = 0.383, Pending_hits = 2092, Reservation_fails = 2252
L2_cache_bank[6]: Access = 18918, Miss = 6893, Miss_rate = 0.364, Pending_hits = 2172, Reservation_fails = 2678
L2_cache_bank[7]: Access = 18501, Miss = 6913, Miss_rate = 0.374, Pending_hits = 1984, Reservation_fails = 2591
L2_cache_bank[8]: Access = 18915, Miss = 6923, Miss_rate = 0.366, Pending_hits = 2042, Reservation_fails = 2385
L2_cache_bank[9]: Access = 19118, Miss = 6922, Miss_rate = 0.362, Pending_hits = 2229, Reservation_fails = 2530
L2_cache_bank[10]: Access = 19396, Miss = 6920, Miss_rate = 0.357, Pending_hits = 1968, Reservation_fails = 3795
L2_cache_bank[11]: Access = 19092, Miss = 6912, Miss_rate = 0.362, Pending_hits = 2214, Reservation_fails = 2248
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18280, Miss = 6920 (0.379), PendingHit = 2044 (0.112)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18904, Miss = 6916 (0.366), PendingHit = 2233 (0.118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18689, Miss = 6906 (0.37), PendingHit = 1943 (0.104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18714, Miss = 6896 (0.368), PendingHit = 2252 (0.12)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19132, Miss = 6898 (0.361), PendingHit = 2235 (0.117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18135, Miss = 6943 (0.383), PendingHit = 2092 (0.115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18918, Miss = 6893 (0.364), PendingHit = 2172 (0.115)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18501, Miss = 6913 (0.374), PendingHit = 1984 (0.107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18915, Miss = 6923 (0.366), PendingHit = 2042 (0.108)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19118, Miss = 6922 (0.362), PendingHit = 2229 (0.117)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19396, Miss = 6920 (0.357), PendingHit = 1968 (0.101)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19092, Miss = 6912 (0.362), PendingHit = 2214 (0.116)
L2 Cache Total Miss Rate = 0.367
Stream 1: L2 Cache Miss Rate = 0.218
Stream 2: L2 Cache Miss Rate = 0.498
Stream 3: L2 Cache Miss Rate = 0.264
Stream 1: Accesses  = 99083
Stream 1: Misses  = 21623
Stream 2: Accesses  = 100144
Stream 2: Misses  = 49833
Stream 3: Accesses  = 125650
Stream 3: Misses  = 33129
Stream 1+2: Accesses  = 199227
Stream 1+2: Misses  = 71456
Stream 1+2+3: Accesses  = 324877
Stream 1+2+3: Misses  = 104585
Total Accesses  = 225794
MPKI-CORES
CORE_L2MPKI_0	0.216
CORE_L2MPKI_1	0.223
CORE_L2MPKI_2	0.252
CORE_L2MPKI_3	0.227
CORE_L2MPKI_4	0.249
CORE_L2MPKI_5	0.198
CORE_L2MPKI_6	0.249
CORE_L2MPKI_7	0.211
CORE_L2MPKI_8	0.220
CORE_L2MPKI_9	0.236
CORE_L2MPKI_10	0.246
CORE_L2MPKI_11	0.239
CORE_L2MPKI_12	0.217
CORE_L2MPKI_13	0.245
CORE_L2MPKI_14	0.199
CORE_L2MPKI_15	0.211
CORE_L2MPKI_16	0.222
CORE_L2MPKI_17	0.208
CORE_L2MPKI_18	0.229
CORE_L2MPKI_19	0.235
CORE_L2MPKI_20	1.103
CORE_L2MPKI_21	1.104
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.097
CORE_L2MPKI_24	1.106
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.096
CORE_L2MPKI_28	1.097
CORE_L2MPKI_29	1.101
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.095
CORE_L2MPKI_32	1.093
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.092
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.093
CORE_L2MPKI_39	1.101
CORE_L2MPKI_40	0.094
CORE_L2MPKI_41	0.095
CORE_L2MPKI_42	0.092
CORE_L2MPKI_43	0.096
CORE_L2MPKI_44	0.095
CORE_L2MPKI_45	0.097
CORE_L2MPKI_46	0.100
CORE_L2MPKI_47	0.095
CORE_L2MPKI_48	0.092
CORE_L2MPKI_49	0.092
CORE_L2MPKI_50	0.091
CORE_L2MPKI_51	0.094
CORE_L2MPKI_52	0.095
CORE_L2MPKI_53	0.093
CORE_L2MPKI_54	0.091
CORE_L2MPKI_55	0.094
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.092
CORE_L2MPKI_58	0.093
CORE_L2MPKI_59	0.092
Avg_MPKI_Stream1= 0.227
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.094
MISSES-CORES
CORE_MISSES_0	1035
CORE_MISSES_1	1071
CORE_MISSES_2	1189
CORE_MISSES_3	1078
CORE_MISSES_4	1181
CORE_MISSES_5	931
CORE_MISSES_6	1191
CORE_MISSES_7	1019
CORE_MISSES_8	1039
CORE_MISSES_9	1125
CORE_MISSES_10	1187
CORE_MISSES_11	1141
CORE_MISSES_12	1043
CORE_MISSES_13	1165
CORE_MISSES_14	948
CORE_MISSES_15	1005
CORE_MISSES_16	1062
CORE_MISSES_17	979
CORE_MISSES_18	1097
CORE_MISSES_19	1137
CORE_MISSES_20	2429
CORE_MISSES_21	2514
CORE_MISSES_22	2439
CORE_MISSES_23	2529
CORE_MISSES_24	2517
CORE_MISSES_25	2502
CORE_MISSES_26	2525
CORE_MISSES_27	2544
CORE_MISSES_28	2497
CORE_MISSES_29	2457
CORE_MISSES_30	2571
CORE_MISSES_31	2494
CORE_MISSES_32	2569
CORE_MISSES_33	2408
CORE_MISSES_34	2519
CORE_MISSES_35	2503
CORE_MISSES_36	2415
CORE_MISSES_37	2455
CORE_MISSES_38	2489
CORE_MISSES_39	2457
CORE_MISSES_40	573
CORE_MISSES_41	580
CORE_MISSES_42	561
CORE_MISSES_43	585
CORE_MISSES_44	574
CORE_MISSES_45	595
CORE_MISSES_46	615
CORE_MISSES_47	582
CORE_MISSES_48	564
CORE_MISSES_49	561
CORE_MISSES_50	561
CORE_MISSES_51	572
CORE_MISSES_52	581
CORE_MISSES_53	568
CORE_MISSES_54	553
CORE_MISSES_55	574
CORE_MISSES_56	600
CORE_MISSES_57	568
CORE_MISSES_58	569
CORE_MISSES_59	570
L2_MISSES = 82962
L2_total_cache_accesses = 225794
L2_total_cache_misses = 82962
L2_total_cache_miss_rate = 0.3674
L2_total_cache_pending_hits = 25408
L2_total_cache_reservation_fails = 27931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5785
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2026
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1566
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7201
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 467
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18597
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=775038
icnt_total_pkts_simt_to_mem=518928
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     571.9260
gpu_ipc_2 =     274.8087
gpu_ipc_3 =     741.1725
gpu_tot_sim_cycle_stream_1 = 192821
gpu_tot_sim_cycle_stream_2 = 192810
gpu_tot_sim_cycle_stream_3 = 192823
gpu_sim_insn_1 = 110279354
gpu_sim_insn_2 = 52985856
gpu_sim_insn_3 = 142915103
gpu_sim_cycle = 192824
gpu_sim_insn = 306180313
gpu_ipc =    1587.8745
gpu_tot_sim_cycle = 192824
gpu_tot_sim_insn = 306180313
gpu_tot_ipc =    1587.8745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 271312
gpu_stall_icnt2sh    = 377603
gpu_total_sim_rate=381770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5477729
	L1I_total_cache_misses = 54487
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43995
L1D_cache:
	L1D_cache_core[0]: Access = 5581, Miss = 5573, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54201
	L1D_cache_core[1]: Access = 5691, Miss = 5685, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54480
	L1D_cache_core[2]: Access = 5794, Miss = 5790, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 55049
	L1D_cache_core[3]: Access = 5898, Miss = 5890, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 56478
	L1D_cache_core[4]: Access = 5756, Miss = 5743, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 54025
	L1D_cache_core[5]: Access = 5642, Miss = 5629, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 56033
	L1D_cache_core[6]: Access = 5682, Miss = 5670, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 53709
	L1D_cache_core[7]: Access = 5600, Miss = 5592, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54022
	L1D_cache_core[8]: Access = 5902, Miss = 5892, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 55857
	L1D_cache_core[9]: Access = 5625, Miss = 5625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55376
	L1D_cache_core[10]: Access = 5912, Miss = 5904, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52869
	L1D_cache_core[11]: Access = 5642, Miss = 5640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53352
	L1D_cache_core[12]: Access = 5638, Miss = 5634, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52093
	L1D_cache_core[13]: Access = 5677, Miss = 5676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52785
	L1D_cache_core[14]: Access = 5946, Miss = 5944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53740
	L1D_cache_core[15]: Access = 5414, Miss = 5404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 54028
	L1D_cache_core[16]: Access = 5848, Miss = 5801, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 53873
	L1D_cache_core[17]: Access = 5728, Miss = 5712, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 53703
	L1D_cache_core[18]: Access = 5501, Miss = 5499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52313
	L1D_cache_core[19]: Access = 5876, Miss = 5870, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52921
	L1D_cache_core[20]: Access = 5600, Miss = 4475, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23589
	L1D_cache_core[21]: Access = 5696, Miss = 4608, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 26279
	L1D_cache_core[22]: Access = 5728, Miss = 4582, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22072
	L1D_cache_core[23]: Access = 5792, Miss = 4667, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 20582
	L1D_cache_core[24]: Access = 5760, Miss = 4596, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22888
	L1D_cache_core[25]: Access = 5920, Miss = 4690, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 22935
	L1D_cache_core[26]: Access = 5728, Miss = 4575, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26065
	L1D_cache_core[27]: Access = 5824, Miss = 4694, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 19156
	L1D_cache_core[28]: Access = 5760, Miss = 4601, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 20230
	L1D_cache_core[29]: Access = 5632, Miss = 4521, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 24798
	L1D_cache_core[30]: Access = 5984, Miss = 4714, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 20357
	L1D_cache_core[31]: Access = 5696, Miss = 4535, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21567
	L1D_cache_core[32]: Access = 5888, Miss = 4750, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 20842
	L1D_cache_core[33]: Access = 5600, Miss = 4410, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 21320
	L1D_cache_core[34]: Access = 5920, Miss = 4715, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 18956
	L1D_cache_core[35]: Access = 5728, Miss = 4550, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21334
	L1D_cache_core[36]: Access = 5536, Miss = 4387, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 22185
	L1D_cache_core[37]: Access = 5600, Miss = 4447, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 22441
	L1D_cache_core[38]: Access = 5696, Miss = 4523, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 23219
	L1D_cache_core[39]: Access = 5600, Miss = 4460, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22301
	L1D_cache_core[40]: Access = 1108, Miss = 1065, Miss_rate = 0.961, Pending_hits = 30, Reservation_fails = 3316
	L1D_cache_core[41]: Access = 1140, Miss = 1104, Miss_rate = 0.968, Pending_hits = 28, Reservation_fails = 3387
	L1D_cache_core[42]: Access = 1094, Miss = 1026, Miss_rate = 0.938, Pending_hits = 52, Reservation_fails = 4255
	L1D_cache_core[43]: Access = 1148, Miss = 1116, Miss_rate = 0.972, Pending_hits = 23, Reservation_fails = 2833
	L1D_cache_core[44]: Access = 1094, Miss = 1062, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7127
	L1D_cache_core[45]: Access = 1156, Miss = 1117, Miss_rate = 0.966, Pending_hits = 19, Reservation_fails = 4529
	L1D_cache_core[46]: Access = 1108, Miss = 1066, Miss_rate = 0.962, Pending_hits = 31, Reservation_fails = 4662
	L1D_cache_core[47]: Access = 1148, Miss = 1110, Miss_rate = 0.967, Pending_hits = 20, Reservation_fails = 3406
	L1D_cache_core[48]: Access = 1140, Miss = 1105, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 5628
	L1D_cache_core[49]: Access = 1120, Miss = 1085, Miss_rate = 0.969, Pending_hits = 28, Reservation_fails = 3734
	L1D_cache_core[50]: Access = 1156, Miss = 1127, Miss_rate = 0.975, Pending_hits = 21, Reservation_fails = 2648
	L1D_cache_core[51]: Access = 1140, Miss = 1110, Miss_rate = 0.974, Pending_hits = 21, Reservation_fails = 5250
	L1D_cache_core[52]: Access = 1104, Miss = 1065, Miss_rate = 0.965, Pending_hits = 25, Reservation_fails = 3557
	L1D_cache_core[53]: Access = 1136, Miss = 1104, Miss_rate = 0.972, Pending_hits = 27, Reservation_fails = 6150
	L1D_cache_core[54]: Access = 1140, Miss = 1077, Miss_rate = 0.945, Pending_hits = 39, Reservation_fails = 4378
	L1D_cache_core[55]: Access = 1140, Miss = 1107, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 4141
	L1D_cache_core[56]: Access = 1148, Miss = 1111, Miss_rate = 0.968, Pending_hits = 18, Reservation_fails = 3998
	L1D_cache_core[57]: Access = 1132, Miss = 1098, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 2689
	L1D_cache_core[58]: Access = 1134, Miss = 1105, Miss_rate = 0.974, Pending_hits = 19, Reservation_fails = 6374
	L1D_cache_core[59]: Access = 1124, Miss = 1096, Miss_rate = 0.975, Pending_hits = 21, Reservation_fails = 3088
	L1D_total_cache_accesses = 251651
	L1D_total_cache_misses = 227529
	L1D_total_cache_miss_rate = 0.9041
	L1D_total_cache_pending_hits = 563
	L1D_total_cache_reservation_fails = 1609173
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 326818
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2127714
	L1T_total_cache_misses = 2663
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 2125051
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1119070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325063
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2125051
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 490103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5423242
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43995
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6825, 9633, 9633, 9633, 9633, 9455, 9459, 6927, 6825, 9633, 9633, 9633, 9633, 9455, 9455, 6922, 6825, 9624, 9629, 9624, 9629, 9450, 9450, 6913, 
gpgpu_n_tot_thrd_icount = 342123712
gpgpu_n_tot_w_icount = 10691366
gpgpu_n_stall_shd_mem = 3608928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 147283
gpgpu_n_mem_write_global = 103434
gpgpu_n_mem_texture = 2663
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2791612
gpgpu_n_store_insn = 2304570
gpgpu_n_shmem_insn = 23148742
gpgpu_n_tex_insn = 7194972
gpgpu_n_const_mem_insn = 1605632
gpgpu_n_param_mem_insn = 8549594
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6813
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1697632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3843599	W0_Idle:1637050	W0_Scoreboard:6966247	W1:0	W2:4998	W3:14562	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5718	W10:0	W11:0	W12:0	W13:5890	W14:252766	W15:0	W16:68947	W17:0	W18:24229	W19:0	W20:7277	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:17932	W27:0	W28:1944895	W29:1237938	W30:59200	W31:0	W32:6087290
Warp Occupancy Distribution:
Stall:2107699	W0_Idle:144731	W0_Scoreboard:1207282	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5718	W10:0	W11:0	W12:0	W13:5890	W14:252766	W15:0	W16:20488	W17:0	W18:17416	W19:0	W20:7277	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:17932	W27:0	W28:881362	W29:0	W30:59200	W31:0	W32:2024857
Warp Occupancy Distribution:
Stall:701176	W0_Idle:1255077	W0_Scoreboard:4100899	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1655808
warp_utilization0: 0.462079
warp_utilization1: 0.551442
warp_utilization2: 0.214679
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1178264 {8:147283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11800240 {40:14075,72:14306,136:75053,}
traffic_breakdown_coretomem[INST_ACC_R] = 73144 {8:9143,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 21304 {8:2663,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19978672 {136:146902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 827376 {8:103422,}
traffic_breakdown_memtocore[INST_ACC_R] = 1241952 {136:9132,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 361760 {136:2660,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 354 
averagemflatency_1 = 312 
averagemflatency_2= 367 
averagemflatency_3 = 487 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 192823 
mrq_lat_table:76382 	3966 	5585 	9516 	21014 	26427 	25060 	15910 	5909 	896 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	558 	572 	328 	83072 	126525 	38839 	3139 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	104834 	38212 	28888 	32782 	41049 	13482 	3083 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43847 	98738 	7023 	34 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	34988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	105 	227 	44 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        52        32        32        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        32        58        33        42        32        32        33 
dram[2]:       119       118        34        28        34        30        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        35        72        32        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        43        31        35        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.000000  3.029985  2.792079  2.765110  3.120185  3.037538  3.325581  3.063444  3.256822  3.120611  2.921365  2.864905  3.113269  3.052298  2.954614  3.239203 
dram[1]:  2.818820  3.067073  2.790503  2.893218  3.183962  3.161392  3.164038  3.039514  3.128527  3.234350  2.878158  2.934033  3.042587  2.989231  2.917044  3.029734 
dram[2]:  2.953216  3.110599  2.788595  2.787709  3.067976  3.043413  3.287112  3.288274  3.171073  3.259259  2.871533  2.818841  3.063694  3.033123  3.111643  3.052051 
dram[3]:  2.837079  2.915698  2.718157  2.792426  3.011958  2.988095  3.137008  3.242376  3.254839  3.045455  2.969559  2.714685  3.180165  3.009346  3.099200  2.921569 
dram[4]:  3.096923  2.830295  2.830000  2.865248  3.100763  2.937681  3.242765  2.998514  3.204402  3.193396  2.916543  3.043614  3.214642  2.935878  2.930303  2.989313 
dram[5]:  2.827731  2.965875  2.752066  2.814867  3.047112  3.040724  3.235864  2.831921  3.151090  3.065250  2.853157  2.990840  3.010903  3.062400  2.970904  2.945205 
average row locality = 190668/63398 = 3.007477
average row locality_1 = 100941/37440 = 2.696074
average row locality_2 = 58702/19165 = 3.062979
average row locality_3 = 31025/6793 = 4.567202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1018      1024       999      1009       990       989      1002      1012      1015      1013      1025      1023      1002      1005      1009      1001 
dram[1]:      1024      1023      1007      1005       990       983      1006      1009      1009      1010      1019      1025      1005      1006      1004      1003 
dram[2]:      1023      1027      1001      1012       994       990      1008      1013      1011      1016      1014      1021      1005      1005      1002      1004 
dram[3]:      1025      1026       998      1006       990       986      1006      1009      1011      1011      1019      1021      1005      1008      1003      1009 
dram[4]:      1021      1014      1001      1016       991       991      1005      1012      1013      1014      1026      1023      1007      1006      1008      1002 
dram[5]:      1031      1015      1013      1012       990       989      1004      1008      1015      1012      1024      1028      1003      1004      1003      1001 
total reads: 96845
bank skew: 1031/983 = 1.05
chip skew: 16152/16128 = 1.00
number of total write accesses:
dram[0]:       989       997       975      1004      1035      1034      1000      1016      1014      1031       944       928       922       921       944       949 
dram[1]:       983       989       991      1000      1035      1015      1000       991       987      1005       918       932       924       937       930       933 
dram[2]:       997       998      1004       984      1037      1043      1007      1006      1028      1008       953       924       919       918       949       931 
dram[3]:       995       980      1008       985      1025      1022       986      1011      1007       999       932       920       919       924       934       928 
dram[4]:       992      1005       980      1004      1040      1036      1013      1006      1025      1017       931       931       925       917       926       956 
dram[5]:       988       984       985       995      1015      1027       999       997      1008      1008       922       931       930       910       937       934 
total reads: 93828
bank skew: 1043/910 = 1.15
chip skew: 15706/15570 = 1.01
average mf latency per bank:
dram[0]:        469       480       452       473       452       492       439       468       440       467       472       507       442       479       485       508
dram[1]:        477       460       462       480       478       473       460       455       441       452       487       485       458       479       500       495
dram[2]:        480       452       465       464       493       454       462       447       462       446       488       472       468       446       500       497
dram[3]:        465       461       460       459       462       474       457       454       445       452       473       477       485       455       480       496
dram[4]:        463       476       452       453       449       471       452       448       444       453       494       481       447       469       492       492
dram[5]:        473       479       466       475       482       474       474       468       465       470       510       480       473       483       513       502
maximum mf latency per bank:
dram[0]:       2145      1580      1916      1589      1961      1473      1739      1324      2022      1505      2315      1819      1668      1448      2201      1562
dram[1]:       2463      1324      2016      1875      2019      1734      1800      1381      1886      2035      1804      1725      1345      2067      2012      2092
dram[2]:       1599      1413      2132      1505      1870      2061      1737      1599      1630      1402      1837      1629      1561      2147      1904      2390
dram[3]:       1721      1581      1964      1726      1671      2050      1619      1699      1670      1493      1837      1860      1694      1526      1667      2088
dram[4]:       1557      2120      1785      1569      1738      1952      1397      1910      1651      2161      1783      1761      1395      2173      2169      1926
dram[5]:       1544      2046      1487      1552      1602      1801      1550      1943      1418      2151      1699      1740      1383      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172914 n_act=10496 n_pre=10480 n_req=21800 n_req_1=6788 n_req_2=9794 n_req_3=5218 n_rd=32272 n_write=28365 bw_util=0.3187 bw_util_1=0.09076 bw_util_2=0.1539 bw_util_3=0.07402 blp=5.396036 blp_1= 1.395773 blp_2= 2.761628 blp_3= 2.287138
 n_activity=222917 dram_eff=0.3639 dram_eff_1=0.1036 dram_eff_2=0.1757 dram_eff_3=0.08452
bk0: 2036a 188454i bk1: 2048a 186184i bk2: 1998a 184202i bk3: 2018a 181532i bk4: 1980a 182594i bk5: 1978a 182436i bk6: 2004a 180627i bk7: 2024a 179863i bk8: 2030a 185052i bk9: 2026a 183212i bk10: 2050a 185951i bk11: 2046a 183558i bk12: 2004a 187283i bk13: 2010a 183025i bk14: 2018a 180254i bk15: 2002a 181557i 
bw_dist = 0.091	0.154	0.074	0.557	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23292
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172927 n_act=10523 n_pre=10508 n_req=21649 n_req_1=6636 n_req_2=9759 n_req_3=5254 n_rd=32256 n_write=28313 bw_util=0.318 bw_util_1=0.09029 bw_util_2=0.1534 bw_util_3=0.07437 blp=5.416870 blp_1= 1.427898 blp_2= 2.783288 blp_3= 2.287147
 n_activity=221943 dram_eff=0.3647 dram_eff_1=0.1035 dram_eff_2=0.1759 dram_eff_3=0.08528
bk0: 2048a 186037i bk1: 2046a 187180i bk2: 2014a 184123i bk3: 2010a 183253i bk4: 1980a 182780i bk5: 1966a 183787i bk6: 2012a 179410i bk7: 2018a 176556i bk8: 2018a 184769i bk9: 2020a 186256i bk10: 2038a 186233i bk11: 2050a 184644i bk12: 2010a 184815i bk13: 2012a 183543i bk14: 2008a 181724i bk15: 2006a 179866i 
bw_dist = 0.090	0.153	0.074	0.554	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172924 n_act=10488 n_pre=10473 n_req=21828 n_req_1=6789 n_req_2=9786 n_req_3=5253 n_rd=32292 n_write=28350 bw_util=0.319 bw_util_1=0.0908 bw_util_2=0.1538 bw_util_3=0.07442 blp=5.407877 blp_1= 1.396787 blp_2= 2.743716 blp_3= 2.309258
 n_activity=223222 dram_eff=0.3637 dram_eff_1=0.1035 dram_eff_2=0.1754 dram_eff_3=0.08486
bk0: 2046a 188603i bk1: 2054a 187942i bk2: 2002a 182975i bk3: 2024a 180695i bk4: 1988a 183005i bk5: 1980a 180451i bk6: 2016a 178830i bk7: 2026a 177455i bk8: 2022a 185142i bk9: 2032a 182200i bk10: 2028a 184996i bk11: 2042a 182854i bk12: 2010a 185600i bk13: 2010a 186614i bk14: 2004a 184588i bk15: 2008a 181145i 
bw_dist = 0.091	0.154	0.074	0.558	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30118
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172685 n_act=10637 n_pre=10621 n_req=21647 n_req_1=6634 n_req_2=9764 n_req_3=5249 n_rd=32266 n_write=28318 bw_util=0.3179 bw_util_1=0.09025 bw_util_2=0.1534 bw_util_3=0.07425 blp=5.393267 blp_1= 1.415316 blp_2= 2.750629 blp_3= 2.218010
 n_activity=222878 dram_eff=0.3631 dram_eff_1=0.1031 dram_eff_2=0.1752 dram_eff_3=0.08479
bk0: 2050a 189086i bk1: 2052a 185294i bk2: 1996a 185667i bk3: 2012a 183457i bk4: 1980a 182669i bk5: 1972a 179351i bk6: 2012a 180546i bk7: 2018a 179164i bk8: 2022a 186215i bk9: 2022a 182790i bk10: 2038a 185655i bk11: 2042a 181765i bk12: 2010a 186788i bk13: 2016a 184274i bk14: 2006a 183544i bk15: 2018a 178932i 
bw_dist = 0.090	0.153	0.074	0.558	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01665
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172775 n_act=10564 n_pre=10548 n_req=21847 n_req_1=6793 n_req_2=9813 n_req_3=5241 n_rd=32295 n_write=28345 bw_util=0.3193 bw_util_1=0.09077 bw_util_2=0.1542 bw_util_3=0.0743 blp=5.362682 blp_1= 1.400753 blp_2= 2.734156 blp_3= 2.286412
 n_activity=222403 dram_eff=0.3654 dram_eff_1=0.1039 dram_eff_2=0.1765 dram_eff_3=0.08503
bk0: 2042a 189226i bk1: 2026a 184801i bk2: 2002a 185207i bk3: 2032a 182260i bk4: 1982a 182364i bk5: 1982a 179993i bk6: 2010a 180848i bk7: 2024a 178633i bk8: 2026a 186422i bk9: 2028a 184060i bk10: 2052a 183932i bk11: 2045a 187187i bk12: 2014a 190032i bk13: 2010a 185614i bk14: 2016a 181297i bk15: 2004a 181218i 
bw_dist = 0.091	0.154	0.074	0.554	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.14082
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172543 n_act=10688 n_pre=10673 n_req=21643 n_req_1=6641 n_req_2=9790 n_req_3=5212 n_rd=32296 n_write=28327 bw_util=0.318 bw_util_1=0.09019 bw_util_2=0.1539 bw_util_3=0.07393 blp=5.404370 blp_1= 1.412455 blp_2= 2.789462 blp_3= 2.244416
 n_activity=222259 dram_eff=0.3641 dram_eff_1=0.1033 dram_eff_2=0.1762 dram_eff_3=0.08467
bk0: 2062a 186368i bk1: 2030a 186667i bk2: 2026a 182774i bk3: 2024a 183128i bk4: 1980a 184941i bk5: 1978a 180256i bk6: 2008a 181425i bk7: 2016a 177328i bk8: 2030a 185201i bk9: 2024a 181747i bk10: 2042a 185032i bk11: 2056a 184123i bk12: 2004a 186944i bk13: 2008a 186435i bk14: 2006a 182867i bk15: 2002a 181392i 
bw_dist = 0.090	0.154	0.074	0.555	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21211, Miss = 8070, Miss_rate = 0.380, Pending_hits = 2336, Reservation_fails = 1018
L2_cache_bank[1]: Access = 21978, Miss = 8079, Miss_rate = 0.368, Pending_hits = 2600, Reservation_fails = 3303
L2_cache_bank[2]: Access = 21722, Miss = 8070, Miss_rate = 0.372, Pending_hits = 2311, Reservation_fails = 1486
L2_cache_bank[3]: Access = 21776, Miss = 8066, Miss_rate = 0.370, Pending_hits = 2616, Reservation_fails = 2944
L2_cache_bank[4]: Access = 22233, Miss = 8061, Miss_rate = 0.363, Pending_hits = 2610, Reservation_fails = 1790
L2_cache_bank[5]: Access = 21047, Miss = 8091, Miss_rate = 0.384, Pending_hits = 2415, Reservation_fails = 2572
L2_cache_bank[6]: Access = 22008, Miss = 8059, Miss_rate = 0.366, Pending_hits = 2519, Reservation_fails = 2698
L2_cache_bank[7]: Access = 21528, Miss = 8080, Miss_rate = 0.375, Pending_hits = 2381, Reservation_fails = 2803
L2_cache_bank[8]: Access = 21942, Miss = 8072, Miss_rate = 0.368, Pending_hits = 2348, Reservation_fails = 2655
L2_cache_bank[9]: Access = 22228, Miss = 8082, Miss_rate = 0.364, Pending_hits = 2629, Reservation_fails = 2755
L2_cache_bank[10]: Access = 22541, Miss = 8086, Miss_rate = 0.359, Pending_hits = 2349, Reservation_fails = 4013
L2_cache_bank[11]: Access = 22188, Miss = 8072, Miss_rate = 0.364, Pending_hits = 2565, Reservation_fails = 2489
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21211, Miss = 8070 (0.38), PendingHit = 2336 (0.11)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21978, Miss = 8079 (0.368), PendingHit = 2600 (0.118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21722, Miss = 8070 (0.372), PendingHit = 2311 (0.106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21776, Miss = 8066 (0.37), PendingHit = 2616 (0.12)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22233, Miss = 8061 (0.363), PendingHit = 2610 (0.117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21047, Miss = 8091 (0.384), PendingHit = 2415 (0.115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22008, Miss = 8059 (0.366), PendingHit = 2519 (0.114)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21528, Miss = 8080 (0.375), PendingHit = 2381 (0.111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21942, Miss = 8072 (0.368), PendingHit = 2348 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22228, Miss = 8082 (0.364), PendingHit = 2629 (0.118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22541, Miss = 8086 (0.359), PendingHit = 2349 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22188, Miss = 8072 (0.364), PendingHit = 2565 (0.116)
L2 Cache Total Miss Rate = 0.369
Stream 1: L2 Cache Miss Rate = 0.220
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.267
Stream 1: Accesses  = 114304
Stream 1: Misses  = 25143
Stream 2: Accesses  = 116828
Stream 2: Misses  = 58078
Stream 3: Accesses  = 145574
Stream 3: Misses  = 38810
Stream 1+2: Accesses  = 231132
Stream 1+2: Misses  = 83221
Stream 1+2+3: Accesses  = 376706
Stream 1+2+3: Misses  = 122031
Total Accesses  = 262402
MPKI-CORES
CORE_L2MPKI_0	0.222
CORE_L2MPKI_1	0.234
CORE_L2MPKI_2	0.237
CORE_L2MPKI_3	0.238
CORE_L2MPKI_4	0.253
CORE_L2MPKI_5	0.202
CORE_L2MPKI_6	0.241
CORE_L2MPKI_7	0.215
CORE_L2MPKI_8	0.220
CORE_L2MPKI_9	0.241
CORE_L2MPKI_10	0.239
CORE_L2MPKI_11	0.239
CORE_L2MPKI_12	0.227
CORE_L2MPKI_13	0.237
CORE_L2MPKI_14	0.208
CORE_L2MPKI_15	0.223
CORE_L2MPKI_16	0.223
CORE_L2MPKI_17	0.209
CORE_L2MPKI_18	0.222
CORE_L2MPKI_19	0.229
CORE_L2MPKI_20	1.100
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.096
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.098
CORE_L2MPKI_26	1.100
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.098
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.094
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.092
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.092
CORE_L2MPKI_36	1.095
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.095
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.093
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.097
CORE_L2MPKI_45	0.098
CORE_L2MPKI_46	0.101
CORE_L2MPKI_47	0.096
CORE_L2MPKI_48	0.094
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.092
CORE_L2MPKI_51	0.095
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.095
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.095
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.093
CORE_L2MPKI_59	0.094
Avg_MPKI_Stream1= 0.228
Avg_MPKI_Stream2= 1.096
Avg_MPKI_Stream3= 0.096
MISSES-CORES
CORE_MISSES_0	1225
CORE_MISSES_1	1295
CORE_MISSES_2	1294
CORE_MISSES_3	1304
CORE_MISSES_4	1392
CORE_MISSES_5	1107
CORE_MISSES_6	1332
CORE_MISSES_7	1202
CORE_MISSES_8	1197
CORE_MISSES_9	1321
CORE_MISSES_10	1328
CORE_MISSES_11	1325
CORE_MISSES_12	1254
CORE_MISSES_13	1303
CORE_MISSES_14	1145
CORE_MISSES_15	1229
CORE_MISSES_16	1232
CORE_MISSES_17	1148
CORE_MISSES_18	1233
CORE_MISSES_19	1277
CORE_MISSES_20	2846
CORE_MISSES_21	2898
CORE_MISSES_22	2910
CORE_MISSES_23	2933
CORE_MISSES_24	2938
CORE_MISSES_25	3003
CORE_MISSES_26	2912
CORE_MISSES_27	2944
CORE_MISSES_28	2914
CORE_MISSES_29	2858
CORE_MISSES_30	3005
CORE_MISSES_31	2880
CORE_MISSES_32	2969
CORE_MISSES_33	2825
CORE_MISSES_34	2986
CORE_MISSES_35	2889
CORE_MISSES_36	2801
CORE_MISSES_37	2843
CORE_MISSES_38	2873
CORE_MISSES_39	2851
CORE_MISSES_40	686
CORE_MISSES_41	685
CORE_MISSES_42	664
CORE_MISSES_43	708
CORE_MISSES_44	681
CORE_MISSES_45	705
CORE_MISSES_46	725
CORE_MISSES_47	686
CORE_MISSES_48	673
CORE_MISSES_49	684
CORE_MISSES_50	667
CORE_MISSES_51	681
CORE_MISSES_52	683
CORE_MISSES_53	673
CORE_MISSES_54	678
CORE_MISSES_55	678
CORE_MISSES_56	703
CORE_MISSES_57	672
CORE_MISSES_58	658
CORE_MISSES_59	677
L2_MISSES = 96888
L2_total_cache_accesses = 262402
L2_total_cache_misses = 96888
L2_total_cache_miss_rate = 0.3692
L2_total_cache_pending_hits = 29679
L2_total_cache_reservation_fails = 30526
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6251
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2288
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8397
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 519
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 221
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20550
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=897132
icnt_total_pkts_simt_to_mem=605502
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     571.9260
gpu_ipc_2 =     274.8087
gpu_ipc_3 =     741.1725
gpu_tot_sim_cycle_stream_1 = 192821
gpu_tot_sim_cycle_stream_2 = 192810
gpu_tot_sim_cycle_stream_3 = 192823
gpu_sim_insn_1 = 110279354
gpu_sim_insn_2 = 52985856
gpu_sim_insn_3 = 142915103
gpu_sim_cycle = 192824
gpu_sim_insn = 306180313
gpu_ipc =    1587.8745
gpu_tot_sim_cycle = 192824
gpu_tot_sim_insn = 306180313
gpu_tot_ipc =    1587.8745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 271312
gpu_stall_icnt2sh    = 377603
gpu_total_sim_rate=381770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5477729
	L1I_total_cache_misses = 54487
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43995
L1D_cache:
	L1D_cache_core[0]: Access = 5581, Miss = 5573, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54201
	L1D_cache_core[1]: Access = 5691, Miss = 5685, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54480
	L1D_cache_core[2]: Access = 5794, Miss = 5790, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 55049
	L1D_cache_core[3]: Access = 5898, Miss = 5890, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 56478
	L1D_cache_core[4]: Access = 5756, Miss = 5743, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 54025
	L1D_cache_core[5]: Access = 5642, Miss = 5629, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 56033
	L1D_cache_core[6]: Access = 5682, Miss = 5670, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 53709
	L1D_cache_core[7]: Access = 5600, Miss = 5592, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 54022
	L1D_cache_core[8]: Access = 5902, Miss = 5892, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 55857
	L1D_cache_core[9]: Access = 5625, Miss = 5625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55376
	L1D_cache_core[10]: Access = 5912, Miss = 5904, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52869
	L1D_cache_core[11]: Access = 5642, Miss = 5640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53352
	L1D_cache_core[12]: Access = 5638, Miss = 5634, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52093
	L1D_cache_core[13]: Access = 5677, Miss = 5676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52785
	L1D_cache_core[14]: Access = 5946, Miss = 5944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53740
	L1D_cache_core[15]: Access = 5414, Miss = 5404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 54028
	L1D_cache_core[16]: Access = 5848, Miss = 5801, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 53873
	L1D_cache_core[17]: Access = 5728, Miss = 5712, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 53703
	L1D_cache_core[18]: Access = 5501, Miss = 5499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52313
	L1D_cache_core[19]: Access = 5876, Miss = 5870, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 52921
	L1D_cache_core[20]: Access = 5600, Miss = 4475, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23589
	L1D_cache_core[21]: Access = 5696, Miss = 4608, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 26279
	L1D_cache_core[22]: Access = 5728, Miss = 4582, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22072
	L1D_cache_core[23]: Access = 5792, Miss = 4667, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 20582
	L1D_cache_core[24]: Access = 5760, Miss = 4596, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22888
	L1D_cache_core[25]: Access = 5920, Miss = 4690, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 22935
	L1D_cache_core[26]: Access = 5728, Miss = 4575, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26065
	L1D_cache_core[27]: Access = 5824, Miss = 4694, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 19156
	L1D_cache_core[28]: Access = 5760, Miss = 4601, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 20230
	L1D_cache_core[29]: Access = 5632, Miss = 4521, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 24798
	L1D_cache_core[30]: Access = 5984, Miss = 4714, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 20357
	L1D_cache_core[31]: Access = 5696, Miss = 4535, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21567
	L1D_cache_core[32]: Access = 5888, Miss = 4750, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 20842
	L1D_cache_core[33]: Access = 5600, Miss = 4410, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 21320
	L1D_cache_core[34]: Access = 5920, Miss = 4715, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 18956
	L1D_cache_core[35]: Access = 5728, Miss = 4550, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21334
	L1D_cache_core[36]: Access = 5536, Miss = 4387, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 22185
	L1D_cache_core[37]: Access = 5600, Miss = 4447, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 22441
	L1D_cache_core[38]: Access = 5696, Miss = 4523, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 23219
	L1D_cache_core[39]: Access = 5600, Miss = 4460, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22301
	L1D_cache_core[40]: Access = 1108, Miss = 1065, Miss_rate = 0.961, Pending_hits = 30, Reservation_fails = 3316
	L1D_cache_core[41]: Access = 1140, Miss = 1104, Miss_rate = 0.968, Pending_hits = 28, Reservation_fails = 3387
	L1D_cache_core[42]: Access = 1094, Miss = 1026, Miss_rate = 0.938, Pending_hits = 52, Reservation_fails = 4255
	L1D_cache_core[43]: Access = 1148, Miss = 1116, Miss_rate = 0.972, Pending_hits = 23, Reservation_fails = 2833
	L1D_cache_core[44]: Access = 1094, Miss = 1062, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7127
	L1D_cache_core[45]: Access = 1156, Miss = 1117, Miss_rate = 0.966, Pending_hits = 19, Reservation_fails = 4529
	L1D_cache_core[46]: Access = 1108, Miss = 1066, Miss_rate = 0.962, Pending_hits = 31, Reservation_fails = 4662
	L1D_cache_core[47]: Access = 1148, Miss = 1110, Miss_rate = 0.967, Pending_hits = 20, Reservation_fails = 3406
	L1D_cache_core[48]: Access = 1140, Miss = 1105, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 5628
	L1D_cache_core[49]: Access = 1120, Miss = 1085, Miss_rate = 0.969, Pending_hits = 28, Reservation_fails = 3734
	L1D_cache_core[50]: Access = 1156, Miss = 1127, Miss_rate = 0.975, Pending_hits = 21, Reservation_fails = 2648
	L1D_cache_core[51]: Access = 1140, Miss = 1110, Miss_rate = 0.974, Pending_hits = 21, Reservation_fails = 5250
	L1D_cache_core[52]: Access = 1104, Miss = 1065, Miss_rate = 0.965, Pending_hits = 25, Reservation_fails = 3557
	L1D_cache_core[53]: Access = 1136, Miss = 1104, Miss_rate = 0.972, Pending_hits = 27, Reservation_fails = 6150
	L1D_cache_core[54]: Access = 1140, Miss = 1077, Miss_rate = 0.945, Pending_hits = 39, Reservation_fails = 4378
	L1D_cache_core[55]: Access = 1140, Miss = 1107, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 4141
	L1D_cache_core[56]: Access = 1148, Miss = 1111, Miss_rate = 0.968, Pending_hits = 18, Reservation_fails = 3998
	L1D_cache_core[57]: Access = 1132, Miss = 1098, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 2689
	L1D_cache_core[58]: Access = 1134, Miss = 1105, Miss_rate = 0.974, Pending_hits = 19, Reservation_fails = 6374
	L1D_cache_core[59]: Access = 1124, Miss = 1096, Miss_rate = 0.975, Pending_hits = 21, Reservation_fails = 3088
	L1D_total_cache_accesses = 251651
	L1D_total_cache_misses = 227529
	L1D_total_cache_miss_rate = 0.9041
	L1D_total_cache_pending_hits = 563
	L1D_total_cache_reservation_fails = 1609173
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 326818
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2127714
	L1T_total_cache_misses = 2663
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 2125051
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1119070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325063
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2125051
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 490103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5423242
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43995
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6825, 9633, 9633, 9633, 9633, 9455, 9459, 6927, 6825, 9633, 9633, 9633, 9633, 9455, 9455, 6922, 6825, 9624, 9629, 9624, 9629, 9450, 9450, 6913, 
gpgpu_n_tot_thrd_icount = 342123712
gpgpu_n_tot_w_icount = 10691366
gpgpu_n_stall_shd_mem = 3608928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 147283
gpgpu_n_mem_write_global = 103434
gpgpu_n_mem_texture = 2663
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 2791612
gpgpu_n_store_insn = 2304570
gpgpu_n_shmem_insn = 23148742
gpgpu_n_tex_insn = 7194972
gpgpu_n_const_mem_insn = 1605632
gpgpu_n_param_mem_insn = 8549594
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6813
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1697632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3843599	W0_Idle:1637050	W0_Scoreboard:6966247	W1:0	W2:4998	W3:14562	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5718	W10:0	W11:0	W12:0	W13:5890	W14:252766	W15:0	W16:68947	W17:0	W18:24229	W19:0	W20:7277	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:17932	W27:0	W28:1944895	W29:1237938	W30:59200	W31:0	W32:6087290
Warp Occupancy Distribution:
Stall:2107699	W0_Idle:144731	W0_Scoreboard:1207282	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5718	W10:0	W11:0	W12:0	W13:5890	W14:252766	W15:0	W16:20488	W17:0	W18:17416	W19:0	W20:7277	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:17932	W27:0	W28:881362	W29:0	W30:59200	W31:0	W32:2024857
Warp Occupancy Distribution:
Stall:701176	W0_Idle:1255077	W0_Scoreboard:4100899	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1655808
warp_utilization0: 0.462079
warp_utilization1: 0.551442
warp_utilization2: 0.214679
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1178264 {8:147283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11800240 {40:14075,72:14306,136:75053,}
traffic_breakdown_coretomem[INST_ACC_R] = 73144 {8:9143,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 21304 {8:2663,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19978672 {136:146902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 827376 {8:103422,}
traffic_breakdown_memtocore[INST_ACC_R] = 1241952 {136:9132,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 361760 {136:2660,}
maxmrqlatency = 1064 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 354 
averagemflatency_1 = 312 
averagemflatency_2= 367 
averagemflatency_3 = 487 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 49 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 192823 
mrq_lat_table:76382 	3966 	5585 	9516 	21014 	26427 	25060 	15910 	5909 	896 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	558 	572 	328 	83072 	126525 	38839 	3139 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	104834 	38212 	28888 	32782 	41049 	13482 	3083 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43847 	98738 	7023 	34 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	34988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	105 	227 	44 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        52        32        32        33        32        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        32        58        33        42        32        32        33 
dram[2]:       119       118        34        28        34        30        30        30        32        32        63        37        30        33        32        32 
dram[3]:        96       112        35        32        32        34        35        72        32        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        32        44        35        30        31        32        32 
dram[5]:       113        91        32        35        43        31        35        28        32        32        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  3.000000  3.029985  2.792079  2.765110  3.120185  3.037538  3.325581  3.063444  3.256822  3.120611  2.921365  2.864905  3.113269  3.052298  2.954614  3.239203 
dram[1]:  2.818820  3.067073  2.790503  2.893218  3.183962  3.161392  3.164038  3.039514  3.128527  3.234350  2.878158  2.934033  3.042587  2.989231  2.917044  3.029734 
dram[2]:  2.953216  3.110599  2.788595  2.787709  3.067976  3.043413  3.287112  3.288274  3.171073  3.259259  2.871533  2.818841  3.063694  3.033123  3.111643  3.052051 
dram[3]:  2.837079  2.915698  2.718157  2.792426  3.011958  2.988095  3.137008  3.242376  3.254839  3.045455  2.969559  2.714685  3.180165  3.009346  3.099200  2.921569 
dram[4]:  3.096923  2.830295  2.830000  2.865248  3.100763  2.937681  3.242765  2.998514  3.204402  3.193396  2.916543  3.043614  3.214642  2.935878  2.930303  2.989313 
dram[5]:  2.827731  2.965875  2.752066  2.814867  3.047112  3.040724  3.235864  2.831921  3.151090  3.065250  2.853157  2.990840  3.010903  3.062400  2.970904  2.945205 
average row locality = 190668/63398 = 3.007477
average row locality_1 = 100941/37440 = 2.696074
average row locality_2 = 58702/19165 = 3.062979
average row locality_3 = 31025/6793 = 4.567202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1018      1024       999      1009       990       989      1002      1012      1015      1013      1025      1023      1002      1005      1009      1001 
dram[1]:      1024      1023      1007      1005       990       983      1006      1009      1009      1010      1019      1025      1005      1006      1004      1003 
dram[2]:      1023      1027      1001      1012       994       990      1008      1013      1011      1016      1014      1021      1005      1005      1002      1004 
dram[3]:      1025      1026       998      1006       990       986      1006      1009      1011      1011      1019      1021      1005      1008      1003      1009 
dram[4]:      1021      1014      1001      1016       991       991      1005      1012      1013      1014      1026      1023      1007      1006      1008      1002 
dram[5]:      1031      1015      1013      1012       990       989      1004      1008      1015      1012      1024      1028      1003      1004      1003      1001 
total reads: 96845
bank skew: 1031/983 = 1.05
chip skew: 16152/16128 = 1.00
number of total write accesses:
dram[0]:       989       997       975      1004      1035      1034      1000      1016      1014      1031       944       928       922       921       944       949 
dram[1]:       983       989       991      1000      1035      1015      1000       991       987      1005       918       932       924       937       930       933 
dram[2]:       997       998      1004       984      1037      1043      1007      1006      1028      1008       953       924       919       918       949       931 
dram[3]:       995       980      1008       985      1025      1022       986      1011      1007       999       932       920       919       924       934       928 
dram[4]:       992      1005       980      1004      1040      1036      1013      1006      1025      1017       931       931       925       917       926       956 
dram[5]:       988       984       985       995      1015      1027       999       997      1008      1008       922       931       930       910       937       934 
total reads: 93828
bank skew: 1043/910 = 1.15
chip skew: 15706/15570 = 1.01
average mf latency per bank:
dram[0]:        469       480       452       473       452       492       439       468       440       467       472       507       442       479       485       508
dram[1]:        477       460       462       480       478       473       460       455       441       452       487       485       458       479       500       495
dram[2]:        480       452       465       464       493       454       462       447       462       446       488       472       468       446       500       497
dram[3]:        465       461       460       459       462       474       457       454       445       452       473       477       485       455       480       496
dram[4]:        463       476       452       453       449       471       452       448       444       453       494       481       447       469       492       492
dram[5]:        473       479       466       475       482       474       474       468       465       470       510       480       473       483       513       502
maximum mf latency per bank:
dram[0]:       2145      1580      1916      1589      1961      1473      1739      1324      2022      1505      2315      1819      1668      1448      2201      1562
dram[1]:       2463      1324      2016      1875      2019      1734      1800      1381      1886      2035      1804      1725      1345      2067      2012      2092
dram[2]:       1599      1413      2132      1505      1870      2061      1737      1599      1630      1402      1837      1629      1561      2147      1904      2390
dram[3]:       1721      1581      1964      1726      1671      2050      1619      1699      1670      1493      1837      1860      1694      1526      1667      2088
dram[4]:       1557      2120      1785      1569      1738      1952      1397      1910      1651      2161      1783      1761      1395      2173      2169      1926
dram[5]:       1544      2046      1487      1552      1602      1801      1550      1943      1418      2151      1699      1740      1383      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172914 n_act=10496 n_pre=10480 n_req=21800 n_req_1=6788 n_req_2=9794 n_req_3=5218 n_rd=32272 n_write=28365 bw_util=0.3187 bw_util_1=0.09076 bw_util_2=0.1539 bw_util_3=0.07402 blp=5.396036 blp_1= 1.395773 blp_2= 2.761628 blp_3= 2.287138
 n_activity=222917 dram_eff=0.3639 dram_eff_1=0.1036 dram_eff_2=0.1757 dram_eff_3=0.08452
bk0: 2036a 188454i bk1: 2048a 186184i bk2: 1998a 184202i bk3: 2018a 181532i bk4: 1980a 182594i bk5: 1978a 182436i bk6: 2004a 180627i bk7: 2024a 179863i bk8: 2030a 185052i bk9: 2026a 183212i bk10: 2050a 185951i bk11: 2046a 183558i bk12: 2004a 187283i bk13: 2010a 183025i bk14: 2018a 180254i bk15: 2002a 181557i 
bw_dist = 0.091	0.154	0.074	0.557	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23292
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172927 n_act=10523 n_pre=10508 n_req=21649 n_req_1=6636 n_req_2=9759 n_req_3=5254 n_rd=32256 n_write=28313 bw_util=0.318 bw_util_1=0.09029 bw_util_2=0.1534 bw_util_3=0.07437 blp=5.416870 blp_1= 1.427898 blp_2= 2.783288 blp_3= 2.287147
 n_activity=221943 dram_eff=0.3647 dram_eff_1=0.1035 dram_eff_2=0.1759 dram_eff_3=0.08528
bk0: 2048a 186037i bk1: 2046a 187180i bk2: 2014a 184123i bk3: 2010a 183253i bk4: 1980a 182780i bk5: 1966a 183787i bk6: 2012a 179410i bk7: 2018a 176556i bk8: 2018a 184769i bk9: 2020a 186256i bk10: 2038a 186233i bk11: 2050a 184644i bk12: 2010a 184815i bk13: 2012a 183543i bk14: 2008a 181724i bk15: 2006a 179866i 
bw_dist = 0.090	0.153	0.074	0.554	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172924 n_act=10488 n_pre=10473 n_req=21828 n_req_1=6789 n_req_2=9786 n_req_3=5253 n_rd=32292 n_write=28350 bw_util=0.319 bw_util_1=0.0908 bw_util_2=0.1538 bw_util_3=0.07442 blp=5.407877 blp_1= 1.396787 blp_2= 2.743716 blp_3= 2.309258
 n_activity=223222 dram_eff=0.3637 dram_eff_1=0.1035 dram_eff_2=0.1754 dram_eff_3=0.08486
bk0: 2046a 188603i bk1: 2054a 187942i bk2: 2002a 182975i bk3: 2024a 180695i bk4: 1988a 183005i bk5: 1980a 180451i bk6: 2016a 178830i bk7: 2026a 177455i bk8: 2022a 185142i bk9: 2032a 182200i bk10: 2028a 184996i bk11: 2042a 182854i bk12: 2010a 185600i bk13: 2010a 186614i bk14: 2004a 184588i bk15: 2008a 181145i 
bw_dist = 0.091	0.154	0.074	0.558	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30118
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172685 n_act=10637 n_pre=10621 n_req=21647 n_req_1=6634 n_req_2=9764 n_req_3=5249 n_rd=32266 n_write=28318 bw_util=0.3179 bw_util_1=0.09025 bw_util_2=0.1534 bw_util_3=0.07425 blp=5.393267 blp_1= 1.415316 blp_2= 2.750629 blp_3= 2.218010
 n_activity=222878 dram_eff=0.3631 dram_eff_1=0.1031 dram_eff_2=0.1752 dram_eff_3=0.08479
bk0: 2050a 189086i bk1: 2052a 185294i bk2: 1996a 185667i bk3: 2012a 183457i bk4: 1980a 182669i bk5: 1972a 179351i bk6: 2012a 180546i bk7: 2018a 179164i bk8: 2022a 186215i bk9: 2022a 182790i bk10: 2038a 185655i bk11: 2042a 181765i bk12: 2010a 186788i bk13: 2016a 184274i bk14: 2006a 183544i bk15: 2018a 178932i 
bw_dist = 0.090	0.153	0.074	0.558	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01665
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172775 n_act=10564 n_pre=10548 n_req=21847 n_req_1=6793 n_req_2=9813 n_req_3=5241 n_rd=32295 n_write=28345 bw_util=0.3193 bw_util_1=0.09077 bw_util_2=0.1542 bw_util_3=0.0743 blp=5.362682 blp_1= 1.400753 blp_2= 2.734156 blp_3= 2.286412
 n_activity=222403 dram_eff=0.3654 dram_eff_1=0.1039 dram_eff_2=0.1765 dram_eff_3=0.08503
bk0: 2042a 189226i bk1: 2026a 184801i bk2: 2002a 185207i bk3: 2032a 182260i bk4: 1982a 182364i bk5: 1982a 179993i bk6: 2010a 180848i bk7: 2024a 178633i bk8: 2026a 186422i bk9: 2028a 184060i bk10: 2052a 183932i bk11: 2045a 187187i bk12: 2014a 190032i bk13: 2010a 185614i bk14: 2016a 181297i bk15: 2004a 181218i 
bw_dist = 0.091	0.154	0.074	0.554	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.14082
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254527 n_nop=172543 n_act=10688 n_pre=10673 n_req=21643 n_req_1=6641 n_req_2=9790 n_req_3=5212 n_rd=32296 n_write=28327 bw_util=0.318 bw_util_1=0.09019 bw_util_2=0.1539 bw_util_3=0.07393 blp=5.404370 blp_1= 1.412455 blp_2= 2.789462 blp_3= 2.244416
 n_activity=222259 dram_eff=0.3641 dram_eff_1=0.1033 dram_eff_2=0.1762 dram_eff_3=0.08467
bk0: 2062a 186368i bk1: 2030a 186667i bk2: 2026a 182774i bk3: 2024a 183128i bk4: 1980a 184941i bk5: 1978a 180256i bk6: 2008a 181425i bk7: 2016a 177328i bk8: 2030a 185201i bk9: 2024a 181747i bk10: 2042a 185032i bk11: 2056a 184123i bk12: 2004a 186944i bk13: 2008a 186435i bk14: 2006a 182867i bk15: 2002a 181392i 
bw_dist = 0.090	0.154	0.074	0.555	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21211, Miss = 8070, Miss_rate = 0.380, Pending_hits = 2336, Reservation_fails = 1018
L2_cache_bank[1]: Access = 21978, Miss = 8079, Miss_rate = 0.368, Pending_hits = 2600, Reservation_fails = 3303
L2_cache_bank[2]: Access = 21722, Miss = 8070, Miss_rate = 0.372, Pending_hits = 2311, Reservation_fails = 1486
L2_cache_bank[3]: Access = 21776, Miss = 8066, Miss_rate = 0.370, Pending_hits = 2616, Reservation_fails = 2944
L2_cache_bank[4]: Access = 22233, Miss = 8061, Miss_rate = 0.363, Pending_hits = 2610, Reservation_fails = 1790
L2_cache_bank[5]: Access = 21047, Miss = 8091, Miss_rate = 0.384, Pending_hits = 2415, Reservation_fails = 2572
L2_cache_bank[6]: Access = 22008, Miss = 8059, Miss_rate = 0.366, Pending_hits = 2519, Reservation_fails = 2698
L2_cache_bank[7]: Access = 21528, Miss = 8080, Miss_rate = 0.375, Pending_hits = 2381, Reservation_fails = 2803
L2_cache_bank[8]: Access = 21942, Miss = 8072, Miss_rate = 0.368, Pending_hits = 2348, Reservation_fails = 2655
L2_cache_bank[9]: Access = 22228, Miss = 8082, Miss_rate = 0.364, Pending_hits = 2629, Reservation_fails = 2755
L2_cache_bank[10]: Access = 22541, Miss = 8086, Miss_rate = 0.359, Pending_hits = 2349, Reservation_fails = 4013
L2_cache_bank[11]: Access = 22188, Miss = 8072, Miss_rate = 0.364, Pending_hits = 2565, Reservation_fails = 2489
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21211, Miss = 8070 (0.38), PendingHit = 2336 (0.11)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21978, Miss = 8079 (0.368), PendingHit = 2600 (0.118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21722, Miss = 8070 (0.372), PendingHit = 2311 (0.106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21776, Miss = 8066 (0.37), PendingHit = 2616 (0.12)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22233, Miss = 8061 (0.363), PendingHit = 2610 (0.117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21047, Miss = 8091 (0.384), PendingHit = 2415 (0.115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22008, Miss = 8059 (0.366), PendingHit = 2519 (0.114)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21528, Miss = 8080 (0.375), PendingHit = 2381 (0.111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21942, Miss = 8072 (0.368), PendingHit = 2348 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22228, Miss = 8082 (0.364), PendingHit = 2629 (0.118)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22541, Miss = 8086 (0.359), PendingHit = 2349 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22188, Miss = 8072 (0.364), PendingHit = 2565 (0.116)
L2 Cache Total Miss Rate = 0.369
Stream 1: L2 Cache Miss Rate = 0.220
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.267
Stream 1: Accesses  = 114304
Stream 1: Misses  = 25143
Stream 2: Accesses  = 116828
Stream 2: Misses  = 58078
Stream 3: Accesses  = 145574
Stream 3: Misses  = 38810
Stream 1+2: Accesses  = 231132
Stream 1+2: Misses  = 83221
Stream 1+2+3: Accesses  = 376706
Stream 1+2+3: Misses  = 122031
Total Accesses  = 262402
MPKI-CORES
CORE_L2MPKI_0	0.222
CORE_L2MPKI_1	0.234
CORE_L2MPKI_2	0.237
CORE_L2MPKI_3	0.238
CORE_L2MPKI_4	0.253
CORE_L2MPKI_5	0.202
CORE_L2MPKI_6	0.241
CORE_L2MPKI_7	0.215
CORE_L2MPKI_8	0.220
CORE_L2MPKI_9	0.241
CORE_L2MPKI_10	0.239
CORE_L2MPKI_11	0.239
CORE_L2MPKI_12	0.227
CORE_L2MPKI_13	0.237
CORE_L2MPKI_14	0.208
CORE_L2MPKI_15	0.223
CORE_L2MPKI_16	0.223
CORE_L2MPKI_17	0.209
CORE_L2MPKI_18	0.222
CORE_L2MPKI_19	0.229
CORE_L2MPKI_20	1.100
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.096
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.098
CORE_L2MPKI_26	1.100
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.098
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.094
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.092
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.092
CORE_L2MPKI_36	1.095
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.095
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.093
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.097
CORE_L2MPKI_45	0.098
CORE_L2MPKI_46	0.101
CORE_L2MPKI_47	0.096
CORE_L2MPKI_48	0.094
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.092
CORE_L2MPKI_51	0.095
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.095
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.095
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.093
CORE_L2MPKI_59	0.094
Avg_MPKI_Stream1= 0.228
Avg_MPKI_Stream2= 1.096
Avg_MPKI_Stream3= 0.096
MISSES-CORES
CORE_MISSES_0	1225
CORE_MISSES_1	1295
CORE_MISSES_2	1294
CORE_MISSES_3	1304
CORE_MISSES_4	1392
CORE_MISSES_5	1107
CORE_MISSES_6	1332
CORE_MISSES_7	1202
CORE_MISSES_8	1197
CORE_MISSES_9	1321
CORE_MISSES_10	1328
CORE_MISSES_11	1325
CORE_MISSES_12	1254
CORE_MISSES_13	1303
CORE_MISSES_14	1145
CORE_MISSES_15	1229
CORE_MISSES_16	1232
CORE_MISSES_17	1148
CORE_MISSES_18	1233
CORE_MISSES_19	1277
CORE_MISSES_20	2846
CORE_MISSES_21	2898
CORE_MISSES_22	2910
CORE_MISSES_23	2933
CORE_MISSES_24	2938
CORE_MISSES_25	3003
CORE_MISSES_26	2912
CORE_MISSES_27	2944
CORE_MISSES_28	2914
CORE_MISSES_29	2858
CORE_MISSES_30	3005
CORE_MISSES_31	2880
CORE_MISSES_32	2969
CORE_MISSES_33	2825
CORE_MISSES_34	2986
CORE_MISSES_35	2889
CORE_MISSES_36	2801
CORE_MISSES_37	2843
CORE_MISSES_38	2873
CORE_MISSES_39	2851
CORE_MISSES_40	686
CORE_MISSES_41	685
CORE_MISSES_42	664
CORE_MISSES_43	708
CORE_MISSES_44	681
CORE_MISSES_45	705
CORE_MISSES_46	725
CORE_MISSES_47	686
CORE_MISSES_48	673
CORE_MISSES_49	684
CORE_MISSES_50	667
CORE_MISSES_51	681
CORE_MISSES_52	683
CORE_MISSES_53	673
CORE_MISSES_54	678
CORE_MISSES_55	678
CORE_MISSES_56	703
CORE_MISSES_57	672
CORE_MISSES_58	658
CORE_MISSES_59	677
L2_MISSES = 96888
L2_total_cache_accesses = 262402
L2_total_cache_misses = 96888
L2_total_cache_miss_rate = 0.3692
L2_total_cache_pending_hits = 29679
L2_total_cache_reservation_fails = 30526
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6251
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2288
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8397
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 519
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 221
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20550
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=897132
icnt_total_pkts_simt_to_mem=605502
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     562.6763
gpu_ipc_2 =     272.3176
gpu_ipc_3 =     740.0399
gpu_tot_sim_cycle_stream_1 = 222383
gpu_tot_sim_cycle_stream_2 = 222370
gpu_tot_sim_cycle_stream_3 = 222385
gpu_sim_insn_1 = 125129643
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 164573779
gpu_sim_cycle = 222386
gpu_sim_insn = 350258686
gpu_ipc =    1575.0033
gpu_tot_sim_cycle = 222386
gpu_tot_sim_insn = 350258686
gpu_tot_ipc =    1575.0033
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 345204
gpu_stall_icnt2sh    = 424937
gpu_total_sim_rate=381961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6248123
	L1I_total_cache_misses = 60861
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51810
L1D_cache:
	L1D_cache_core[0]: Access = 6590, Miss = 6578, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 66723
	L1D_cache_core[1]: Access = 6724, Miss = 6706, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 66863
	L1D_cache_core[2]: Access = 6807, Miss = 6799, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68561
	L1D_cache_core[3]: Access = 6806, Miss = 6790, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 68370
	L1D_cache_core[4]: Access = 6688, Miss = 6671, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 66341
	L1D_cache_core[5]: Access = 6726, Miss = 6709, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 69587
	L1D_cache_core[6]: Access = 6525, Miss = 6501, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 66282
	L1D_cache_core[7]: Access = 6584, Miss = 6576, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 67496
	L1D_cache_core[8]: Access = 6818, Miss = 6804, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 68082
	L1D_cache_core[9]: Access = 6568, Miss = 6563, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69529
	L1D_cache_core[10]: Access = 6758, Miss = 6750, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 66626
	L1D_cache_core[11]: Access = 6546, Miss = 6540, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65815
	L1D_cache_core[12]: Access = 6530, Miss = 6522, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 64268
	L1D_cache_core[13]: Access = 6516, Miss = 6511, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65716
	L1D_cache_core[14]: Access = 6818, Miss = 6808, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 67247
	L1D_cache_core[15]: Access = 6310, Miss = 6296, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 68319
	L1D_cache_core[16]: Access = 6726, Miss = 6673, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 65281
	L1D_cache_core[17]: Access = 6718, Miss = 6696, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 67641
	L1D_cache_core[18]: Access = 6343, Miss = 6339, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65079
	L1D_cache_core[19]: Access = 6843, Miss = 6825, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 66544
	L1D_cache_core[20]: Access = 6432, Miss = 5131, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 26300
	L1D_cache_core[21]: Access = 6464, Miss = 5225, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 29129
	L1D_cache_core[22]: Access = 6528, Miss = 5224, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24960
	L1D_cache_core[23]: Access = 6688, Miss = 5378, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25801
	L1D_cache_core[24]: Access = 6528, Miss = 5206, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 26575
	L1D_cache_core[25]: Access = 6720, Miss = 5330, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 25706
	L1D_cache_core[26]: Access = 6496, Miss = 5218, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 28835
	L1D_cache_core[27]: Access = 6592, Miss = 5310, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 22365
	L1D_cache_core[28]: Access = 6688, Miss = 5334, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22955
	L1D_cache_core[29]: Access = 6528, Miss = 5222, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 28101
	L1D_cache_core[30]: Access = 6784, Miss = 5339, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 23565
	L1D_cache_core[31]: Access = 6560, Miss = 5207, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 24105
	L1D_cache_core[32]: Access = 6784, Miss = 5468, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 23812
	L1D_cache_core[33]: Access = 6368, Miss = 5025, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 24308
	L1D_cache_core[34]: Access = 6752, Miss = 5377, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21882
	L1D_cache_core[35]: Access = 6560, Miss = 5199, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 23657
	L1D_cache_core[36]: Access = 6304, Miss = 4979, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 24754
	L1D_cache_core[37]: Access = 6400, Miss = 5071, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 25092
	L1D_cache_core[38]: Access = 6496, Miss = 5179, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 26270
	L1D_cache_core[39]: Access = 6400, Miss = 5100, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25109
	L1D_cache_core[40]: Access = 1309, Miss = 1260, Miss_rate = 0.963, Pending_hits = 31, Reservation_fails = 4039
	L1D_cache_core[41]: Access = 1312, Miss = 1273, Miss_rate = 0.970, Pending_hits = 31, Reservation_fails = 5924
	L1D_cache_core[42]: Access = 1306, Miss = 1232, Miss_rate = 0.943, Pending_hits = 56, Reservation_fails = 4914
	L1D_cache_core[43]: Access = 1320, Miss = 1282, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 3601
	L1D_cache_core[44]: Access = 1280, Miss = 1243, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7467
	L1D_cache_core[45]: Access = 1366, Miss = 1318, Miss_rate = 0.965, Pending_hits = 28, Reservation_fails = 6029
	L1D_cache_core[46]: Access = 1314, Miss = 1266, Miss_rate = 0.963, Pending_hits = 37, Reservation_fails = 7490
	L1D_cache_core[47]: Access = 1328, Miss = 1287, Miss_rate = 0.969, Pending_hits = 20, Reservation_fails = 5195
	L1D_cache_core[48]: Access = 1320, Miss = 1280, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 6278
	L1D_cache_core[49]: Access = 1296, Miss = 1258, Miss_rate = 0.971, Pending_hits = 30, Reservation_fails = 4737
	L1D_cache_core[50]: Access = 1358, Miss = 1325, Miss_rate = 0.976, Pending_hits = 23, Reservation_fails = 2999
	L1D_cache_core[51]: Access = 1312, Miss = 1278, Miss_rate = 0.974, Pending_hits = 23, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1288, Miss = 1243, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 4995
	L1D_cache_core[53]: Access = 1312, Miss = 1272, Miss_rate = 0.970, Pending_hits = 34, Reservation_fails = 8174
	L1D_cache_core[54]: Access = 1312, Miss = 1245, Miss_rate = 0.949, Pending_hits = 41, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1334, Miss = 1294, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 4539
	L1D_cache_core[56]: Access = 1328, Miss = 1288, Miss_rate = 0.970, Pending_hits = 21, Reservation_fails = 6496
	L1D_cache_core[57]: Access = 1304, Miss = 1267, Miss_rate = 0.972, Pending_hits = 26, Reservation_fails = 4777
	L1D_cache_core[58]: Access = 1328, Miss = 1296, Miss_rate = 0.976, Pending_hits = 22, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1296, Miss = 1263, Miss_rate = 0.975, Pending_hits = 25, Reservation_fails = 5941
	L1D_total_cache_accesses = 290339
	L1D_total_cache_misses = 262649
	L1D_total_cache_miss_rate = 0.9046
	L1D_total_cache_pending_hits = 623
	L1D_total_cache_reservation_fails = 1956297
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 384253
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2468995
	L1T_total_cache_misses = 2989
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2466006
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1363001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 382498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2466006
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 593296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6187262
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60861
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51810
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8002, 10883, 10883, 10879, 10883, 10696, 10694, 8162, 7903, 10789, 10789, 10789, 10785, 10607, 10604, 8074, 7870, 10756, 10756, 10756, 10756, 10582, 10582, 8054, 
gpgpu_n_tot_thrd_icount = 390381152
gpgpu_n_tot_w_icount = 12199411
gpgpu_n_stall_shd_mem = 4278824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168702
gpgpu_n_mem_write_global = 120490
gpgpu_n_mem_texture = 2989
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 3201316
gpgpu_n_store_insn = 2657862
gpgpu_n_shmem_insn = 26227557
gpgpu_n_tex_insn = 8284986
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 10100576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7972
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2058862
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4603307	W0_Idle:1814773	W0_Scoreboard:8068116	W1:0	W2:5652	W3:16848	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6920	W10:0	W11:0	W12:0	W13:7186	W14:298398	W15:0	W16:75767	W17:0	W18:29221	W19:0	W20:8597	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:22050	W27:0	W28:2277296	W29:1410288	W30:70442	W31:0	W32:7011117
Warp Occupancy Distribution:
Stall:2590962	W0_Idle:156724	W0_Scoreboard:1348075	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6920	W10:0	W11:0	W12:0	W13:7186	W14:298398	W15:0	W16:20488	W17:0	W18:21256	W19:0	W20:8597	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:22050	W27:0	W28:1036632	W29:0	W30:70442	W31:0	W32:2347368
Warp Occupancy Distribution:
Stall:794469	W0_Idle:1414382	W0_Scoreboard:4794237	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.457168
warp_utilization1: 0.539566
warp_utilization2: 0.212733
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349616 {8:168702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13717104 {40:16589,72:16828,136:87073,}
traffic_breakdown_coretomem[INST_ACC_R] = 84048 {8:10506,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 23912 {8:2989,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22926608 {136:168578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 962760 {8:120345,}
traffic_breakdown_memtocore[INST_ACC_R] = 1427592 {136:10497,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 406504 {136:2989,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 363 
averagemflatency_1 = 321 
averagemflatency_2= 374 
averagemflatency_3 = 507 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 222385 
mrq_lat_table:88922 	4598 	6521 	11088 	24474 	30926 	29271 	18782 	6990 	1029 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	650 	692 	370 	94553 	144081 	46420 	5183 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117656 	43178 	33336 	38424 	48392 	16708 	4526 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	51295 	112113 	8200 	37 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	51911 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	118 	254 	60 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        52        32        32        33        50        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        33        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        42        30        33        32        32 
dram[3]:        96       112        35        32        32        34        35        72        36        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        35        30        31        32        32 
dram[5]:       113        91        32        35        43        31        35        28        32        34        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.787805  2.933758  2.684947  2.729288  3.078534  3.072178  3.208278  3.041045  3.099099  3.039141  2.933842  2.840149  3.077869  3.101389  2.926988  3.146067 
dram[1]:  2.711401  2.933589  2.723854  2.750885  3.148594  3.162347  3.091487  2.995037  2.972500  3.184246  2.880050  2.891551  3.072306  3.046008  2.873711  3.009434 
dram[2]:  2.822878  2.936548  2.720140  2.679354  3.045514  3.028133  3.211640  3.116817  3.034005  3.159420  2.917408  2.823674  3.074278  3.054422  3.053133  3.024357 
dram[3]:  2.762650  2.754808  2.625282  2.701754  2.993573  2.968354  3.059873  3.178385  3.110533  2.883918  2.946960  2.708185  3.208035  3.121715  3.006739  2.898701 
dram[4]:  2.918471  2.715629  2.709753  2.791418  3.019231  2.929193  3.095663  2.941959  3.040455  3.002516  2.878446  3.000000  3.234195  2.998656  2.916449  2.918075 
dram[5]:  2.765343  2.844527  2.673611  2.721120  3.048240  3.072084  3.097311  2.811628  3.002512  2.930233  2.865746  2.951157  3.107735  3.056396  2.953826  2.907190 
average row locality = 222613/75507 = 2.948243
average row locality_1 = 119207/44760 = 2.663249
average row locality_2 = 67134/22722 = 2.954581
average row locality_3 = 36272/8025 = 4.519876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1174      1181      1187      1199      1167      1159      1188      1200      1183      1175      1163      1166      1159      1158      1166      1156 
dram[1]:      1178      1185      1191      1193      1165      1153      1193      1198      1173      1172      1158      1161      1158      1153      1161      1158 
dram[2]:      1178      1192      1187      1200      1163      1169      1194      1201      1176      1181      1147      1164      1156      1159      1155      1165 
dram[3]:      1180      1187      1183      1195      1159      1164      1194      1197      1174      1174      1151      1160      1155      1158      1156      1168 
dram[4]:      1177      1179      1191      1202      1164      1167      1195      1199      1177      1174      1161      1168      1162      1155      1170      1156 
dram[5]:      1187      1181      1197      1199      1165      1163      1192      1196      1177      1172      1159      1168      1157      1150      1163      1154 
total reads: 112650
bank skew: 1202/1147 = 1.05
chip skew: 18797/18750 = 1.00
number of total write accesses:
dram[0]:      1112      1122      1114      1140      1185      1182      1215      1245      1225      1232      1143      1126      1094      1081      1079      1084 
dram[1]:      1105      1112      1127      1137      1188      1165      1240      1216      1205      1213      1123      1132      1094      1098      1069      1075 
dram[2]:      1117      1122      1136      1123      1179      1199      1234      1227      1233      1217      1149      1126      1079      1086      1086      1070 
dram[3]:      1113      1105      1143      1115      1170      1181      1208      1244      1218      1211      1127      1123      1081      1099      1075      1064 
dram[4]:      1114      1132      1115      1140      1191      1191      1232      1234      1228      1213      1136      1124      1089      1078      1064      1088 
dram[5]:      1111      1106      1113      1133      1173      1181      1227      1222      1213      1222      1125      1128      1093      1072      1079      1070 
total reads: 109975
bank skew: 1245/1064 = 1.17
chip skew: 18383/18268 = 1.01
average mf latency per bank:
dram[0]:        477       491       472       485       455       494       452       467       440       461       478       500       451       475       480       502
dram[1]:        496       473       496       494       485       479       483       460       445       449       490       483       471       481       497       491
dram[2]:        492       471       482       484       496       467       465       457       459       446       480       485       468       456       497       493
dram[3]:        481       479       474       477       468       488       456       470       444       452       467       480       480       461       478       493
dram[4]:        481       490       476       475       456       484       458       457       444       455       497       487       456       474       487       493
dram[5]:        489       490       488       486       484       478       484       471       457       463       506       476       478       479       504       499
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197705 n_act=12492 n_pre=12476 n_req=25348 n_req_1=8053 n_req_2=11202 n_req_3=6093 n_rd=37556 n_write=33320 bw_util=0.3219 bw_util_1=0.09426 bw_util_2=0.1526 bw_util_3=0.07503 blp=5.452072 blp_1= 1.450784 blp_2= 2.709636 blp_3= 2.295395
 n_activity=259186 dram_eff=0.3646 dram_eff_1=0.1068 dram_eff_2=0.1729 dram_eff_3=0.08498
bk0: 2348a 217473i bk1: 2362a 215414i bk2: 2374a 211547i bk3: 2398a 208109i bk4: 2334a 209565i bk5: 2318a 209643i bk6: 2376a 203505i bk7: 2400a 202721i bk8: 2366a 209128i bk9: 2350a 208228i bk10: 2326a 212263i bk11: 2332a 209308i bk12: 2318a 213682i bk13: 2310a 210259i bk14: 2332a 207897i bk15: 2312a 209155i 
bw_dist = 0.094	0.153	0.075	0.561	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.34851
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197690 n_act=12519 n_pre=12504 n_req=25228 n_req_1=7934 n_req_2=11157 n_req_3=6137 n_rd=37496 n_write=33340 bw_util=0.3215 bw_util_1=0.09408 bw_util_2=0.152 bw_util_3=0.07543 blp=5.474586 blp_1= 1.461695 blp_2= 2.735694 blp_3= 2.295187
 n_activity=258470 dram_eff=0.3652 dram_eff_1=0.1069 dram_eff_2=0.1727 dram_eff_3=0.08567
bk0: 2356a 215624i bk1: 2370a 216079i bk2: 2382a 211108i bk3: 2386a 210046i bk4: 2326a 210228i bk5: 2306a 209981i bk6: 2386a 201267i bk7: 2396a 199225i bk8: 2346a 209051i bk9: 2344a 210867i bk10: 2316a 212330i bk11: 2322a 209553i bk12: 2316a 211717i bk13: 2306a 210753i bk14: 2322a 209228i bk15: 2316a 207758i 
bw_dist = 0.094	0.152	0.075	0.559	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23771
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197699 n_act=12492 n_pre=12478 n_req=25388 n_req_1=8048 n_req_2=11200 n_req_3=6140 n_rd=37572 n_write=33308 bw_util=0.3224 bw_util_1=0.09427 bw_util_2=0.1526 bw_util_3=0.07549 blp=5.486737 blp_1= 1.443773 blp_2= 2.723325 blp_3= 2.298825
 n_activity=259005 dram_eff=0.3654 dram_eff_1=0.1068 dram_eff_2=0.173 dram_eff_3=0.08556
bk0: 2356a 218015i bk1: 2384a 215586i bk2: 2374a 209892i bk3: 2400a 206972i bk4: 2326a 209994i bk5: 2336a 206154i bk6: 2388a 201281i bk7: 2402a 199622i bk8: 2352a 210588i bk9: 2362a 206971i bk10: 2294a 211370i bk11: 2328a 208069i bk12: 2312a 211846i bk13: 2318a 213350i bk14: 2310a 212739i bk15: 2330a 209212i 
bw_dist = 0.094	0.153	0.075	0.560	0.118
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41329
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197422 n_act=12668 n_pre=12652 n_req=25212 n_req_1=7927 n_req_2=11158 n_req_3=6127 n_rd=37509 n_write=33298 bw_util=0.3214 bw_util_1=0.09407 bw_util_2=0.152 bw_util_3=0.07524 blp=5.472417 blp_1= 1.464395 blp_2= 2.716673 blp_3= 2.244502
 n_activity=259070 dram_eff=0.3641 dram_eff_1=0.1066 dram_eff_2=0.1723 dram_eff_3=0.08526
bk0: 2360a 218451i bk1: 2374a 213782i bk2: 2366a 212392i bk3: 2390a 210837i bk4: 2318a 209436i bk5: 2328a 204988i bk6: 2388a 202642i bk7: 2394a 201292i bk8: 2348a 210128i bk9: 2348a 206665i bk10: 2302a 211782i bk11: 2320a 206747i bk12: 2310a 213425i bk13: 2316a 212121i bk14: 2312a 210870i bk15: 2335a 206456i 
bw_dist = 0.094	0.152	0.075	0.561	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.21596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197394 n_act=12645 n_pre=12629 n_req=25400 n_req_1=8059 n_req_2=11234 n_req_3=6107 n_rd=37590 n_write=33291 bw_util=0.3226 bw_util_1=0.09432 bw_util_2=0.1531 bw_util_3=0.0752 blp=5.448033 blp_1= 1.451313 blp_2= 2.698986 blp_3= 2.301343
 n_activity=258917 dram_eff=0.3657 dram_eff_1=0.1069 dram_eff_2=0.1736 dram_eff_3=0.08526
bk0: 2354a 218290i bk1: 2358a 213652i bk2: 2382a 211336i bk3: 2404a 208893i bk4: 2328a 208990i bk5: 2334a 205850i bk6: 2390a 204199i bk7: 2398a 200721i bk8: 2354a 211107i bk9: 2348a 207824i bk10: 2322a 209196i bk11: 2336a 212143i bk12: 2324a 216587i bk13: 2306a 211973i bk14: 2340a 209063i bk15: 2312a 208362i 
bw_dist = 0.094	0.153	0.075	0.559	0.118
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30724
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197332 n_act=12689 n_pre=12673 n_req=25203 n_req_1=7925 n_req_2=11188 n_req_3=6090 n_rd=37556 n_write=33299 bw_util=0.3214 bw_util_1=0.09393 bw_util_2=0.1525 bw_util_3=0.07497 blp=5.476268 blp_1= 1.457404 blp_2= 2.758905 blp_3= 2.263203
 n_activity=258629 dram_eff=0.3647 dram_eff_1=0.1066 dram_eff_2=0.173 dram_eff_3=0.08509
bk0: 2374a 215657i bk1: 2362a 215206i bk2: 2394a 208855i bk3: 2398a 209560i bk4: 2330a 211900i bk5: 2326a 206379i bk6: 2384a 204274i bk7: 2392a 200375i bk8: 2354a 210503i bk9: 2344a 205945i bk10: 2318a 211115i bk11: 2336a 208902i bk12: 2314a 214581i bk13: 2300a 213126i bk14: 2322a 210251i bk15: 2308a 208776i 
bw_dist = 0.094	0.152	0.075	0.560	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24403, Miss = 9387, Miss_rate = 0.385, Pending_hits = 2614, Reservation_fails = 1060
L2_cache_bank[1]: Access = 25265, Miss = 9400, Miss_rate = 0.372, Pending_hits = 2901, Reservation_fails = 3700
L2_cache_bank[2]: Access = 25182, Miss = 9379, Miss_rate = 0.372, Pending_hits = 2718, Reservation_fails = 1585
L2_cache_bank[3]: Access = 25058, Miss = 9375, Miss_rate = 0.374, Pending_hits = 2897, Reservation_fails = 3524
L2_cache_bank[4]: Access = 25592, Miss = 9365, Miss_rate = 0.366, Pending_hits = 2896, Reservation_fails = 1811
L2_cache_bank[5]: Access = 24250, Miss = 9432, Miss_rate = 0.389, Pending_hits = 2709, Reservation_fails = 2830
L2_cache_bank[6]: Access = 25383, Miss = 9354, Miss_rate = 0.369, Pending_hits = 2792, Reservation_fails = 2964
L2_cache_bank[7]: Access = 24956, Miss = 9404, Miss_rate = 0.377, Pending_hits = 2775, Reservation_fails = 3059
L2_cache_bank[8]: Access = 25260, Miss = 9398, Miss_rate = 0.372, Pending_hits = 2634, Reservation_fails = 2805
L2_cache_bank[9]: Access = 25576, Miss = 9406, Miss_rate = 0.368, Pending_hits = 2910, Reservation_fails = 3025
L2_cache_bank[10]: Access = 26100, Miss = 9398, Miss_rate = 0.360, Pending_hits = 2710, Reservation_fails = 4221
L2_cache_bank[11]: Access = 25572, Miss = 9385, Miss_rate = 0.367, Pending_hits = 2845, Reservation_fails = 2827
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24403, Miss = 9387 (0.385), PendingHit = 2614 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25265, Miss = 9400 (0.372), PendingHit = 2901 (0.115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25182, Miss = 9379 (0.372), PendingHit = 2718 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25058, Miss = 9375 (0.374), PendingHit = 2897 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25592, Miss = 9365 (0.366), PendingHit = 2896 (0.113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24250, Miss = 9432 (0.389), PendingHit = 2709 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25383, Miss = 9354 (0.369), PendingHit = 2792 (0.11)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24956, Miss = 9404 (0.377), PendingHit = 2775 (0.111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25260, Miss = 9398 (0.372), PendingHit = 2634 (0.104)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25576, Miss = 9406 (0.368), PendingHit = 2910 (0.114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26100, Miss = 9398 (0.36), PendingHit = 2710 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25572, Miss = 9385 (0.367), PendingHit = 2845 (0.111)
L2 Cache Total Miss Rate = 0.372
Stream 1: L2 Cache Miss Rate = 0.228
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.274
Stream 1: Accesses  = 132814
Stream 1: Misses  = 30313
Stream 2: Accesses  = 133512
Stream 2: Misses  = 66398
Stream 3: Accesses  = 169085
Stream 3: Misses  = 46285
Stream 1+2: Accesses  = 266326
Stream 1+2: Misses  = 96711
Stream 1+2+3: Accesses  = 435411
Stream 1+2+3: Misses  = 142996
Total Accesses  = 302597
MPKI-CORES
CORE_L2MPKI_0	0.229
CORE_L2MPKI_1	0.255
CORE_L2MPKI_2	0.251
CORE_L2MPKI_3	0.258
CORE_L2MPKI_4	0.249
CORE_L2MPKI_5	0.224
CORE_L2MPKI_6	0.250
CORE_L2MPKI_7	0.228
CORE_L2MPKI_8	0.243
CORE_L2MPKI_9	0.262
CORE_L2MPKI_10	0.251
CORE_L2MPKI_11	0.247
CORE_L2MPKI_12	0.239
CORE_L2MPKI_13	0.258
CORE_L2MPKI_14	0.205
CORE_L2MPKI_15	0.246
CORE_L2MPKI_16	0.236
CORE_L2MPKI_17	0.228
CORE_L2MPKI_18	0.242
CORE_L2MPKI_19	0.243
CORE_L2MPKI_20	1.101
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.098
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.095
CORE_L2MPKI_32	1.092
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.091
CORE_L2MPKI_35	1.094
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.098
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.099
CORE_L2MPKI_45	0.100
CORE_L2MPKI_46	0.103
CORE_L2MPKI_47	0.097
CORE_L2MPKI_48	0.096
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.095
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.096
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.099
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.096
CORE_L2MPKI_59	0.095
Avg_MPKI_Stream1= 0.242
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.097
MISSES-CORES
CORE_MISSES_0	1435
CORE_MISSES_1	1601
CORE_MISSES_2	1551
CORE_MISSES_3	1616
CORE_MISSES_4	1565
CORE_MISSES_5	1388
CORE_MISSES_6	1576
CORE_MISSES_7	1446
CORE_MISSES_8	1501
CORE_MISSES_9	1614
CORE_MISSES_10	1580
CORE_MISSES_11	1559
CORE_MISSES_12	1500
CORE_MISSES_13	1608
CORE_MISSES_14	1277
CORE_MISSES_15	1534
CORE_MISSES_16	1487
CORE_MISSES_17	1422
CORE_MISSES_18	1523
CORE_MISSES_19	1530
CORE_MISSES_20	3271
CORE_MISSES_21	3289
CORE_MISSES_22	3312
CORE_MISSES_23	3395
CORE_MISSES_24	3331
CORE_MISSES_25	3413
CORE_MISSES_26	3306
CORE_MISSES_27	3331
CORE_MISSES_28	3383
CORE_MISSES_29	3308
CORE_MISSES_30	3408
CORE_MISSES_31	3319
CORE_MISSES_32	3421
CORE_MISSES_33	3217
CORE_MISSES_34	3404
CORE_MISSES_35	3315
CORE_MISSES_36	3191
CORE_MISSES_37	3250
CORE_MISSES_38	3277
CORE_MISSES_39	3257
CORE_MISSES_40	815
CORE_MISSES_41	789
CORE_MISSES_42	811
CORE_MISSES_43	817
CORE_MISSES_44	806
CORE_MISSES_45	831
CORE_MISSES_46	846
CORE_MISSES_47	794
CORE_MISSES_48	789
CORE_MISSES_49	785
CORE_MISSES_50	791
CORE_MISSES_51	786
CORE_MISSES_52	790
CORE_MISSES_53	781
CORE_MISSES_54	786
CORE_MISSES_55	804
CORE_MISSES_56	811
CORE_MISSES_57	775
CORE_MISSES_58	784
CORE_MISSES_59	781
L2_MISSES = 112683
L2_total_cache_accesses = 302597
L2_total_cache_misses = 112683
L2_total_cache_miss_rate = 0.3724
L2_total_cache_pending_hits = 33401
L2_total_cache_reservation_fails = 33411
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6752
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2574
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2043
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9679
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 573
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 246
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22580
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1030905
icnt_total_pkts_simt_to_mem=701304
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     562.6763
gpu_ipc_2 =     272.3176
gpu_ipc_3 =     740.0399
gpu_tot_sim_cycle_stream_1 = 222383
gpu_tot_sim_cycle_stream_2 = 222370
gpu_tot_sim_cycle_stream_3 = 222385
gpu_sim_insn_1 = 125129643
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 164573779
gpu_sim_cycle = 222386
gpu_sim_insn = 350258686
gpu_ipc =    1575.0033
gpu_tot_sim_cycle = 222386
gpu_tot_sim_insn = 350258686
gpu_tot_ipc =    1575.0033
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 345204
gpu_stall_icnt2sh    = 424937
gpu_total_sim_rate=381961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6248123
	L1I_total_cache_misses = 60861
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51810
L1D_cache:
	L1D_cache_core[0]: Access = 6590, Miss = 6578, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 66723
	L1D_cache_core[1]: Access = 6724, Miss = 6706, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 66863
	L1D_cache_core[2]: Access = 6807, Miss = 6799, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68561
	L1D_cache_core[3]: Access = 6806, Miss = 6790, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 68370
	L1D_cache_core[4]: Access = 6688, Miss = 6671, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 66341
	L1D_cache_core[5]: Access = 6726, Miss = 6709, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 69587
	L1D_cache_core[6]: Access = 6525, Miss = 6501, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 66282
	L1D_cache_core[7]: Access = 6584, Miss = 6576, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 67496
	L1D_cache_core[8]: Access = 6818, Miss = 6804, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 68082
	L1D_cache_core[9]: Access = 6568, Miss = 6563, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69529
	L1D_cache_core[10]: Access = 6758, Miss = 6750, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 66626
	L1D_cache_core[11]: Access = 6546, Miss = 6540, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65815
	L1D_cache_core[12]: Access = 6530, Miss = 6522, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 64268
	L1D_cache_core[13]: Access = 6516, Miss = 6511, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65716
	L1D_cache_core[14]: Access = 6818, Miss = 6808, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 67247
	L1D_cache_core[15]: Access = 6310, Miss = 6296, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 68319
	L1D_cache_core[16]: Access = 6726, Miss = 6673, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 65281
	L1D_cache_core[17]: Access = 6718, Miss = 6696, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 67641
	L1D_cache_core[18]: Access = 6343, Miss = 6339, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 65079
	L1D_cache_core[19]: Access = 6843, Miss = 6825, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 66544
	L1D_cache_core[20]: Access = 6432, Miss = 5131, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 26300
	L1D_cache_core[21]: Access = 6464, Miss = 5225, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 29129
	L1D_cache_core[22]: Access = 6528, Miss = 5224, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24960
	L1D_cache_core[23]: Access = 6688, Miss = 5378, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25801
	L1D_cache_core[24]: Access = 6528, Miss = 5206, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 26575
	L1D_cache_core[25]: Access = 6720, Miss = 5330, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 25706
	L1D_cache_core[26]: Access = 6496, Miss = 5218, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 28835
	L1D_cache_core[27]: Access = 6592, Miss = 5310, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 22365
	L1D_cache_core[28]: Access = 6688, Miss = 5334, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22955
	L1D_cache_core[29]: Access = 6528, Miss = 5222, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 28101
	L1D_cache_core[30]: Access = 6784, Miss = 5339, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 23565
	L1D_cache_core[31]: Access = 6560, Miss = 5207, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 24105
	L1D_cache_core[32]: Access = 6784, Miss = 5468, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 23812
	L1D_cache_core[33]: Access = 6368, Miss = 5025, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 24308
	L1D_cache_core[34]: Access = 6752, Miss = 5377, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21882
	L1D_cache_core[35]: Access = 6560, Miss = 5199, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 23657
	L1D_cache_core[36]: Access = 6304, Miss = 4979, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 24754
	L1D_cache_core[37]: Access = 6400, Miss = 5071, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 25092
	L1D_cache_core[38]: Access = 6496, Miss = 5179, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 26270
	L1D_cache_core[39]: Access = 6400, Miss = 5100, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25109
	L1D_cache_core[40]: Access = 1309, Miss = 1260, Miss_rate = 0.963, Pending_hits = 31, Reservation_fails = 4039
	L1D_cache_core[41]: Access = 1312, Miss = 1273, Miss_rate = 0.970, Pending_hits = 31, Reservation_fails = 5924
	L1D_cache_core[42]: Access = 1306, Miss = 1232, Miss_rate = 0.943, Pending_hits = 56, Reservation_fails = 4914
	L1D_cache_core[43]: Access = 1320, Miss = 1282, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 3601
	L1D_cache_core[44]: Access = 1280, Miss = 1243, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7467
	L1D_cache_core[45]: Access = 1366, Miss = 1318, Miss_rate = 0.965, Pending_hits = 28, Reservation_fails = 6029
	L1D_cache_core[46]: Access = 1314, Miss = 1266, Miss_rate = 0.963, Pending_hits = 37, Reservation_fails = 7490
	L1D_cache_core[47]: Access = 1328, Miss = 1287, Miss_rate = 0.969, Pending_hits = 20, Reservation_fails = 5195
	L1D_cache_core[48]: Access = 1320, Miss = 1280, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 6278
	L1D_cache_core[49]: Access = 1296, Miss = 1258, Miss_rate = 0.971, Pending_hits = 30, Reservation_fails = 4737
	L1D_cache_core[50]: Access = 1358, Miss = 1325, Miss_rate = 0.976, Pending_hits = 23, Reservation_fails = 2999
	L1D_cache_core[51]: Access = 1312, Miss = 1278, Miss_rate = 0.974, Pending_hits = 23, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1288, Miss = 1243, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 4995
	L1D_cache_core[53]: Access = 1312, Miss = 1272, Miss_rate = 0.970, Pending_hits = 34, Reservation_fails = 8174
	L1D_cache_core[54]: Access = 1312, Miss = 1245, Miss_rate = 0.949, Pending_hits = 41, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1334, Miss = 1294, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 4539
	L1D_cache_core[56]: Access = 1328, Miss = 1288, Miss_rate = 0.970, Pending_hits = 21, Reservation_fails = 6496
	L1D_cache_core[57]: Access = 1304, Miss = 1267, Miss_rate = 0.972, Pending_hits = 26, Reservation_fails = 4777
	L1D_cache_core[58]: Access = 1328, Miss = 1296, Miss_rate = 0.976, Pending_hits = 22, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1296, Miss = 1263, Miss_rate = 0.975, Pending_hits = 25, Reservation_fails = 5941
	L1D_total_cache_accesses = 290339
	L1D_total_cache_misses = 262649
	L1D_total_cache_miss_rate = 0.9046
	L1D_total_cache_pending_hits = 623
	L1D_total_cache_reservation_fails = 1956297
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 384253
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2468995
	L1T_total_cache_misses = 2989
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2466006
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1363001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 382498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2466006
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 593296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6187262
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60861
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51810
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8002, 10883, 10883, 10879, 10883, 10696, 10694, 8162, 7903, 10789, 10789, 10789, 10785, 10607, 10604, 8074, 7870, 10756, 10756, 10756, 10756, 10582, 10582, 8054, 
gpgpu_n_tot_thrd_icount = 390381152
gpgpu_n_tot_w_icount = 12199411
gpgpu_n_stall_shd_mem = 4278824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168702
gpgpu_n_mem_write_global = 120490
gpgpu_n_mem_texture = 2989
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 3201316
gpgpu_n_store_insn = 2657862
gpgpu_n_shmem_insn = 26227557
gpgpu_n_tex_insn = 8284986
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 10100576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7972
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2058862
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4603307	W0_Idle:1814773	W0_Scoreboard:8068116	W1:0	W2:5652	W3:16848	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6920	W10:0	W11:0	W12:0	W13:7186	W14:298398	W15:0	W16:75767	W17:0	W18:29221	W19:0	W20:8597	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:22050	W27:0	W28:2277296	W29:1410288	W30:70442	W31:0	W32:7011117
Warp Occupancy Distribution:
Stall:2590962	W0_Idle:156724	W0_Scoreboard:1348075	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6920	W10:0	W11:0	W12:0	W13:7186	W14:298398	W15:0	W16:20488	W17:0	W18:21256	W19:0	W20:8597	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:22050	W27:0	W28:1036632	W29:0	W30:70442	W31:0	W32:2347368
Warp Occupancy Distribution:
Stall:794469	W0_Idle:1414382	W0_Scoreboard:4794237	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.457168
warp_utilization1: 0.539566
warp_utilization2: 0.212733
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349616 {8:168702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13717104 {40:16589,72:16828,136:87073,}
traffic_breakdown_coretomem[INST_ACC_R] = 84048 {8:10506,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 23912 {8:2989,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22926608 {136:168578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 962760 {8:120345,}
traffic_breakdown_memtocore[INST_ACC_R] = 1427592 {136:10497,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 406504 {136:2989,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 363 
averagemflatency_1 = 321 
averagemflatency_2= 374 
averagemflatency_3 = 507 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 222385 
mrq_lat_table:88922 	4598 	6521 	11088 	24474 	30926 	29271 	18782 	6990 	1029 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	650 	692 	370 	94553 	144081 	46420 	5183 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117656 	43178 	33336 	38424 	48392 	16708 	4526 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	51295 	112113 	8200 	37 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	51911 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	118 	254 	60 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        28        37        32        52        32        32        33        50        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        33        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        42        30        33        32        32 
dram[3]:        96       112        35        32        32        34        35        72        36        32        33        32        32        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        35        30        31        32        32 
dram[5]:       113        91        32        35        43        31        35        28        32        34        63        35        27        32        32        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.787805  2.933758  2.684947  2.729288  3.078534  3.072178  3.208278  3.041045  3.099099  3.039141  2.933842  2.840149  3.077869  3.101389  2.926988  3.146067 
dram[1]:  2.711401  2.933589  2.723854  2.750885  3.148594  3.162347  3.091487  2.995037  2.972500  3.184246  2.880050  2.891551  3.072306  3.046008  2.873711  3.009434 
dram[2]:  2.822878  2.936548  2.720140  2.679354  3.045514  3.028133  3.211640  3.116817  3.034005  3.159420  2.917408  2.823674  3.074278  3.054422  3.053133  3.024357 
dram[3]:  2.762650  2.754808  2.625282  2.701754  2.993573  2.968354  3.059873  3.178385  3.110533  2.883918  2.946960  2.708185  3.208035  3.121715  3.006739  2.898701 
dram[4]:  2.918471  2.715629  2.709753  2.791418  3.019231  2.929193  3.095663  2.941959  3.040455  3.002516  2.878446  3.000000  3.234195  2.998656  2.916449  2.918075 
dram[5]:  2.765343  2.844527  2.673611  2.721120  3.048240  3.072084  3.097311  2.811628  3.002512  2.930233  2.865746  2.951157  3.107735  3.056396  2.953826  2.907190 
average row locality = 222613/75507 = 2.948243
average row locality_1 = 119207/44760 = 2.663249
average row locality_2 = 67134/22722 = 2.954581
average row locality_3 = 36272/8025 = 4.519876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1174      1181      1187      1199      1167      1159      1188      1200      1183      1175      1163      1166      1159      1158      1166      1156 
dram[1]:      1178      1185      1191      1193      1165      1153      1193      1198      1173      1172      1158      1161      1158      1153      1161      1158 
dram[2]:      1178      1192      1187      1200      1163      1169      1194      1201      1176      1181      1147      1164      1156      1159      1155      1165 
dram[3]:      1180      1187      1183      1195      1159      1164      1194      1197      1174      1174      1151      1160      1155      1158      1156      1168 
dram[4]:      1177      1179      1191      1202      1164      1167      1195      1199      1177      1174      1161      1168      1162      1155      1170      1156 
dram[5]:      1187      1181      1197      1199      1165      1163      1192      1196      1177      1172      1159      1168      1157      1150      1163      1154 
total reads: 112650
bank skew: 1202/1147 = 1.05
chip skew: 18797/18750 = 1.00
number of total write accesses:
dram[0]:      1112      1122      1114      1140      1185      1182      1215      1245      1225      1232      1143      1126      1094      1081      1079      1084 
dram[1]:      1105      1112      1127      1137      1188      1165      1240      1216      1205      1213      1123      1132      1094      1098      1069      1075 
dram[2]:      1117      1122      1136      1123      1179      1199      1234      1227      1233      1217      1149      1126      1079      1086      1086      1070 
dram[3]:      1113      1105      1143      1115      1170      1181      1208      1244      1218      1211      1127      1123      1081      1099      1075      1064 
dram[4]:      1114      1132      1115      1140      1191      1191      1232      1234      1228      1213      1136      1124      1089      1078      1064      1088 
dram[5]:      1111      1106      1113      1133      1173      1181      1227      1222      1213      1222      1125      1128      1093      1072      1079      1070 
total reads: 109975
bank skew: 1245/1064 = 1.17
chip skew: 18383/18268 = 1.01
average mf latency per bank:
dram[0]:        477       491       472       485       455       494       452       467       440       461       478       500       451       475       480       502
dram[1]:        496       473       496       494       485       479       483       460       445       449       490       483       471       481       497       491
dram[2]:        492       471       482       484       496       467       465       457       459       446       480       485       468       456       497       493
dram[3]:        481       479       474       477       468       488       456       470       444       452       467       480       480       461       478       493
dram[4]:        481       490       476       475       456       484       458       457       444       455       497       487       456       474       487       493
dram[5]:        489       490       488       486       484       478       484       471       457       463       506       476       478       479       504       499
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197705 n_act=12492 n_pre=12476 n_req=25348 n_req_1=8053 n_req_2=11202 n_req_3=6093 n_rd=37556 n_write=33320 bw_util=0.3219 bw_util_1=0.09426 bw_util_2=0.1526 bw_util_3=0.07503 blp=5.452072 blp_1= 1.450784 blp_2= 2.709636 blp_3= 2.295395
 n_activity=259186 dram_eff=0.3646 dram_eff_1=0.1068 dram_eff_2=0.1729 dram_eff_3=0.08498
bk0: 2348a 217473i bk1: 2362a 215414i bk2: 2374a 211547i bk3: 2398a 208109i bk4: 2334a 209565i bk5: 2318a 209643i bk6: 2376a 203505i bk7: 2400a 202721i bk8: 2366a 209128i bk9: 2350a 208228i bk10: 2326a 212263i bk11: 2332a 209308i bk12: 2318a 213682i bk13: 2310a 210259i bk14: 2332a 207897i bk15: 2312a 209155i 
bw_dist = 0.094	0.153	0.075	0.561	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.34851
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197690 n_act=12519 n_pre=12504 n_req=25228 n_req_1=7934 n_req_2=11157 n_req_3=6137 n_rd=37496 n_write=33340 bw_util=0.3215 bw_util_1=0.09408 bw_util_2=0.152 bw_util_3=0.07543 blp=5.474586 blp_1= 1.461695 blp_2= 2.735694 blp_3= 2.295187
 n_activity=258470 dram_eff=0.3652 dram_eff_1=0.1069 dram_eff_2=0.1727 dram_eff_3=0.08567
bk0: 2356a 215624i bk1: 2370a 216079i bk2: 2382a 211108i bk3: 2386a 210046i bk4: 2326a 210228i bk5: 2306a 209981i bk6: 2386a 201267i bk7: 2396a 199225i bk8: 2346a 209051i bk9: 2344a 210867i bk10: 2316a 212330i bk11: 2322a 209553i bk12: 2316a 211717i bk13: 2306a 210753i bk14: 2322a 209228i bk15: 2316a 207758i 
bw_dist = 0.094	0.152	0.075	0.559	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23771
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197699 n_act=12492 n_pre=12478 n_req=25388 n_req_1=8048 n_req_2=11200 n_req_3=6140 n_rd=37572 n_write=33308 bw_util=0.3224 bw_util_1=0.09427 bw_util_2=0.1526 bw_util_3=0.07549 blp=5.486737 blp_1= 1.443773 blp_2= 2.723325 blp_3= 2.298825
 n_activity=259005 dram_eff=0.3654 dram_eff_1=0.1068 dram_eff_2=0.173 dram_eff_3=0.08556
bk0: 2356a 218015i bk1: 2384a 215586i bk2: 2374a 209892i bk3: 2400a 206972i bk4: 2326a 209994i bk5: 2336a 206154i bk6: 2388a 201281i bk7: 2402a 199622i bk8: 2352a 210588i bk9: 2362a 206971i bk10: 2294a 211370i bk11: 2328a 208069i bk12: 2312a 211846i bk13: 2318a 213350i bk14: 2310a 212739i bk15: 2330a 209212i 
bw_dist = 0.094	0.153	0.075	0.560	0.118
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41329
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197422 n_act=12668 n_pre=12652 n_req=25212 n_req_1=7927 n_req_2=11158 n_req_3=6127 n_rd=37509 n_write=33298 bw_util=0.3214 bw_util_1=0.09407 bw_util_2=0.152 bw_util_3=0.07524 blp=5.472417 blp_1= 1.464395 blp_2= 2.716673 blp_3= 2.244502
 n_activity=259070 dram_eff=0.3641 dram_eff_1=0.1066 dram_eff_2=0.1723 dram_eff_3=0.08526
bk0: 2360a 218451i bk1: 2374a 213782i bk2: 2366a 212392i bk3: 2390a 210837i bk4: 2318a 209436i bk5: 2328a 204988i bk6: 2388a 202642i bk7: 2394a 201292i bk8: 2348a 210128i bk9: 2348a 206665i bk10: 2302a 211782i bk11: 2320a 206747i bk12: 2310a 213425i bk13: 2316a 212121i bk14: 2312a 210870i bk15: 2335a 206456i 
bw_dist = 0.094	0.152	0.075	0.561	0.117
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.21596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197394 n_act=12645 n_pre=12629 n_req=25400 n_req_1=8059 n_req_2=11234 n_req_3=6107 n_rd=37590 n_write=33291 bw_util=0.3226 bw_util_1=0.09432 bw_util_2=0.1531 bw_util_3=0.0752 blp=5.448033 blp_1= 1.451313 blp_2= 2.698986 blp_3= 2.301343
 n_activity=258917 dram_eff=0.3657 dram_eff_1=0.1069 dram_eff_2=0.1736 dram_eff_3=0.08526
bk0: 2354a 218290i bk1: 2358a 213652i bk2: 2382a 211336i bk3: 2404a 208893i bk4: 2328a 208990i bk5: 2334a 205850i bk6: 2390a 204199i bk7: 2398a 200721i bk8: 2354a 211107i bk9: 2348a 207824i bk10: 2322a 209196i bk11: 2336a 212143i bk12: 2324a 216587i bk13: 2306a 211973i bk14: 2340a 209063i bk15: 2312a 208362i 
bw_dist = 0.094	0.153	0.075	0.559	0.118
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30724
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=293549 n_nop=197332 n_act=12689 n_pre=12673 n_req=25203 n_req_1=7925 n_req_2=11188 n_req_3=6090 n_rd=37556 n_write=33299 bw_util=0.3214 bw_util_1=0.09393 bw_util_2=0.1525 bw_util_3=0.07497 blp=5.476268 blp_1= 1.457404 blp_2= 2.758905 blp_3= 2.263203
 n_activity=258629 dram_eff=0.3647 dram_eff_1=0.1066 dram_eff_2=0.173 dram_eff_3=0.08509
bk0: 2374a 215657i bk1: 2362a 215206i bk2: 2394a 208855i bk3: 2398a 209560i bk4: 2330a 211900i bk5: 2326a 206379i bk6: 2384a 204274i bk7: 2392a 200375i bk8: 2354a 210503i bk9: 2344a 205945i bk10: 2318a 211115i bk11: 2336a 208902i bk12: 2314a 214581i bk13: 2300a 213126i bk14: 2322a 210251i bk15: 2308a 208776i 
bw_dist = 0.094	0.152	0.075	0.560	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24403, Miss = 9387, Miss_rate = 0.385, Pending_hits = 2614, Reservation_fails = 1060
L2_cache_bank[1]: Access = 25265, Miss = 9400, Miss_rate = 0.372, Pending_hits = 2901, Reservation_fails = 3700
L2_cache_bank[2]: Access = 25182, Miss = 9379, Miss_rate = 0.372, Pending_hits = 2718, Reservation_fails = 1585
L2_cache_bank[3]: Access = 25058, Miss = 9375, Miss_rate = 0.374, Pending_hits = 2897, Reservation_fails = 3524
L2_cache_bank[4]: Access = 25592, Miss = 9365, Miss_rate = 0.366, Pending_hits = 2896, Reservation_fails = 1811
L2_cache_bank[5]: Access = 24250, Miss = 9432, Miss_rate = 0.389, Pending_hits = 2709, Reservation_fails = 2830
L2_cache_bank[6]: Access = 25383, Miss = 9354, Miss_rate = 0.369, Pending_hits = 2792, Reservation_fails = 2964
L2_cache_bank[7]: Access = 24956, Miss = 9404, Miss_rate = 0.377, Pending_hits = 2775, Reservation_fails = 3059
L2_cache_bank[8]: Access = 25260, Miss = 9398, Miss_rate = 0.372, Pending_hits = 2634, Reservation_fails = 2805
L2_cache_bank[9]: Access = 25576, Miss = 9406, Miss_rate = 0.368, Pending_hits = 2910, Reservation_fails = 3025
L2_cache_bank[10]: Access = 26100, Miss = 9398, Miss_rate = 0.360, Pending_hits = 2710, Reservation_fails = 4221
L2_cache_bank[11]: Access = 25572, Miss = 9385, Miss_rate = 0.367, Pending_hits = 2845, Reservation_fails = 2827
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24403, Miss = 9387 (0.385), PendingHit = 2614 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25265, Miss = 9400 (0.372), PendingHit = 2901 (0.115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25182, Miss = 9379 (0.372), PendingHit = 2718 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25058, Miss = 9375 (0.374), PendingHit = 2897 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25592, Miss = 9365 (0.366), PendingHit = 2896 (0.113)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24250, Miss = 9432 (0.389), PendingHit = 2709 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25383, Miss = 9354 (0.369), PendingHit = 2792 (0.11)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24956, Miss = 9404 (0.377), PendingHit = 2775 (0.111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25260, Miss = 9398 (0.372), PendingHit = 2634 (0.104)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25576, Miss = 9406 (0.368), PendingHit = 2910 (0.114)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26100, Miss = 9398 (0.36), PendingHit = 2710 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25572, Miss = 9385 (0.367), PendingHit = 2845 (0.111)
L2 Cache Total Miss Rate = 0.372
Stream 1: L2 Cache Miss Rate = 0.228
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.274
Stream 1: Accesses  = 132814
Stream 1: Misses  = 30313
Stream 2: Accesses  = 133512
Stream 2: Misses  = 66398
Stream 3: Accesses  = 169085
Stream 3: Misses  = 46285
Stream 1+2: Accesses  = 266326
Stream 1+2: Misses  = 96711
Stream 1+2+3: Accesses  = 435411
Stream 1+2+3: Misses  = 142996
Total Accesses  = 302597
MPKI-CORES
CORE_L2MPKI_0	0.229
CORE_L2MPKI_1	0.255
CORE_L2MPKI_2	0.251
CORE_L2MPKI_3	0.258
CORE_L2MPKI_4	0.249
CORE_L2MPKI_5	0.224
CORE_L2MPKI_6	0.250
CORE_L2MPKI_7	0.228
CORE_L2MPKI_8	0.243
CORE_L2MPKI_9	0.262
CORE_L2MPKI_10	0.251
CORE_L2MPKI_11	0.247
CORE_L2MPKI_12	0.239
CORE_L2MPKI_13	0.258
CORE_L2MPKI_14	0.205
CORE_L2MPKI_15	0.246
CORE_L2MPKI_16	0.236
CORE_L2MPKI_17	0.228
CORE_L2MPKI_18	0.242
CORE_L2MPKI_19	0.243
CORE_L2MPKI_20	1.101
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.098
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.102
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.087
CORE_L2MPKI_31	1.095
CORE_L2MPKI_32	1.092
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.091
CORE_L2MPKI_35	1.094
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.098
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.099
CORE_L2MPKI_45	0.100
CORE_L2MPKI_46	0.103
CORE_L2MPKI_47	0.097
CORE_L2MPKI_48	0.096
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.095
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.096
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.099
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.096
CORE_L2MPKI_59	0.095
Avg_MPKI_Stream1= 0.242
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.097
MISSES-CORES
CORE_MISSES_0	1435
CORE_MISSES_1	1601
CORE_MISSES_2	1551
CORE_MISSES_3	1616
CORE_MISSES_4	1565
CORE_MISSES_5	1388
CORE_MISSES_6	1576
CORE_MISSES_7	1446
CORE_MISSES_8	1501
CORE_MISSES_9	1614
CORE_MISSES_10	1580
CORE_MISSES_11	1559
CORE_MISSES_12	1500
CORE_MISSES_13	1608
CORE_MISSES_14	1277
CORE_MISSES_15	1534
CORE_MISSES_16	1487
CORE_MISSES_17	1422
CORE_MISSES_18	1523
CORE_MISSES_19	1530
CORE_MISSES_20	3271
CORE_MISSES_21	3289
CORE_MISSES_22	3312
CORE_MISSES_23	3395
CORE_MISSES_24	3331
CORE_MISSES_25	3413
CORE_MISSES_26	3306
CORE_MISSES_27	3331
CORE_MISSES_28	3383
CORE_MISSES_29	3308
CORE_MISSES_30	3408
CORE_MISSES_31	3319
CORE_MISSES_32	3421
CORE_MISSES_33	3217
CORE_MISSES_34	3404
CORE_MISSES_35	3315
CORE_MISSES_36	3191
CORE_MISSES_37	3250
CORE_MISSES_38	3277
CORE_MISSES_39	3257
CORE_MISSES_40	815
CORE_MISSES_41	789
CORE_MISSES_42	811
CORE_MISSES_43	817
CORE_MISSES_44	806
CORE_MISSES_45	831
CORE_MISSES_46	846
CORE_MISSES_47	794
CORE_MISSES_48	789
CORE_MISSES_49	785
CORE_MISSES_50	791
CORE_MISSES_51	786
CORE_MISSES_52	790
CORE_MISSES_53	781
CORE_MISSES_54	786
CORE_MISSES_55	804
CORE_MISSES_56	811
CORE_MISSES_57	775
CORE_MISSES_58	784
CORE_MISSES_59	781
L2_MISSES = 112683
L2_total_cache_accesses = 302597
L2_total_cache_misses = 112683
L2_total_cache_miss_rate = 0.3724
L2_total_cache_pending_hits = 33401
L2_total_cache_reservation_fails = 33411
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6752
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2574
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2043
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9679
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 573
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 246
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22580
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1030905
icnt_total_pkts_simt_to_mem=701304
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     559.0127
gpu_ipc_2 =     270.4562
gpu_ipc_3 =     744.2264
gpu_tot_sim_cycle_stream_1 = 251903
gpu_tot_sim_cycle_stream_2 = 251888
gpu_tot_sim_cycle_stream_3 = 251905
gpu_sim_insn_1 = 140816972
gpu_sim_insn_2 = 68124672
gpu_sim_insn_3 = 187474354
gpu_sim_cycle = 251906
gpu_sim_insn = 396415998
gpu_ipc =    1573.6664
gpu_tot_sim_cycle = 251906
gpu_tot_sim_insn = 396415998
gpu_tot_ipc =    1573.6664
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 403167
gpu_stall_icnt2sh    = 468540
gpu_total_sim_rate=382271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7056105
	L1I_total_cache_misses = 67325
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58287
L1D_cache:
	L1D_cache_core[0]: Access = 7520, Miss = 7503, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 79274
	L1D_cache_core[1]: Access = 7752, Miss = 7732, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 79370
	L1D_cache_core[2]: Access = 7751, Miss = 7741, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 81159
	L1D_cache_core[3]: Access = 7888, Miss = 7868, Miss_rate = 0.997, Pending_hits = 4, Reservation_fails = 80923
	L1D_cache_core[4]: Access = 7738, Miss = 7714, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 78490
	L1D_cache_core[5]: Access = 7690, Miss = 7671, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 82993
	L1D_cache_core[6]: Access = 7549, Miss = 7521, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 78822
	L1D_cache_core[7]: Access = 7543, Miss = 7535, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 80592
	L1D_cache_core[8]: Access = 7982, Miss = 7964, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 81509
	L1D_cache_core[9]: Access = 7692, Miss = 7685, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 82286
	L1D_cache_core[10]: Access = 7666, Miss = 7650, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 77412
	L1D_cache_core[11]: Access = 7506, Miss = 7496, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78161
	L1D_cache_core[12]: Access = 7388, Miss = 7367, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 76139
	L1D_cache_core[13]: Access = 7560, Miss = 7554, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78826
	L1D_cache_core[14]: Access = 7834, Miss = 7822, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80379
	L1D_cache_core[15]: Access = 7261, Miss = 7245, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 81577
	L1D_cache_core[16]: Access = 7828, Miss = 7770, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 75836
	L1D_cache_core[17]: Access = 7660, Miss = 7632, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 79558
	L1D_cache_core[18]: Access = 7277, Miss = 7273, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 77929
	L1D_cache_core[19]: Access = 7755, Miss = 7737, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 79374
	L1D_cache_core[20]: Access = 7264, Miss = 5800, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 29416
	L1D_cache_core[21]: Access = 7296, Miss = 5893, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 33594
	L1D_cache_core[22]: Access = 7392, Miss = 5902, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 27638
	L1D_cache_core[23]: Access = 7584, Miss = 6110, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 29029
	L1D_cache_core[24]: Access = 7328, Miss = 5837, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29460
	L1D_cache_core[25]: Access = 7488, Miss = 5949, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29037
	L1D_cache_core[26]: Access = 7328, Miss = 5860, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 31475
	L1D_cache_core[27]: Access = 7424, Miss = 5958, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 25246
	L1D_cache_core[28]: Access = 7488, Miss = 5991, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26305
	L1D_cache_core[29]: Access = 7328, Miss = 5887, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 31162
	L1D_cache_core[30]: Access = 7552, Miss = 5947, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 26478
	L1D_cache_core[31]: Access = 7360, Miss = 5815, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 26880
	L1D_cache_core[32]: Access = 7648, Miss = 6152, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 26737
	L1D_cache_core[33]: Access = 7200, Miss = 5699, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27413
	L1D_cache_core[34]: Access = 7552, Miss = 6019, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25137
	L1D_cache_core[35]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 26220
	L1D_cache_core[36]: Access = 7104, Miss = 5614, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27700
	L1D_cache_core[37]: Access = 7200, Miss = 5695, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 27790
	L1D_cache_core[38]: Access = 7328, Miss = 5822, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29026
	L1D_cache_core[39]: Access = 7168, Miss = 5716, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28202
	L1D_cache_core[40]: Access = 1522, Miss = 1461, Miss_rate = 0.960, Pending_hits = 38, Reservation_fails = 4301
	L1D_cache_core[41]: Access = 1518, Miss = 1474, Miss_rate = 0.971, Pending_hits = 31, Reservation_fails = 6127
	L1D_cache_core[42]: Access = 1506, Miss = 1426, Miss_rate = 0.947, Pending_hits = 59, Reservation_fails = 4986
	L1D_cache_core[43]: Access = 1514, Miss = 1472, Miss_rate = 0.972, Pending_hits = 24, Reservation_fails = 3648
	L1D_cache_core[44]: Access = 1490, Miss = 1450, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7467
	L1D_cache_core[45]: Access = 1546, Miss = 1491, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 6166
	L1D_cache_core[46]: Access = 1478, Miss = 1424, Miss_rate = 0.963, Pending_hits = 42, Reservation_fails = 7725
	L1D_cache_core[47]: Access = 1521, Miss = 1479, Miss_rate = 0.972, Pending_hits = 20, Reservation_fails = 5283
	L1D_cache_core[48]: Access = 1526, Miss = 1479, Miss_rate = 0.969, Pending_hits = 26, Reservation_fails = 6370
	L1D_cache_core[49]: Access = 1506, Miss = 1460, Miss_rate = 0.969, Pending_hits = 35, Reservation_fails = 4780
	L1D_cache_core[50]: Access = 1564, Miss = 1522, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 3007
	L1D_cache_core[51]: Access = 1522, Miss = 1482, Miss_rate = 0.974, Pending_hits = 29, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1490, Miss = 1442, Miss_rate = 0.968, Pending_hits = 29, Reservation_fails = 5233
	L1D_cache_core[53]: Access = 1510, Miss = 1465, Miss_rate = 0.970, Pending_hits = 37, Reservation_fails = 8312
	L1D_cache_core[54]: Access = 1502, Miss = 1431, Miss_rate = 0.953, Pending_hits = 41, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1506, Miss = 1458, Miss_rate = 0.968, Pending_hits = 29, Reservation_fails = 4539
	L1D_cache_core[56]: Access = 1534, Miss = 1491, Miss_rate = 0.972, Pending_hits = 21, Reservation_fails = 6641
	L1D_cache_core[57]: Access = 1506, Miss = 1465, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 5120
	L1D_cache_core[58]: Access = 1534, Miss = 1498, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1498, Miss = 1460, Miss_rate = 0.975, Pending_hits = 27, Reservation_fails = 6008
	L1D_total_cache_accesses = 330589
	L1D_total_cache_misses = 299371
	L1D_total_cache_miss_rate = 0.9056
	L1D_total_cache_pending_hits = 691
	L1D_total_cache_reservation_fails = 2269318
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 444449
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2831325
	L1T_total_cache_misses = 3218
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 2828107
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 191061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1606040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 442694
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2828107
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 663278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6988780
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67325
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58287
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9121, 12007, 12007, 12007, 12007, 11831, 11831, 9289, 9112, 11994, 11994, 11994, 11994, 11817, 11815, 9288, 9163, 12032, 12049, 12031, 12031, 11857, 11857, 9322, 
gpgpu_n_tot_thrd_icount = 440998112
gpgpu_n_tot_w_icount = 13781191
gpgpu_n_stall_shd_mem = 4935172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 191060
gpgpu_n_mem_write_global = 138205
gpgpu_n_mem_texture = 3218
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 3621140
gpgpu_n_store_insn = 3017312
gpgpu_n_shmem_insn = 29406706
gpgpu_n_tex_insn = 9445855
gpgpu_n_const_mem_insn = 2064384
gpgpu_n_param_mem_insn = 11734568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9211
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2386998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5300877	W0_Idle:2007778	W0_Scoreboard:9138280	W1:0	W2:6518	W3:19324	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8200	W10:0	W11:0	W12:0	W13:8600	W14:349500	W15:0	W16:82700	W17:0	W18:34293	W19:0	W20:9956	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26296	W27:0	W28:2624471	W29:1597065	W30:82217	W31:0	W32:7972303
Warp Occupancy Distribution:
Stall:3046676	W0_Idle:164839	W0_Scoreboard:1486275	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8200	W10:0	W11:0	W12:0	W13:8600	W14:349500	W15:0	W16:20488	W17:0	W18:25096	W19:0	W20:9956	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26296	W27:0	W28:1200764	W29:0	W30:82217	W31:0	W32:2686991
Warp Occupancy Distribution:
Stall:887580	W0_Idle:1596752	W0_Scoreboard:5463012	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2128896
warp_utilization0: 0.455917
warp_utilization1: 0.533776
warp_utilization2: 0.211279
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1528480 {8:191060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15694856 {40:19121,72:19772,136:99312,}
traffic_breakdown_coretomem[INST_ACC_R] = 95360 {8:11920,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25744 {8:3218,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25965528 {136:190923,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104936 {8:138117,}
traffic_breakdown_memtocore[INST_ACC_R] = 1618128 {136:11898,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 437648 {136:3218,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 364 
averagemflatency_1 = 324 
averagemflatency_2= 375 
averagemflatency_3 = 501 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 251905 
mrq_lat_table:101180 	5254 	7508 	12816 	28194 	35600 	33926 	21884 	7942 	1176 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	709 	769 	405 	106203 	163890 	54929 	5391 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132076 	48881 	38412 	44661 	56537 	18772 	4603 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59095 	126111 	8974 	40 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	69683 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	130 	291 	70 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        32        52        32        32        33        50        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        33        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        42        30        33        32        32 
dram[3]:        96       112        35        42        32        34        35        72        36        32        33        32        38        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        35        30        31        32        32 
dram[5]:       113        91        45        35        43        31        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.784091  2.937297  2.722952  2.820353  3.156471  3.151659  3.247002  3.049944  3.099078  2.996648  2.877193  2.823085  2.947727  2.936291  2.915179  3.099644 
dram[1]:  2.668993  2.898287  2.762538  2.788560  3.244552  3.267571  3.104072  3.011099  2.962096  3.129717  2.796993  2.789137  2.921437  2.917978  2.846916  2.961231 
dram[2]:  2.849632  2.893843  2.752284  2.725904  3.109557  3.126450  3.214876  3.150463  3.033937  3.151231  2.846739  2.777660  2.937642  2.937500  2.991972  3.006969 
dram[3]:  2.782698  2.762834  2.679134  2.751012  3.059633  3.056128  3.097477  3.185315  3.048165  2.912568  2.832609  2.665986  3.047281  2.963636  2.943117  2.873474 
dram[4]:  2.884615  2.720280  2.740854  2.822497  3.147887  3.003367  3.129885  2.977099  3.036077  2.985475  2.853871  2.930493  3.101796  2.901345  2.856354  2.905555 
dram[5]:  2.747454  2.836325  2.734406  2.738739  3.144038  3.175355  3.059551  2.855194  2.952328  2.937500  2.798925  2.828479  2.925508  2.896513  2.988532  2.890625 
average row locality = 255492/87096 = 2.933453
average row locality_1 = 137982/52029 = 2.652021
average row locality_2 = 75545/25912 = 2.915445
average row locality_3 = 41965/9155 = 4.583834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1367      1375      1370      1379      1317      1305      1340      1349      1333      1320      1340      1345      1341      1341      1349      1334 
dram[1]:      1371      1383      1372      1378      1314      1304      1344      1344      1323      1315      1337      1340      1342      1338      1341      1334 
dram[2]:      1376      1389      1371      1386      1315      1318      1342      1349      1321      1333      1326      1341      1342      1344      1333      1345 
dram[3]:      1378      1382      1367      1385      1310      1312      1342      1344      1316      1321      1331      1340      1340      1342      1330      1347 
dram[4]:      1374      1375      1375      1388      1316      1315      1344      1348      1325      1323      1337      1347      1344      1341      1348      1337 
dram[5]:      1381      1374      1384      1387      1316      1314      1343      1344      1322      1319      1335      1349      1339      1339      1338      1334 
total reads: 129058
bank skew: 1389/1304 = 1.07
chip skew: 21537/21480 = 1.00
number of total write accesses:
dram[0]:      1329      1342      1323      1337      1366      1355      1368      1399      1357      1364      1284      1272      1254      1240      1263      1279 
dram[1]:      1306      1324      1328      1352      1366      1346      1400      1369      1340      1339      1267      1279      1261      1259      1244      1263 
dram[2]:      1334      1337      1340      1329      1354      1377      1381      1373      1366      1355      1293      1270      1249      1241      1276      1244 
dram[3]:      1324      1312      1355      1333      1358      1356      1359      1389      1342      1346      1275      1270      1238      1266      1257      1242 
dram[4]:      1326      1352      1322      1347      1366      1365      1379      1382      1368      1353      1280      1267      1246      1247      1237      1278 
dram[5]:      1317      1313      1334      1349      1347      1366      1380      1377      1345      1360      1268      1273      1253      1236      1268      1256 
total reads: 126473
bank skew: 1400/1236 = 1.13
chip skew: 21132/21022 = 1.01
average mf latency per bank:
dram[0]:        468       478       466       475       453       491       449       464       439       458       477       497       448       471       475       492
dram[1]:        483       465       492       488       477       473       482       463       441       453       486       483       466       479       491       490
dram[2]:        477       462       474       474       487       465       463       454       452       443       476       483       461       452       488       485
dram[3]:        476       471       472       476       473       488       461       473       448       454       477       483       482       462       485       495
dram[4]:        470       479       469       471       454       481       461       456       444       455       497       486       457       472       484       488
dram[5]:        485       481       487       482       481       479       490       471       460       468       508       483       481       479       508       500
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222489 n_act=14374 n_pre=14359 n_req=29139 n_req_1=9512 n_req_2=12586 n_req_3=7041 n_rd=43002 n_write=38291 bw_util=0.3266 bw_util_1=0.09878 bw_util_2=0.1514 bw_util_3=0.07642 blp=5.489824 blp_1= 1.499395 blp_2= 2.706362 blp_3= 2.293343
 n_activity=296347 dram_eff=0.3665 dram_eff_1=0.1108 dram_eff_2=0.1699 dram_eff_3=0.08574
bk0: 2732a 242475i bk1: 2750a 238998i bk2: 2738a 234960i bk3: 2758a 231889i bk4: 2634a 235238i bk5: 2610a 236311i bk6: 2680a 231174i bk7: 2698a 229939i bk8: 2666a 238030i bk9: 2636a 236803i bk10: 2680a 240905i bk11: 2690a 236839i bk12: 2682a 238805i bk13: 2682a 236085i bk14: 2698a 232583i bk15: 2668a 233793i 
bw_dist = 0.099	0.151	0.076	0.565	0.109
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46905
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222308 n_act=14493 n_pre=14480 n_req=29035 n_req_1=9381 n_req_2=12565 n_req_3=7089 n_rd=42949 n_write=38285 bw_util=0.3264 bw_util_1=0.0984 bw_util_2=0.1512 bw_util_3=0.07683 blp=5.499522 blp_1= 1.503920 blp_2= 2.711826 blp_3= 2.281552
 n_activity=295736 dram_eff=0.367 dram_eff_1=0.1106 dram_eff_2=0.1699 dram_eff_3=0.08638
bk0: 2742a 240018i bk1: 2766a 240441i bk2: 2742a 235712i bk3: 2756a 233490i bk4: 2626a 236352i bk5: 2608a 236587i bk6: 2688a 228604i bk7: 2688a 227078i bk8: 2639a 238062i bk9: 2630a 239967i bk10: 2674a 240019i bk11: 2680a 236134i bk12: 2684a 237724i bk13: 2676a 236961i bk14: 2682a 234505i bk15: 2668a 232126i 
bw_dist = 0.098	0.151	0.077	0.563	0.111
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.39768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222430 n_act=14397 n_pre=14381 n_req=29193 n_req_1=9492 n_req_2=12602 n_req_3=7099 n_rd=43050 n_write=38257 bw_util=0.3272 bw_util_1=0.0986 bw_util_2=0.1516 bw_util_3=0.07698 blp=5.523598 blp_1= 1.491623 blp_2= 2.703664 blp_3= 2.306545
 n_activity=295954 dram_eff=0.3676 dram_eff_1=0.1108 dram_eff_2=0.1703 dram_eff_3=0.08649
bk0: 2752a 242789i bk1: 2778a 239230i bk2: 2742a 233473i bk3: 2772a 231062i bk4: 2626a 235661i bk5: 2636a 231954i bk6: 2684a 228615i bk7: 2698a 227440i bk8: 2636a 239870i bk9: 2666a 235676i bk10: 2652a 239442i bk11: 2682a 235181i bk12: 2684a 237678i bk13: 2688a 238881i bk14: 2666a 237140i bk15: 2688a 234619i 
bw_dist = 0.099	0.152	0.077	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.54171
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222096 n_act=14613 n_pre=14600 n_req=29021 n_req_1=9368 n_req_2=12566 n_req_3=7087 n_rd=42964 n_write=38242 bw_util=0.3262 bw_util_1=0.09836 bw_util_2=0.1512 bw_util_3=0.07669 blp=5.508112 blp_1= 1.510306 blp_2= 2.717892 blp_3= 2.249558
 n_activity=296024 dram_eff=0.3664 dram_eff_1=0.1105 dram_eff_2=0.1698 dram_eff_3=0.08615
bk0: 2756a 243350i bk1: 2760a 238254i bk2: 2734a 236796i bk3: 2770a 233839i bk4: 2620a 234818i bk5: 2624a 230856i bk6: 2684a 230266i bk7: 2688a 229276i bk8: 2632a 239179i bk9: 2640a 234942i bk10: 2662a 238717i bk11: 2680a 233663i bk12: 2678a 240155i bk13: 2684a 238096i bk14: 2660a 235372i bk15: 2692a 231483i 
bw_dist = 0.098	0.151	0.077	0.564	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.4022
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222144 n_act=14542 n_pre=14527 n_req=29205 n_req_1=9502 n_req_2=12633 n_req_3=7070 n_rd=43064 n_write=38238 bw_util=0.3273 bw_util_1=0.09865 bw_util_2=0.152 bw_util_3=0.07672 blp=5.482871 blp_1= 1.502955 blp_2= 2.683100 blp_3= 2.301169
 n_activity=296020 dram_eff=0.3677 dram_eff_1=0.1108 dram_eff_2=0.1707 dram_eff_3=0.08618
bk0: 2748a 243562i bk1: 2746a 237070i bk2: 2750a 234762i bk3: 2776a 231383i bk4: 2632a 235791i bk5: 2626a 232198i bk6: 2688a 231799i bk7: 2696a 227911i bk8: 2650a 240267i bk9: 2644a 236034i bk10: 2674a 237235i bk11: 2694a 238963i bk12: 2688a 243687i bk13: 2682a 237511i bk14: 2696a 235684i bk15: 2674a 233070i 
bw_dist = 0.099	0.152	0.077	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.4586
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=221861 n_act=14670 n_pre=14654 n_req=29032 n_req_1=9375 n_req_2=12602 n_req_3=7055 n_rd=43030 n_write=38300 bw_util=0.3265 bw_util_1=0.09837 bw_util_2=0.1516 bw_util_3=0.07652 blp=5.528508 blp_1= 1.504517 blp_2= 2.736336 blp_3= 2.268991
 n_activity=295697 dram_eff=0.3671 dram_eff_1=0.1106 dram_eff_2=0.1705 dram_eff_3=0.08605
bk0: 2762a 240389i bk1: 2746a 240327i bk2: 2768a 232289i bk3: 2774a 231783i bk4: 2632a 237660i bk5: 2628a 232084i bk6: 2686a 230282i bk7: 2688a 227427i bk8: 2640a 239269i bk9: 2638a 234621i bk10: 2670a 238584i bk11: 2698a 235375i bk12: 2678a 240256i bk13: 2678a 239155i bk14: 2676a 235634i bk15: 2668a 233684i 
bw_dist = 0.098	0.152	0.077	0.563	0.111
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27756, Miss = 10758, Miss_rate = 0.388, Pending_hits = 3023, Reservation_fails = 1109
L2_cache_bank[1]: Access = 28660, Miss = 10752, Miss_rate = 0.375, Pending_hits = 3246, Reservation_fails = 4226
L2_cache_bank[2]: Access = 28788, Miss = 10748, Miss_rate = 0.373, Pending_hits = 3109, Reservation_fails = 1599
L2_cache_bank[3]: Access = 28448, Miss = 10737, Miss_rate = 0.377, Pending_hits = 3364, Reservation_fails = 4112
L2_cache_bank[4]: Access = 29160, Miss = 10729, Miss_rate = 0.368, Pending_hits = 3231, Reservation_fails = 1834
L2_cache_bank[5]: Access = 27517, Miss = 10805, Miss_rate = 0.393, Pending_hits = 3105, Reservation_fails = 3063
L2_cache_bank[6]: Access = 28927, Miss = 10718, Miss_rate = 0.371, Pending_hits = 3229, Reservation_fails = 3446
L2_cache_bank[7]: Access = 28473, Miss = 10776, Miss_rate = 0.378, Pending_hits = 3214, Reservation_fails = 3396
L2_cache_bank[8]: Access = 28635, Miss = 10763, Miss_rate = 0.376, Pending_hits = 3031, Reservation_fails = 3116
L2_cache_bank[9]: Access = 29107, Miss = 10777, Miss_rate = 0.370, Pending_hits = 3282, Reservation_fails = 3305
L2_cache_bank[10]: Access = 29731, Miss = 10760, Miss_rate = 0.362, Pending_hits = 3142, Reservation_fails = 4531
L2_cache_bank[11]: Access = 29140, Miss = 10764, Miss_rate = 0.369, Pending_hits = 3305, Reservation_fails = 3041
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27756, Miss = 10758 (0.388), PendingHit = 3023 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28660, Miss = 10752 (0.375), PendingHit = 3246 (0.113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28788, Miss = 10748 (0.373), PendingHit = 3109 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28448, Miss = 10737 (0.377), PendingHit = 3364 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29160, Miss = 10729 (0.368), PendingHit = 3231 (0.111)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27517, Miss = 10805 (0.393), PendingHit = 3105 (0.113)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28927, Miss = 10718 (0.371), PendingHit = 3229 (0.112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28473, Miss = 10776 (0.378), PendingHit = 3214 (0.113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28635, Miss = 10763 (0.376), PendingHit = 3031 (0.106)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29107, Miss = 10777 (0.37), PendingHit = 3282 (0.113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29731, Miss = 10760 (0.362), PendingHit = 3142 (0.106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29140, Miss = 10764 (0.369), PendingHit = 3305 (0.113)
L2 Cache Total Miss Rate = 0.375
Stream 1: L2 Cache Miss Rate = 0.235
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.280
Stream 1: Accesses  = 152701
Stream 1: Misses  = 35950
Stream 2: Accesses  = 150196
Stream 2: Misses  = 74709
Stream 3: Accesses  = 194146
Stream 3: Misses  = 54378
Stream 1+2: Accesses  = 302897
Stream 1+2: Misses  = 110659
Stream 1+2+3: Accesses  = 497043
Stream 1+2+3: Misses  = 165037
Total Accesses  = 344342
MPKI-CORES
CORE_L2MPKI_0	0.241
CORE_L2MPKI_1	0.266
CORE_L2MPKI_2	0.265
CORE_L2MPKI_3	0.271
CORE_L2MPKI_4	0.256
CORE_L2MPKI_5	0.234
CORE_L2MPKI_6	0.261
CORE_L2MPKI_7	0.246
CORE_L2MPKI_8	0.266
CORE_L2MPKI_9	0.282
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.259
CORE_L2MPKI_12	0.250
CORE_L2MPKI_13	0.276
CORE_L2MPKI_14	0.219
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.245
CORE_L2MPKI_17	0.247
CORE_L2MPKI_18	0.264
CORE_L2MPKI_19	0.244
CORE_L2MPKI_20	1.099
CORE_L2MPKI_21	1.102
CORE_L2MPKI_22	1.098
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.101
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.096
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.089
CORE_L2MPKI_31	1.097
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.094
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.098
CORE_L2MPKI_38	1.093
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.101
CORE_L2MPKI_41	0.097
CORE_L2MPKI_42	0.099
CORE_L2MPKI_43	0.101
CORE_L2MPKI_44	0.100
CORE_L2MPKI_45	0.101
CORE_L2MPKI_46	0.102
CORE_L2MPKI_47	0.098
CORE_L2MPKI_48	0.098
CORE_L2MPKI_49	0.097
CORE_L2MPKI_50	0.097
CORE_L2MPKI_51	0.097
CORE_L2MPKI_52	0.098
CORE_L2MPKI_53	0.097
CORE_L2MPKI_54	0.097
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.100
CORE_L2MPKI_57	0.096
CORE_L2MPKI_58	0.097
CORE_L2MPKI_59	0.097
Avg_MPKI_Stream1= 0.255
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.098
MISSES-CORES
CORE_MISSES_0	1700
CORE_MISSES_1	1874
CORE_MISSES_2	1843
CORE_MISSES_3	1914
CORE_MISSES_4	1810
CORE_MISSES_5	1627
CORE_MISSES_6	1844
CORE_MISSES_7	1749
CORE_MISSES_8	1850
CORE_MISSES_9	1954
CORE_MISSES_10	1794
CORE_MISSES_11	1848
CORE_MISSES_12	1763
CORE_MISSES_13	1931
CORE_MISSES_14	1522
CORE_MISSES_15	1854
CORE_MISSES_16	1748
CORE_MISSES_17	1735
CORE_MISSES_18	1869
CORE_MISSES_19	1721
CORE_MISSES_20	3689
CORE_MISSES_21	3713
CORE_MISSES_22	3751
CORE_MISSES_23	3851
CORE_MISSES_24	3738
CORE_MISSES_25	3802
CORE_MISSES_26	3727
CORE_MISSES_27	3754
CORE_MISSES_28	3791
CORE_MISSES_29	3715
CORE_MISSES_30	3799
CORE_MISSES_31	3729
CORE_MISSES_32	3855
CORE_MISSES_33	3635
CORE_MISSES_34	3809
CORE_MISSES_35	3751
CORE_MISSES_36	3597
CORE_MISSES_37	3654
CORE_MISSES_38	3699
CORE_MISSES_39	3650
CORE_MISSES_40	949
CORE_MISSES_41	912
CORE_MISSES_42	931
CORE_MISSES_43	941
CORE_MISSES_44	931
CORE_MISSES_45	948
CORE_MISSES_46	957
CORE_MISSES_47	913
CORE_MISSES_48	918
CORE_MISSES_49	909
CORE_MISSES_50	918
CORE_MISSES_51	915
CORE_MISSES_52	918
CORE_MISSES_53	904
CORE_MISSES_54	908
CORE_MISSES_55	915
CORE_MISSES_56	933
CORE_MISSES_57	897
CORE_MISSES_58	905
CORE_MISSES_59	906
L2_MISSES = 129087
L2_total_cache_accesses = 344342
L2_total_cache_misses = 129087
L2_total_cache_miss_rate = 0.3749
L2_total_cache_pending_hits = 38281
L2_total_cache_reservation_fails = 36778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2770
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2269
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10973
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 648
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 283
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25129
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1168552
icnt_total_pkts_simt_to_mem=800396
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     559.0127
gpu_ipc_2 =     270.4562
gpu_ipc_3 =     744.2264
gpu_tot_sim_cycle_stream_1 = 251903
gpu_tot_sim_cycle_stream_2 = 251888
gpu_tot_sim_cycle_stream_3 = 251905
gpu_sim_insn_1 = 140816972
gpu_sim_insn_2 = 68124672
gpu_sim_insn_3 = 187474354
gpu_sim_cycle = 251906
gpu_sim_insn = 396415998
gpu_ipc =    1573.6664
gpu_tot_sim_cycle = 251906
gpu_tot_sim_insn = 396415998
gpu_tot_ipc =    1573.6664
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 403167
gpu_stall_icnt2sh    = 468540
gpu_total_sim_rate=382271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7056105
	L1I_total_cache_misses = 67325
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 58287
L1D_cache:
	L1D_cache_core[0]: Access = 7520, Miss = 7503, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 79274
	L1D_cache_core[1]: Access = 7752, Miss = 7732, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 79370
	L1D_cache_core[2]: Access = 7751, Miss = 7741, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 81159
	L1D_cache_core[3]: Access = 7888, Miss = 7868, Miss_rate = 0.997, Pending_hits = 4, Reservation_fails = 80923
	L1D_cache_core[4]: Access = 7738, Miss = 7714, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 78490
	L1D_cache_core[5]: Access = 7690, Miss = 7671, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 82993
	L1D_cache_core[6]: Access = 7549, Miss = 7521, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 78822
	L1D_cache_core[7]: Access = 7543, Miss = 7535, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 80592
	L1D_cache_core[8]: Access = 7982, Miss = 7964, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 81509
	L1D_cache_core[9]: Access = 7692, Miss = 7685, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 82286
	L1D_cache_core[10]: Access = 7666, Miss = 7650, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 77412
	L1D_cache_core[11]: Access = 7506, Miss = 7496, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78161
	L1D_cache_core[12]: Access = 7388, Miss = 7367, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 76139
	L1D_cache_core[13]: Access = 7560, Miss = 7554, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78826
	L1D_cache_core[14]: Access = 7834, Miss = 7822, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80379
	L1D_cache_core[15]: Access = 7261, Miss = 7245, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 81577
	L1D_cache_core[16]: Access = 7828, Miss = 7770, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 75836
	L1D_cache_core[17]: Access = 7660, Miss = 7632, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 79558
	L1D_cache_core[18]: Access = 7277, Miss = 7273, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 77929
	L1D_cache_core[19]: Access = 7755, Miss = 7737, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 79374
	L1D_cache_core[20]: Access = 7264, Miss = 5800, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 29416
	L1D_cache_core[21]: Access = 7296, Miss = 5893, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 33594
	L1D_cache_core[22]: Access = 7392, Miss = 5902, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 27638
	L1D_cache_core[23]: Access = 7584, Miss = 6110, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 29029
	L1D_cache_core[24]: Access = 7328, Miss = 5837, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29460
	L1D_cache_core[25]: Access = 7488, Miss = 5949, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29037
	L1D_cache_core[26]: Access = 7328, Miss = 5860, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 31475
	L1D_cache_core[27]: Access = 7424, Miss = 5958, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 25246
	L1D_cache_core[28]: Access = 7488, Miss = 5991, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26305
	L1D_cache_core[29]: Access = 7328, Miss = 5887, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 31162
	L1D_cache_core[30]: Access = 7552, Miss = 5947, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 26478
	L1D_cache_core[31]: Access = 7360, Miss = 5815, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 26880
	L1D_cache_core[32]: Access = 7648, Miss = 6152, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 26737
	L1D_cache_core[33]: Access = 7200, Miss = 5699, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27413
	L1D_cache_core[34]: Access = 7552, Miss = 6019, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25137
	L1D_cache_core[35]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 26220
	L1D_cache_core[36]: Access = 7104, Miss = 5614, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27700
	L1D_cache_core[37]: Access = 7200, Miss = 5695, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 27790
	L1D_cache_core[38]: Access = 7328, Miss = 5822, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29026
	L1D_cache_core[39]: Access = 7168, Miss = 5716, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28202
	L1D_cache_core[40]: Access = 1522, Miss = 1461, Miss_rate = 0.960, Pending_hits = 38, Reservation_fails = 4301
	L1D_cache_core[41]: Access = 1518, Miss = 1474, Miss_rate = 0.971, Pending_hits = 31, Reservation_fails = 6127
	L1D_cache_core[42]: Access = 1506, Miss = 1426, Miss_rate = 0.947, Pending_hits = 59, Reservation_fails = 4986
	L1D_cache_core[43]: Access = 1514, Miss = 1472, Miss_rate = 0.972, Pending_hits = 24, Reservation_fails = 3648
	L1D_cache_core[44]: Access = 1490, Miss = 1450, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7467
	L1D_cache_core[45]: Access = 1546, Miss = 1491, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 6166
	L1D_cache_core[46]: Access = 1478, Miss = 1424, Miss_rate = 0.963, Pending_hits = 42, Reservation_fails = 7725
	L1D_cache_core[47]: Access = 1521, Miss = 1479, Miss_rate = 0.972, Pending_hits = 20, Reservation_fails = 5283
	L1D_cache_core[48]: Access = 1526, Miss = 1479, Miss_rate = 0.969, Pending_hits = 26, Reservation_fails = 6370
	L1D_cache_core[49]: Access = 1506, Miss = 1460, Miss_rate = 0.969, Pending_hits = 35, Reservation_fails = 4780
	L1D_cache_core[50]: Access = 1564, Miss = 1522, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 3007
	L1D_cache_core[51]: Access = 1522, Miss = 1482, Miss_rate = 0.974, Pending_hits = 29, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1490, Miss = 1442, Miss_rate = 0.968, Pending_hits = 29, Reservation_fails = 5233
	L1D_cache_core[53]: Access = 1510, Miss = 1465, Miss_rate = 0.970, Pending_hits = 37, Reservation_fails = 8312
	L1D_cache_core[54]: Access = 1502, Miss = 1431, Miss_rate = 0.953, Pending_hits = 41, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1506, Miss = 1458, Miss_rate = 0.968, Pending_hits = 29, Reservation_fails = 4539
	L1D_cache_core[56]: Access = 1534, Miss = 1491, Miss_rate = 0.972, Pending_hits = 21, Reservation_fails = 6641
	L1D_cache_core[57]: Access = 1506, Miss = 1465, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 5120
	L1D_cache_core[58]: Access = 1534, Miss = 1498, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1498, Miss = 1460, Miss_rate = 0.975, Pending_hits = 27, Reservation_fails = 6008
	L1D_total_cache_accesses = 330589
	L1D_total_cache_misses = 299371
	L1D_total_cache_miss_rate = 0.9056
	L1D_total_cache_pending_hits = 691
	L1D_total_cache_reservation_fails = 2269318
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 444449
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2831325
	L1T_total_cache_misses = 3218
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 2828107
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 191061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1606040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 442694
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2828107
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 663278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6988780
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67325
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 58287
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9121, 12007, 12007, 12007, 12007, 11831, 11831, 9289, 9112, 11994, 11994, 11994, 11994, 11817, 11815, 9288, 9163, 12032, 12049, 12031, 12031, 11857, 11857, 9322, 
gpgpu_n_tot_thrd_icount = 440998112
gpgpu_n_tot_w_icount = 13781191
gpgpu_n_stall_shd_mem = 4935172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 191060
gpgpu_n_mem_write_global = 138205
gpgpu_n_mem_texture = 3218
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 3621140
gpgpu_n_store_insn = 3017312
gpgpu_n_shmem_insn = 29406706
gpgpu_n_tex_insn = 9445855
gpgpu_n_const_mem_insn = 2064384
gpgpu_n_param_mem_insn = 11734568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9211
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2386998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5300877	W0_Idle:2007778	W0_Scoreboard:9138280	W1:0	W2:6518	W3:19324	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8200	W10:0	W11:0	W12:0	W13:8600	W14:349500	W15:0	W16:82700	W17:0	W18:34293	W19:0	W20:9956	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26296	W27:0	W28:2624471	W29:1597065	W30:82217	W31:0	W32:7972303
Warp Occupancy Distribution:
Stall:3046676	W0_Idle:164839	W0_Scoreboard:1486275	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8200	W10:0	W11:0	W12:0	W13:8600	W14:349500	W15:0	W16:20488	W17:0	W18:25096	W19:0	W20:9956	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26296	W27:0	W28:1200764	W29:0	W30:82217	W31:0	W32:2686991
Warp Occupancy Distribution:
Stall:887580	W0_Idle:1596752	W0_Scoreboard:5463012	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2128896
warp_utilization0: 0.455917
warp_utilization1: 0.533776
warp_utilization2: 0.211279
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1528480 {8:191060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15694856 {40:19121,72:19772,136:99312,}
traffic_breakdown_coretomem[INST_ACC_R] = 95360 {8:11920,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25744 {8:3218,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25965528 {136:190923,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104936 {8:138117,}
traffic_breakdown_memtocore[INST_ACC_R] = 1618128 {136:11898,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 437648 {136:3218,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 364 
averagemflatency_1 = 324 
averagemflatency_2= 375 
averagemflatency_3 = 501 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 251905 
mrq_lat_table:101180 	5254 	7508 	12816 	28194 	35600 	33926 	21884 	7942 	1176 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	709 	769 	405 	106203 	163890 	54929 	5391 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132076 	48881 	38412 	44661 	56537 	18772 	4603 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59095 	126111 	8974 	40 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	69683 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	130 	291 	70 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        32        52        32        32        33        50        36        64        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        33        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        42        30        33        32        32 
dram[3]:        96       112        35        42        32        34        35        72        36        32        33        32        38        29        32        32 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        35        30        31        32        32 
dram[5]:       113        91        45        35        43        31        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4547      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.784091  2.937297  2.722952  2.820353  3.156471  3.151659  3.247002  3.049944  3.099078  2.996648  2.877193  2.823085  2.947727  2.936291  2.915179  3.099644 
dram[1]:  2.668993  2.898287  2.762538  2.788560  3.244552  3.267571  3.104072  3.011099  2.962096  3.129717  2.796993  2.789137  2.921437  2.917978  2.846916  2.961231 
dram[2]:  2.849632  2.893843  2.752284  2.725904  3.109557  3.126450  3.214876  3.150463  3.033937  3.151231  2.846739  2.777660  2.937642  2.937500  2.991972  3.006969 
dram[3]:  2.782698  2.762834  2.679134  2.751012  3.059633  3.056128  3.097477  3.185315  3.048165  2.912568  2.832609  2.665986  3.047281  2.963636  2.943117  2.873474 
dram[4]:  2.884615  2.720280  2.740854  2.822497  3.147887  3.003367  3.129885  2.977099  3.036077  2.985475  2.853871  2.930493  3.101796  2.901345  2.856354  2.905555 
dram[5]:  2.747454  2.836325  2.734406  2.738739  3.144038  3.175355  3.059551  2.855194  2.952328  2.937500  2.798925  2.828479  2.925508  2.896513  2.988532  2.890625 
average row locality = 255492/87096 = 2.933453
average row locality_1 = 137982/52029 = 2.652021
average row locality_2 = 75545/25912 = 2.915445
average row locality_3 = 41965/9155 = 4.583834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1367      1375      1370      1379      1317      1305      1340      1349      1333      1320      1340      1345      1341      1341      1349      1334 
dram[1]:      1371      1383      1372      1378      1314      1304      1344      1344      1323      1315      1337      1340      1342      1338      1341      1334 
dram[2]:      1376      1389      1371      1386      1315      1318      1342      1349      1321      1333      1326      1341      1342      1344      1333      1345 
dram[3]:      1378      1382      1367      1385      1310      1312      1342      1344      1316      1321      1331      1340      1340      1342      1330      1347 
dram[4]:      1374      1375      1375      1388      1316      1315      1344      1348      1325      1323      1337      1347      1344      1341      1348      1337 
dram[5]:      1381      1374      1384      1387      1316      1314      1343      1344      1322      1319      1335      1349      1339      1339      1338      1334 
total reads: 129058
bank skew: 1389/1304 = 1.07
chip skew: 21537/21480 = 1.00
number of total write accesses:
dram[0]:      1329      1342      1323      1337      1366      1355      1368      1399      1357      1364      1284      1272      1254      1240      1263      1279 
dram[1]:      1306      1324      1328      1352      1366      1346      1400      1369      1340      1339      1267      1279      1261      1259      1244      1263 
dram[2]:      1334      1337      1340      1329      1354      1377      1381      1373      1366      1355      1293      1270      1249      1241      1276      1244 
dram[3]:      1324      1312      1355      1333      1358      1356      1359      1389      1342      1346      1275      1270      1238      1266      1257      1242 
dram[4]:      1326      1352      1322      1347      1366      1365      1379      1382      1368      1353      1280      1267      1246      1247      1237      1278 
dram[5]:      1317      1313      1334      1349      1347      1366      1380      1377      1345      1360      1268      1273      1253      1236      1268      1256 
total reads: 126473
bank skew: 1400/1236 = 1.13
chip skew: 21132/21022 = 1.01
average mf latency per bank:
dram[0]:        468       478       466       475       453       491       449       464       439       458       477       497       448       471       475       492
dram[1]:        483       465       492       488       477       473       482       463       441       453       486       483       466       479       491       490
dram[2]:        477       462       474       474       487       465       463       454       452       443       476       483       461       452       488       485
dram[3]:        476       471       472       476       473       488       461       473       448       454       477       483       482       462       485       495
dram[4]:        470       479       469       471       454       481       461       456       444       455       497       486       457       472       484       488
dram[5]:        485       481       487       482       481       479       490       471       460       468       508       483       481       479       508       500
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222489 n_act=14374 n_pre=14359 n_req=29139 n_req_1=9512 n_req_2=12586 n_req_3=7041 n_rd=43002 n_write=38291 bw_util=0.3266 bw_util_1=0.09878 bw_util_2=0.1514 bw_util_3=0.07642 blp=5.489824 blp_1= 1.499395 blp_2= 2.706362 blp_3= 2.293343
 n_activity=296347 dram_eff=0.3665 dram_eff_1=0.1108 dram_eff_2=0.1699 dram_eff_3=0.08574
bk0: 2732a 242475i bk1: 2750a 238998i bk2: 2738a 234960i bk3: 2758a 231889i bk4: 2634a 235238i bk5: 2610a 236311i bk6: 2680a 231174i bk7: 2698a 229939i bk8: 2666a 238030i bk9: 2636a 236803i bk10: 2680a 240905i bk11: 2690a 236839i bk12: 2682a 238805i bk13: 2682a 236085i bk14: 2698a 232583i bk15: 2668a 233793i 
bw_dist = 0.099	0.151	0.076	0.565	0.109
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46905
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222308 n_act=14493 n_pre=14480 n_req=29035 n_req_1=9381 n_req_2=12565 n_req_3=7089 n_rd=42949 n_write=38285 bw_util=0.3264 bw_util_1=0.0984 bw_util_2=0.1512 bw_util_3=0.07683 blp=5.499522 blp_1= 1.503920 blp_2= 2.711826 blp_3= 2.281552
 n_activity=295736 dram_eff=0.367 dram_eff_1=0.1106 dram_eff_2=0.1699 dram_eff_3=0.08638
bk0: 2742a 240018i bk1: 2766a 240441i bk2: 2742a 235712i bk3: 2756a 233490i bk4: 2626a 236352i bk5: 2608a 236587i bk6: 2688a 228604i bk7: 2688a 227078i bk8: 2639a 238062i bk9: 2630a 239967i bk10: 2674a 240019i bk11: 2680a 236134i bk12: 2684a 237724i bk13: 2676a 236961i bk14: 2682a 234505i bk15: 2668a 232126i 
bw_dist = 0.098	0.151	0.077	0.563	0.111
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.39768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222430 n_act=14397 n_pre=14381 n_req=29193 n_req_1=9492 n_req_2=12602 n_req_3=7099 n_rd=43050 n_write=38257 bw_util=0.3272 bw_util_1=0.0986 bw_util_2=0.1516 bw_util_3=0.07698 blp=5.523598 blp_1= 1.491623 blp_2= 2.703664 blp_3= 2.306545
 n_activity=295954 dram_eff=0.3676 dram_eff_1=0.1108 dram_eff_2=0.1703 dram_eff_3=0.08649
bk0: 2752a 242789i bk1: 2778a 239230i bk2: 2742a 233473i bk3: 2772a 231062i bk4: 2626a 235661i bk5: 2636a 231954i bk6: 2684a 228615i bk7: 2698a 227440i bk8: 2636a 239870i bk9: 2666a 235676i bk10: 2652a 239442i bk11: 2682a 235181i bk12: 2684a 237678i bk13: 2688a 238881i bk14: 2666a 237140i bk15: 2688a 234619i 
bw_dist = 0.099	0.152	0.077	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.54171
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222096 n_act=14613 n_pre=14600 n_req=29021 n_req_1=9368 n_req_2=12566 n_req_3=7087 n_rd=42964 n_write=38242 bw_util=0.3262 bw_util_1=0.09836 bw_util_2=0.1512 bw_util_3=0.07669 blp=5.508112 blp_1= 1.510306 blp_2= 2.717892 blp_3= 2.249558
 n_activity=296024 dram_eff=0.3664 dram_eff_1=0.1105 dram_eff_2=0.1698 dram_eff_3=0.08615
bk0: 2756a 243350i bk1: 2760a 238254i bk2: 2734a 236796i bk3: 2770a 233839i bk4: 2620a 234818i bk5: 2624a 230856i bk6: 2684a 230266i bk7: 2688a 229276i bk8: 2632a 239179i bk9: 2640a 234942i bk10: 2662a 238717i bk11: 2680a 233663i bk12: 2678a 240155i bk13: 2684a 238096i bk14: 2660a 235372i bk15: 2692a 231483i 
bw_dist = 0.098	0.151	0.077	0.564	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.4022
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=222144 n_act=14542 n_pre=14527 n_req=29205 n_req_1=9502 n_req_2=12633 n_req_3=7070 n_rd=43064 n_write=38238 bw_util=0.3273 bw_util_1=0.09865 bw_util_2=0.152 bw_util_3=0.07672 blp=5.482871 blp_1= 1.502955 blp_2= 2.683100 blp_3= 2.301169
 n_activity=296020 dram_eff=0.3677 dram_eff_1=0.1108 dram_eff_2=0.1707 dram_eff_3=0.08618
bk0: 2748a 243562i bk1: 2746a 237070i bk2: 2750a 234762i bk3: 2776a 231383i bk4: 2632a 235791i bk5: 2626a 232198i bk6: 2688a 231799i bk7: 2696a 227911i bk8: 2650a 240267i bk9: 2644a 236034i bk10: 2674a 237235i bk11: 2694a 238963i bk12: 2688a 243687i bk13: 2682a 237511i bk14: 2696a 235684i bk15: 2674a 233070i 
bw_dist = 0.099	0.152	0.077	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.4586
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=332515 n_nop=221861 n_act=14670 n_pre=14654 n_req=29032 n_req_1=9375 n_req_2=12602 n_req_3=7055 n_rd=43030 n_write=38300 bw_util=0.3265 bw_util_1=0.09837 bw_util_2=0.1516 bw_util_3=0.07652 blp=5.528508 blp_1= 1.504517 blp_2= 2.736336 blp_3= 2.268991
 n_activity=295697 dram_eff=0.3671 dram_eff_1=0.1106 dram_eff_2=0.1705 dram_eff_3=0.08605
bk0: 2762a 240389i bk1: 2746a 240327i bk2: 2768a 232289i bk3: 2774a 231783i bk4: 2632a 237660i bk5: 2628a 232084i bk6: 2686a 230282i bk7: 2688a 227427i bk8: 2640a 239269i bk9: 2638a 234621i bk10: 2670a 238584i bk11: 2698a 235375i bk12: 2678a 240256i bk13: 2678a 239155i bk14: 2676a 235634i bk15: 2668a 233684i 
bw_dist = 0.098	0.152	0.077	0.563	0.111
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27756, Miss = 10758, Miss_rate = 0.388, Pending_hits = 3023, Reservation_fails = 1109
L2_cache_bank[1]: Access = 28660, Miss = 10752, Miss_rate = 0.375, Pending_hits = 3246, Reservation_fails = 4226
L2_cache_bank[2]: Access = 28788, Miss = 10748, Miss_rate = 0.373, Pending_hits = 3109, Reservation_fails = 1599
L2_cache_bank[3]: Access = 28448, Miss = 10737, Miss_rate = 0.377, Pending_hits = 3364, Reservation_fails = 4112
L2_cache_bank[4]: Access = 29160, Miss = 10729, Miss_rate = 0.368, Pending_hits = 3231, Reservation_fails = 1834
L2_cache_bank[5]: Access = 27517, Miss = 10805, Miss_rate = 0.393, Pending_hits = 3105, Reservation_fails = 3063
L2_cache_bank[6]: Access = 28927, Miss = 10718, Miss_rate = 0.371, Pending_hits = 3229, Reservation_fails = 3446
L2_cache_bank[7]: Access = 28473, Miss = 10776, Miss_rate = 0.378, Pending_hits = 3214, Reservation_fails = 3396
L2_cache_bank[8]: Access = 28635, Miss = 10763, Miss_rate = 0.376, Pending_hits = 3031, Reservation_fails = 3116
L2_cache_bank[9]: Access = 29107, Miss = 10777, Miss_rate = 0.370, Pending_hits = 3282, Reservation_fails = 3305
L2_cache_bank[10]: Access = 29731, Miss = 10760, Miss_rate = 0.362, Pending_hits = 3142, Reservation_fails = 4531
L2_cache_bank[11]: Access = 29140, Miss = 10764, Miss_rate = 0.369, Pending_hits = 3305, Reservation_fails = 3041
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27756, Miss = 10758 (0.388), PendingHit = 3023 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28660, Miss = 10752 (0.375), PendingHit = 3246 (0.113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28788, Miss = 10748 (0.373), PendingHit = 3109 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28448, Miss = 10737 (0.377), PendingHit = 3364 (0.118)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29160, Miss = 10729 (0.368), PendingHit = 3231 (0.111)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27517, Miss = 10805 (0.393), PendingHit = 3105 (0.113)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28927, Miss = 10718 (0.371), PendingHit = 3229 (0.112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28473, Miss = 10776 (0.378), PendingHit = 3214 (0.113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28635, Miss = 10763 (0.376), PendingHit = 3031 (0.106)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29107, Miss = 10777 (0.37), PendingHit = 3282 (0.113)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29731, Miss = 10760 (0.362), PendingHit = 3142 (0.106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29140, Miss = 10764 (0.369), PendingHit = 3305 (0.113)
L2 Cache Total Miss Rate = 0.375
Stream 1: L2 Cache Miss Rate = 0.235
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.280
Stream 1: Accesses  = 152701
Stream 1: Misses  = 35950
Stream 2: Accesses  = 150196
Stream 2: Misses  = 74709
Stream 3: Accesses  = 194146
Stream 3: Misses  = 54378
Stream 1+2: Accesses  = 302897
Stream 1+2: Misses  = 110659
Stream 1+2+3: Accesses  = 497043
Stream 1+2+3: Misses  = 165037
Total Accesses  = 344342
MPKI-CORES
CORE_L2MPKI_0	0.241
CORE_L2MPKI_1	0.266
CORE_L2MPKI_2	0.265
CORE_L2MPKI_3	0.271
CORE_L2MPKI_4	0.256
CORE_L2MPKI_5	0.234
CORE_L2MPKI_6	0.261
CORE_L2MPKI_7	0.246
CORE_L2MPKI_8	0.266
CORE_L2MPKI_9	0.282
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.259
CORE_L2MPKI_12	0.250
CORE_L2MPKI_13	0.276
CORE_L2MPKI_14	0.219
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.245
CORE_L2MPKI_17	0.247
CORE_L2MPKI_18	0.264
CORE_L2MPKI_19	0.244
CORE_L2MPKI_20	1.099
CORE_L2MPKI_21	1.102
CORE_L2MPKI_22	1.098
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.104
CORE_L2MPKI_25	1.099
CORE_L2MPKI_26	1.101
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.096
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.089
CORE_L2MPKI_31	1.097
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.093
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.094
CORE_L2MPKI_36	1.096
CORE_L2MPKI_37	1.098
CORE_L2MPKI_38	1.093
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.101
CORE_L2MPKI_41	0.097
CORE_L2MPKI_42	0.099
CORE_L2MPKI_43	0.101
CORE_L2MPKI_44	0.100
CORE_L2MPKI_45	0.101
CORE_L2MPKI_46	0.102
CORE_L2MPKI_47	0.098
CORE_L2MPKI_48	0.098
CORE_L2MPKI_49	0.097
CORE_L2MPKI_50	0.097
CORE_L2MPKI_51	0.097
CORE_L2MPKI_52	0.098
CORE_L2MPKI_53	0.097
CORE_L2MPKI_54	0.097
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.100
CORE_L2MPKI_57	0.096
CORE_L2MPKI_58	0.097
CORE_L2MPKI_59	0.097
Avg_MPKI_Stream1= 0.255
Avg_MPKI_Stream2= 1.097
Avg_MPKI_Stream3= 0.098
MISSES-CORES
CORE_MISSES_0	1700
CORE_MISSES_1	1874
CORE_MISSES_2	1843
CORE_MISSES_3	1914
CORE_MISSES_4	1810
CORE_MISSES_5	1627
CORE_MISSES_6	1844
CORE_MISSES_7	1749
CORE_MISSES_8	1850
CORE_MISSES_9	1954
CORE_MISSES_10	1794
CORE_MISSES_11	1848
CORE_MISSES_12	1763
CORE_MISSES_13	1931
CORE_MISSES_14	1522
CORE_MISSES_15	1854
CORE_MISSES_16	1748
CORE_MISSES_17	1735
CORE_MISSES_18	1869
CORE_MISSES_19	1721
CORE_MISSES_20	3689
CORE_MISSES_21	3713
CORE_MISSES_22	3751
CORE_MISSES_23	3851
CORE_MISSES_24	3738
CORE_MISSES_25	3802
CORE_MISSES_26	3727
CORE_MISSES_27	3754
CORE_MISSES_28	3791
CORE_MISSES_29	3715
CORE_MISSES_30	3799
CORE_MISSES_31	3729
CORE_MISSES_32	3855
CORE_MISSES_33	3635
CORE_MISSES_34	3809
CORE_MISSES_35	3751
CORE_MISSES_36	3597
CORE_MISSES_37	3654
CORE_MISSES_38	3699
CORE_MISSES_39	3650
CORE_MISSES_40	949
CORE_MISSES_41	912
CORE_MISSES_42	931
CORE_MISSES_43	941
CORE_MISSES_44	931
CORE_MISSES_45	948
CORE_MISSES_46	957
CORE_MISSES_47	913
CORE_MISSES_48	918
CORE_MISSES_49	909
CORE_MISSES_50	918
CORE_MISSES_51	915
CORE_MISSES_52	918
CORE_MISSES_53	904
CORE_MISSES_54	908
CORE_MISSES_55	915
CORE_MISSES_56	933
CORE_MISSES_57	897
CORE_MISSES_58	905
CORE_MISSES_59	906
L2_MISSES = 129087
L2_total_cache_accesses = 344342
L2_total_cache_misses = 129087
L2_total_cache_miss_rate = 0.3749
L2_total_cache_pending_hits = 38281
L2_total_cache_reservation_fails = 36778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2770
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2269
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10973
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 648
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 283
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25129
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1168552
icnt_total_pkts_simt_to_mem=800396
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     556.3790
gpu_ipc_2 =     270.2298
gpu_ipc_3 =     747.4510
gpu_tot_sim_cycle_stream_1 = 280127
gpu_tot_sim_cycle_stream_2 = 280110
gpu_tot_sim_cycle_stream_3 = 280129
gpu_sim_insn_1 = 155856772
gpu_sim_insn_2 = 75694080
gpu_sim_insn_3 = 209382702
gpu_sim_cycle = 280130
gpu_sim_insn = 440933554
gpu_ipc =    1574.0320
gpu_tot_sim_cycle = 280130
gpu_tot_sim_insn = 440933554
gpu_tot_ipc =    1574.0320
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 457233
gpu_stall_icnt2sh    = 515963
gpu_total_sim_rate=383420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7834031
	L1I_total_cache_misses = 73548
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 60439
L1D_cache:
	L1D_cache_core[0]: Access = 8612, Miss = 8591, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 92945
	L1D_cache_core[1]: Access = 8647, Miss = 8623, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 91773
	L1D_cache_core[2]: Access = 8859, Miss = 8845, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 92404
	L1D_cache_core[3]: Access = 8996, Miss = 8974, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 92831
	L1D_cache_core[4]: Access = 8742, Miss = 8718, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 89864
	L1D_cache_core[5]: Access = 8616, Miss = 8588, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 95040
	L1D_cache_core[6]: Access = 8425, Miss = 8387, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 90204
	L1D_cache_core[7]: Access = 8516, Miss = 8505, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 93231
	L1D_cache_core[8]: Access = 8930, Miss = 8911, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 93085
	L1D_cache_core[9]: Access = 8708, Miss = 8697, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 95290
	L1D_cache_core[10]: Access = 8510, Miss = 8494, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 89533
	L1D_cache_core[11]: Access = 8638, Miss = 8616, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 91223
	L1D_cache_core[12]: Access = 8262, Miss = 8233, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 87379
	L1D_cache_core[13]: Access = 8545, Miss = 8525, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 89232
	L1D_cache_core[14]: Access = 8704, Miss = 8688, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 91985
	L1D_cache_core[15]: Access = 8196, Miss = 8180, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 94329
	L1D_cache_core[16]: Access = 8740, Miss = 8680, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 88104
	L1D_cache_core[17]: Access = 8606, Miss = 8573, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 91413
	L1D_cache_core[18]: Access = 8205, Miss = 8197, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 89628
	L1D_cache_core[19]: Access = 8835, Miss = 8810, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 92269
	L1D_cache_core[20]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 32327
	L1D_cache_core[21]: Access = 8128, Miss = 6550, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 36431
	L1D_cache_core[22]: Access = 8288, Miss = 6645, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30643
	L1D_cache_core[23]: Access = 8448, Miss = 6806, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 31929
	L1D_cache_core[24]: Access = 8160, Miss = 6477, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32344
	L1D_cache_core[25]: Access = 8352, Miss = 6643, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 31817
	L1D_cache_core[26]: Access = 8096, Miss = 6501, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 35556
	L1D_cache_core[27]: Access = 8192, Miss = 6592, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 28378
	L1D_cache_core[28]: Access = 8352, Miss = 6675, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 29171
	L1D_cache_core[29]: Access = 8128, Miss = 6516, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 33838
	L1D_cache_core[30]: Access = 8352, Miss = 6563, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29755
	L1D_cache_core[31]: Access = 8192, Miss = 6471, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 30260
	L1D_cache_core[32]: Access = 8448, Miss = 6808, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 29255
	L1D_cache_core[33]: Access = 7968, Miss = 6309, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 30510
	L1D_cache_core[34]: Access = 8352, Miss = 6660, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27992
	L1D_cache_core[35]: Access = 8224, Miss = 6543, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30024
	L1D_cache_core[36]: Access = 7904, Miss = 6258, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 30364
	L1D_cache_core[37]: Access = 7968, Miss = 6296, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 30904
	L1D_cache_core[38]: Access = 8128, Miss = 6462, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32216
	L1D_cache_core[39]: Access = 8000, Miss = 6388, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 30884
	L1D_cache_core[40]: Access = 1632, Miss = 1565, Miss_rate = 0.959, Pending_hits = 41, Reservation_fails = 4301
	L1D_cache_core[41]: Access = 1664, Miss = 1618, Miss_rate = 0.972, Pending_hits = 31, Reservation_fails = 6141
	L1D_cache_core[42]: Access = 1624, Miss = 1539, Miss_rate = 0.948, Pending_hits = 59, Reservation_fails = 4986
	L1D_cache_core[43]: Access = 1656, Miss = 1609, Miss_rate = 0.972, Pending_hits = 24, Reservation_fails = 3648
	L1D_cache_core[44]: Access = 1640, Miss = 1600, Miss_rate = 0.976, Pending_hits = 26, Reservation_fails = 7556
	L1D_cache_core[45]: Access = 1696, Miss = 1637, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 6166
	L1D_cache_core[46]: Access = 1632, Miss = 1573, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 7763
	L1D_cache_core[47]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 26, Reservation_fails = 5283
	L1D_cache_core[48]: Access = 1664, Miss = 1614, Miss_rate = 0.970, Pending_hits = 26, Reservation_fails = 6370
	L1D_cache_core[49]: Access = 1648, Miss = 1599, Miss_rate = 0.970, Pending_hits = 35, Reservation_fails = 4903
	L1D_cache_core[50]: Access = 1688, Miss = 1645, Miss_rate = 0.975, Pending_hits = 29, Reservation_fails = 3007
	L1D_cache_core[51]: Access = 1672, Miss = 1630, Miss_rate = 0.975, Pending_hits = 29, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1632, Miss = 1579, Miss_rate = 0.968, Pending_hits = 32, Reservation_fails = 5457
	L1D_cache_core[53]: Access = 1656, Miss = 1607, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 8384
	L1D_cache_core[54]: Access = 1664, Miss = 1584, Miss_rate = 0.952, Pending_hits = 44, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1640, Miss = 1592, Miss_rate = 0.971, Pending_hits = 29, Reservation_fails = 4795
	L1D_cache_core[56]: Access = 1688, Miss = 1640, Miss_rate = 0.972, Pending_hits = 21, Reservation_fails = 6641
	L1D_cache_core[57]: Access = 1656, Miss = 1613, Miss_rate = 0.974, Pending_hits = 30, Reservation_fails = 5575
	L1D_cache_core[58]: Access = 1680, Miss = 1641, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 6010
	L1D_total_cache_accesses = 369276
	L1D_total_cache_misses = 334604
	L1D_total_cache_miss_rate = 0.9061
	L1D_total_cache_pending_hits = 727
	L1D_total_cache_reservation_fails = 2572397
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 502542
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3177685
	L1T_total_cache_misses = 3600
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3174085
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1842119
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 500787
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3174085
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 121594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 730278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7760483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73548
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 60439
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
10213, 13099, 13099, 13099, 13099, 12925, 12925, 10397, 10177, 13059, 13063, 13054, 13061, 12873, 12885, 10336, 10298, 13178, 13182, 13169, 13178, 12977, 12996, 10442, 
gpgpu_n_tot_thrd_icount = 489732640
gpgpu_n_tot_w_icount = 15304145
gpgpu_n_stall_shd_mem = 5566480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213010
gpgpu_n_mem_write_global = 154766
gpgpu_n_mem_texture = 3600
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4036640
gpgpu_n_store_insn = 3364518
gpgpu_n_shmem_insn = 32496540
gpgpu_n_tex_insn = 10555482
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 13303070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2704177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5976636	W0_Idle:2175812	W0_Scoreboard:10158320	W1:0	W2:7186	W3:21540	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9492	W10:0	W11:0	W12:0	W13:9912	W14:398422	W15:0	W16:88328	W17:0	W18:39026	W19:0	W20:11319	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:30232	W27:0	W28:2940378	W29:1788842	W30:93361	W31:0	W32:8906452
Warp Occupancy Distribution:
Stall:3482207	W0_Idle:171940	W0_Scoreboard:1617862	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9492	W10:0	W11:0	W12:0	W13:9912	W14:398422	W15:0	W16:20488	W17:0	W18:28946	W19:0	W20:11319	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:30232	W27:0	W28:1357433	W29:0	W30:93361	W31:0	W32:3013244
Warp Occupancy Distribution:
Stall:981763	W0_Idle:1755979	W0_Scoreboard:6102018	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2365440
warp_utilization0: 0.455290
warp_utilization1: 0.529503
warp_utilization2: 0.211102
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704080 {8:213010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17550352 {40:21531,72:22357,136:110878,}
traffic_breakdown_coretomem[INST_ACC_R] = 106744 {8:13343,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28800 {8:3600,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28949096 {136:212861,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1237344 {8:154668,}
traffic_breakdown_memtocore[INST_ACC_R] = 1814648 {136:13343,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 489600 {136:3600,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 364 
averagemflatency_1 = 324 
averagemflatency_2= 377 
averagemflatency_3 = 494 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 280129 
mrq_lat_table:112289 	5930 	8473 	14439 	31675 	40101 	38042 	24469 	8960 	1291 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	802 	890 	462 	118131 	183237 	61967 	5678 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	146331 	54088 	43428 	50629 	64325 	20685 	4763 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	66422 	140186 	9884 	49 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	12978 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	146 	322 	80 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        32        52        32        32        33        50        36        65        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        55        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        44        30        33        32        32 
dram[3]:        96       112        35        42        32        34        35        72        36        32        42        32        38        29        32        36 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        38        30        31        32        32 
dram[5]:       113        91        45        35        43        31        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.798872  2.962414  2.717311  2.810964  2.980981  3.049281  3.114754  2.929457  3.087487  3.022977  2.827324  2.796626  2.947106  2.989827  2.955010  3.114930 
dram[1]:  2.679382  2.914789  2.784703  2.768587  3.091381  3.109129  3.028571  2.938343  2.888889  3.096410  2.751391  2.747465  2.927937  2.910256  2.872490  2.950668 
dram[2]:  2.845057  2.903007  2.792453  2.719122  2.992951  2.979125  3.135663  3.055777  3.069036  3.124358  2.806786  2.743306  2.984848  2.948795  2.990741  3.019937 
dram[3]:  2.784038  2.773709  2.714940  2.753704  2.944664  2.925123  3.005941  3.057827  3.013986  2.855114  2.808712  2.632418  3.017454  3.012195  2.952577  2.871258 
dram[4]:  2.874517  2.739964  2.746965  2.821261  3.030457  2.877531  3.013780  2.919694  3.029970  3.008000  2.804143  2.884913  3.085595  2.919643  2.854871  2.917000 
dram[5]:  2.750000  2.858937  2.735675  2.739210  2.991935  2.983968  2.968841  2.797980  2.918684  2.936047  2.757183  2.795136  2.942116  2.895360  2.963992  2.886318 
average row locality = 285681/98363 = 2.904354
average row locality_1 = 155792/59120 = 2.635183
average row locality_2 = 83851/29185 = 2.873085
average row locality_3 = 46038/10058 = 4.577252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1507      1514      1508      1518      1484      1481      1521      1529      1500      1488      1514      1521      1518      1512      1490      1475 
dram[1]:      1511      1519      1506      1516      1482      1480      1524      1528      1489      1487      1511      1516      1518      1509      1481      1477 
dram[2]:      1515      1527      1505      1524      1489      1486      1524      1532      1488      1503      1501      1516      1513      1518      1477      1488 
dram[3]:      1510      1520      1497      1526      1486      1482      1524      1526      1487      1490      1508      1515      1513      1514      1474      1489 
dram[4]:      1514      1511      1508      1531      1484      1488      1527      1529      1491      1492      1513      1526      1518      1509      1490      1481 
dram[5]:      1521      1509      1517      1524      1487      1486      1523      1524      1489      1490      1511      1529      1513      1510      1476      1478 
total reads: 144500
bank skew: 1532/1474 = 1.04
chip skew: 24112/24054 = 1.00
number of total write accesses:
dram[0]:      1471      1481      1443      1456      1494      1489      1519      1544      1535      1538      1466      1463      1435      1427      1400      1425 
dram[1]:      1439      1457      1443      1463      1495      1483      1550      1522      1527      1532      1455      1465      1449      1442      1380      1394 
dram[2]:      1478      1466      1455      1448      1483      1511      1527      1536      1535      1537      1477      1455      1442      1419      1430      1390 
dram[3]:      1455      1434      1465      1448      1494      1487      1512      1541      1530      1525      1458      1457      1426      1451      1390      1388 
dram[4]:      1464      1492      1434      1468      1501      1496      1535      1525      1542      1516      1465      1457      1438      1434      1382      1436 
dram[5]:      1449      1450      1443      1459      1481      1492      1526      1523      1526      1540      1464      1459      1435      1423      1405      1391 
total reads: 141183
bank skew: 1550/1380 = 1.12
chip skew: 23589/23461 = 1.01
average mf latency per bank:
dram[0]:        463       472       464       472       458       492       450       463       442       457       472       486       441       460       478       490
dram[1]:        480       465       489       485       484       484       482       462       446       459       481       481       457       470       495       498
dram[2]:        472       460       471       472       493       472       465       453       455       448       470       481       448       444       488       487
dram[3]:        471       470       471       474       476       495       459       471       445       456       471       481       469       453       485       498
dram[4]:        466       475       469       473       464       492       459       460       450       459       493       483       451       463       488       489
dram[5]:        483       476       487       482       493       488       489       473       466       470       503       480       472       470       516       500
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246387 n_act=16216 n_pre=16201 n_req=32575 n_req_1=10880 n_req_2=13964 n_req_3=7731 n_rd=48157 n_write=42810 bw_util=0.3288 bw_util_1=0.1022 bw_util_2=0.1511 bw_util_3=0.07549 blp=5.496656 blp_1= 1.527555 blp_2= 2.704110 blp_3= 2.207954
 n_activity=331067 dram_eff=0.3672 dram_eff_1=0.1142 dram_eff_2=0.1687 dram_eff_3=0.08432
bk0: 3014a 270745i bk1: 3027a 268225i bk2: 3016a 263014i bk3: 3036a 259767i bk4: 2968a 260315i bk5: 2962a 261859i bk6: 3042a 254996i bk7: 3058a 254210i bk8: 2998a 263279i bk9: 2976a 261717i bk10: 3028a 265509i bk11: 3042a 260285i bk12: 3036a 263010i bk13: 3024a 260701i bk14: 2980a 257743i bk15: 2950a 259932i 
bw_dist = 0.102	0.151	0.075	0.567	0.105
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.56113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246101 n_act=16404 n_pre=16388 n_req=32453 n_req_1=10738 n_req_2=13943 n_req_3=7772 n_rd=48106 n_write=42772 bw_util=0.3282 bw_util_1=0.1016 bw_util_2=0.1508 bw_util_3=0.0758 blp=5.517514 blp_1= 1.535833 blp_2= 2.710063 blp_3= 2.203856
 n_activity=330465 dram_eff=0.3673 dram_eff_1=0.1137 dram_eff_2=0.1688 dram_eff_3=0.08482
bk0: 3022a 267885i bk1: 3038a 269334i bk2: 3012a 264147i bk3: 3032a 261940i bk4: 2964a 261953i bk5: 2960a 261333i bk6: 3048a 253099i bk7: 3056a 250685i bk8: 2978a 263052i bk9: 2974a 263784i bk10: 3022a 263952i bk11: 3032a 258826i bk12: 3034a 261395i bk13: 3018a 260164i bk14: 2962a 260922i bk15: 2954a 257691i 
bw_dist = 0.102	0.151	0.076	0.565	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45861
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246346 n_act=16225 n_pre=16209 n_req=32657 n_req_1=10885 n_req_2=13990 n_req_3=7782 n_rd=48206 n_write=42785 bw_util=0.3295 bw_util_1=0.1022 bw_util_2=0.1513 bw_util_3=0.07589 blp=5.527121 blp_1= 1.522303 blp_2= 2.684153 blp_3= 2.227568
 n_activity=330476 dram_eff=0.3687 dram_eff_1=0.1144 dram_eff_2=0.1693 dram_eff_3=0.08491
bk0: 3028a 271022i bk1: 3054a 267549i bk2: 3008a 262233i bk3: 3048a 259412i bk4: 2978a 261643i bk5: 2972a 257155i bk6: 3048a 253373i bk7: 3064a 250872i bk8: 2976a 265711i bk9: 3006a 259941i bk10: 3002a 263062i bk11: 3032a 259316i bk12: 3024a 262593i bk13: 3036a 263400i bk14: 2954a 261741i bk15: 2976a 260161i 
bw_dist = 0.102	0.151	0.076	0.564	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.64656
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245936 n_act=16512 n_pre=16497 n_req=32426 n_req_1=10708 n_req_2=13944 n_req_3=7774 n_rd=48118 n_write=42708 bw_util=0.328 bw_util_1=0.1014 bw_util_2=0.1508 bw_util_3=0.0757 blp=5.514740 blp_1= 1.536525 blp_2= 2.706926 blp_3= 2.186463
 n_activity=330658 dram_eff=0.3668 dram_eff_1=0.1134 dram_eff_2=0.1687 dram_eff_3=0.08466
bk0: 3020a 271888i bk1: 3040a 267653i bk2: 2994a 265799i bk3: 3050a 261720i bk4: 2972a 260240i bk5: 2964a 256700i bk6: 3048a 255023i bk7: 3052a 253981i bk8: 2974a 263659i bk9: 2980a 258843i bk10: 3016a 262569i bk11: 3030a 257376i bk12: 3026a 263629i bk13: 3026a 262516i bk14: 2948a 261924i bk15: 2978a 256671i 
bw_dist = 0.101	0.151	0.076	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41253
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245928 n_act=16419 n_pre=16403 n_req=32656 n_req_1=10879 n_req_2=14028 n_req_3=7749 n_rd=48222 n_write=42799 bw_util=0.3296 bw_util_1=0.1022 bw_util_2=0.1517 bw_util_3=0.07568 blp=5.495753 blp_1= 1.530003 blp_2= 2.670396 blp_3= 2.221540
 n_activity=330867 dram_eff=0.3684 dram_eff_1=0.1142 dram_eff_2=0.1696 dram_eff_3=0.08458
bk0: 3028a 271576i bk1: 3022a 265746i bk2: 3016a 263677i bk3: 3060a 259295i bk4: 2968a 261363i bk5: 2976a 257710i bk6: 3054a 256241i bk7: 3058a 252282i bk8: 2982a 266035i bk9: 2984a 261647i bk10: 3026a 260745i bk11: 3052a 262338i bk12: 3036a 267246i bk13: 3018a 261659i bk14: 2980a 260555i bk15: 2962a 258158i 
bw_dist = 0.102	0.152	0.076	0.565	0.105
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.56712
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245702 n_act=16586 n_pre=16570 n_req=32438 n_req_1=10720 n_req_2=13986 n_req_3=7732 n_rd=48174 n_write=42739 bw_util=0.3282 bw_util_1=0.1015 bw_util_2=0.1513 bw_util_3=0.07546 blp=5.542035 blp_1= 1.532241 blp_2= 2.721544 blp_3= 2.193737
 n_activity=330457 dram_eff=0.3673 dram_eff_1=0.1135 dram_eff_2=0.1693 dram_eff_3=0.08443
bk0: 3042a 268240i bk1: 3018a 269580i bk2: 3034a 260686i bk3: 3048a 260186i bk4: 2974a 262776i bk5: 2972a 256512i bk6: 3046a 255692i bk7: 3048a 251944i bk8: 2978a 263966i bk9: 2980a 259354i bk10: 3022a 261290i bk11: 3058a 259099i bk12: 3026a 264195i bk13: 3020a 261591i bk14: 2952a 261006i bk15: 2956a 259078i 
bw_dist = 0.101	0.151	0.075	0.565	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30954, Miss = 12042, Miss_rate = 0.389, Pending_hits = 3349, Reservation_fails = 1116
L2_cache_bank[1]: Access = 31951, Miss = 12038, Miss_rate = 0.377, Pending_hits = 3595, Reservation_fails = 4273
L2_cache_bank[2]: Access = 32215, Miss = 12023, Miss_rate = 0.373, Pending_hits = 3476, Reservation_fails = 1614
L2_cache_bank[3]: Access = 31739, Miss = 12032, Miss_rate = 0.379, Pending_hits = 3709, Reservation_fails = 4436
L2_cache_bank[4]: Access = 32563, Miss = 12013, Miss_rate = 0.369, Pending_hits = 3575, Reservation_fails = 1981
L2_cache_bank[5]: Access = 30687, Miss = 12096, Miss_rate = 0.394, Pending_hits = 3450, Reservation_fails = 3353
L2_cache_bank[6]: Access = 32341, Miss = 12002, Miss_rate = 0.371, Pending_hits = 3549, Reservation_fails = 3507
L2_cache_bank[7]: Access = 31891, Miss = 12062, Miss_rate = 0.378, Pending_hits = 3574, Reservation_fails = 3896
L2_cache_bank[8]: Access = 31937, Miss = 12047, Miss_rate = 0.377, Pending_hits = 3390, Reservation_fails = 3377
L2_cache_bank[9]: Access = 32507, Miss = 12068, Miss_rate = 0.371, Pending_hits = 3607, Reservation_fails = 3562
L2_cache_bank[10]: Access = 33267, Miss = 12038, Miss_rate = 0.362, Pending_hits = 3499, Reservation_fails = 4888
L2_cache_bank[11]: Access = 32557, Miss = 12052, Miss_rate = 0.370, Pending_hits = 3639, Reservation_fails = 3309
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30954, Miss = 12042 (0.389), PendingHit = 3349 (0.108)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31951, Miss = 12038 (0.377), PendingHit = 3595 (0.113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32215, Miss = 12023 (0.373), PendingHit = 3476 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31739, Miss = 12032 (0.379), PendingHit = 3709 (0.117)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32563, Miss = 12013 (0.369), PendingHit = 3575 (0.11)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30687, Miss = 12096 (0.394), PendingHit = 3450 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32341, Miss = 12002 (0.371), PendingHit = 3549 (0.11)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31891, Miss = 12062 (0.378), PendingHit = 3574 (0.112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31937, Miss = 12047 (0.377), PendingHit = 3390 (0.106)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32507, Miss = 12068 (0.371), PendingHit = 3607 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33267, Miss = 12038 (0.362), PendingHit = 3499 (0.105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32557, Miss = 12052 (0.37), PendingHit = 3639 (0.112)
L2 Cache Total Miss Rate = 0.376
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.283
Stream 1: Accesses  = 171965
Stream 1: Misses  = 41365
Stream 2: Accesses  = 166880
Stream 2: Misses  = 82963
Stream 3: Accesses  = 217729
Stream 3: Misses  = 61550
Stream 1+2: Accesses  = 338845
Stream 1+2: Misses  = 124328
Stream 1+2+3: Accesses  = 556574
Stream 1+2+3: Misses  = 185878
Total Accesses  = 384609
MPKI-CORES
CORE_L2MPKI_0	0.249
CORE_L2MPKI_1	0.271
CORE_L2MPKI_2	0.270
CORE_L2MPKI_3	0.290
CORE_L2MPKI_4	0.261
CORE_L2MPKI_5	0.235
CORE_L2MPKI_6	0.275
CORE_L2MPKI_7	0.258
CORE_L2MPKI_8	0.269
CORE_L2MPKI_9	0.289
CORE_L2MPKI_10	0.269
CORE_L2MPKI_11	0.272
CORE_L2MPKI_12	0.258
CORE_L2MPKI_13	0.280
CORE_L2MPKI_14	0.225
CORE_L2MPKI_15	0.281
CORE_L2MPKI_16	0.253
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.282
CORE_L2MPKI_19	0.262
CORE_L2MPKI_20	1.101
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.097
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.103
CORE_L2MPKI_25	1.098
CORE_L2MPKI_26	1.100
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.096
CORE_L2MPKI_30	1.089
CORE_L2MPKI_31	1.096
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.092
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.093
CORE_L2MPKI_36	1.095
CORE_L2MPKI_37	1.097
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.101
CORE_L2MPKI_40	0.098
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.097
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.098
CORE_L2MPKI_45	0.098
CORE_L2MPKI_46	0.100
CORE_L2MPKI_47	0.097
CORE_L2MPKI_48	0.096
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.093
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.095
CORE_L2MPKI_54	0.095
CORE_L2MPKI_55	0.095
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.096
CORE_L2MPKI_59	0.096
Avg_MPKI_Stream1= 0.265
Avg_MPKI_Stream2= 1.096
Avg_MPKI_Stream3= 0.096
MISSES-CORES
CORE_MISSES_0	1936
CORE_MISSES_1	2118
CORE_MISSES_2	2081
CORE_MISSES_3	2263
CORE_MISSES_4	2053
CORE_MISSES_5	1809
CORE_MISSES_6	2152
CORE_MISSES_7	2030
CORE_MISSES_8	2076
CORE_MISSES_9	2219
CORE_MISSES_10	2118
CORE_MISSES_11	2135
CORE_MISSES_12	2022
CORE_MISSES_13	2175
CORE_MISSES_14	1741
CORE_MISSES_15	2186
CORE_MISSES_16	1992
CORE_MISSES_17	2009
CORE_MISSES_18	2208
CORE_MISSES_19	2042
CORE_MISSES_20	4150
CORE_MISSES_21	4136
CORE_MISSES_22	4199
CORE_MISSES_23	4288
CORE_MISSES_24	4159
CORE_MISSES_25	4237
CORE_MISSES_26	4116
CORE_MISSES_27	4141
CORE_MISSES_28	4224
CORE_MISSES_29	4116
CORE_MISSES_30	4201
CORE_MISSES_31	4149
CORE_MISSES_32	4257
CORE_MISSES_33	4020
CORE_MISSES_34	4212
CORE_MISSES_35	4152
CORE_MISSES_36	3998
CORE_MISSES_37	4040
CORE_MISSES_38	4100
CORE_MISSES_39	4068
CORE_MISSES_40	1027
CORE_MISSES_41	1003
CORE_MISSES_42	1013
CORE_MISSES_43	1034
CORE_MISSES_44	1017
CORE_MISSES_45	1036
CORE_MISSES_46	1047
CORE_MISSES_47	1009
CORE_MISSES_48	1010
CORE_MISSES_49	1001
CORE_MISSES_50	989
CORE_MISSES_51	1007
CORE_MISSES_52	1004
CORE_MISSES_53	994
CORE_MISSES_54	991
CORE_MISSES_55	1000
CORE_MISSES_56	1021
CORE_MISSES_57	985
CORE_MISSES_58	995
CORE_MISSES_59	1002
L2_MISSES = 144513
L2_total_cache_accesses = 384609
L2_total_cache_misses = 144513
L2_total_cache_miss_rate = 0.3757
L2_total_cache_pending_hits = 42412
L2_total_cache_reservation_fails = 39312
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7915
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3107
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12344
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 696
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 303
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26841
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1303928
icnt_total_pkts_simt_to_mem=894556
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     556.3790
gpu_ipc_2 =     270.2298
gpu_ipc_3 =     747.4510
gpu_tot_sim_cycle_stream_1 = 280127
gpu_tot_sim_cycle_stream_2 = 280110
gpu_tot_sim_cycle_stream_3 = 280129
gpu_sim_insn_1 = 155856772
gpu_sim_insn_2 = 75694080
gpu_sim_insn_3 = 209382702
gpu_sim_cycle = 280130
gpu_sim_insn = 440933554
gpu_ipc =    1574.0320
gpu_tot_sim_cycle = 280130
gpu_tot_sim_insn = 440933554
gpu_tot_ipc =    1574.0320
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 457233
gpu_stall_icnt2sh    = 515963
gpu_total_sim_rate=383420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7834031
	L1I_total_cache_misses = 73548
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 60439
L1D_cache:
	L1D_cache_core[0]: Access = 8612, Miss = 8591, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 92945
	L1D_cache_core[1]: Access = 8647, Miss = 8623, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 91773
	L1D_cache_core[2]: Access = 8859, Miss = 8845, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 92404
	L1D_cache_core[3]: Access = 8996, Miss = 8974, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 92831
	L1D_cache_core[4]: Access = 8742, Miss = 8718, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 89864
	L1D_cache_core[5]: Access = 8616, Miss = 8588, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 95040
	L1D_cache_core[6]: Access = 8425, Miss = 8387, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 90204
	L1D_cache_core[7]: Access = 8516, Miss = 8505, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 93231
	L1D_cache_core[8]: Access = 8930, Miss = 8911, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 93085
	L1D_cache_core[9]: Access = 8708, Miss = 8697, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 95290
	L1D_cache_core[10]: Access = 8510, Miss = 8494, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 89533
	L1D_cache_core[11]: Access = 8638, Miss = 8616, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 91223
	L1D_cache_core[12]: Access = 8262, Miss = 8233, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 87379
	L1D_cache_core[13]: Access = 8545, Miss = 8525, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 89232
	L1D_cache_core[14]: Access = 8704, Miss = 8688, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 91985
	L1D_cache_core[15]: Access = 8196, Miss = 8180, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 94329
	L1D_cache_core[16]: Access = 8740, Miss = 8680, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 88104
	L1D_cache_core[17]: Access = 8606, Miss = 8573, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 91413
	L1D_cache_core[18]: Access = 8205, Miss = 8197, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 89628
	L1D_cache_core[19]: Access = 8835, Miss = 8810, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 92269
	L1D_cache_core[20]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 32327
	L1D_cache_core[21]: Access = 8128, Miss = 6550, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 36431
	L1D_cache_core[22]: Access = 8288, Miss = 6645, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30643
	L1D_cache_core[23]: Access = 8448, Miss = 6806, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 31929
	L1D_cache_core[24]: Access = 8160, Miss = 6477, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32344
	L1D_cache_core[25]: Access = 8352, Miss = 6643, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 31817
	L1D_cache_core[26]: Access = 8096, Miss = 6501, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 35556
	L1D_cache_core[27]: Access = 8192, Miss = 6592, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 28378
	L1D_cache_core[28]: Access = 8352, Miss = 6675, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 29171
	L1D_cache_core[29]: Access = 8128, Miss = 6516, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 33838
	L1D_cache_core[30]: Access = 8352, Miss = 6563, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29755
	L1D_cache_core[31]: Access = 8192, Miss = 6471, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 30260
	L1D_cache_core[32]: Access = 8448, Miss = 6808, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 29255
	L1D_cache_core[33]: Access = 7968, Miss = 6309, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 30510
	L1D_cache_core[34]: Access = 8352, Miss = 6660, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27992
	L1D_cache_core[35]: Access = 8224, Miss = 6543, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30024
	L1D_cache_core[36]: Access = 7904, Miss = 6258, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 30364
	L1D_cache_core[37]: Access = 7968, Miss = 6296, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 30904
	L1D_cache_core[38]: Access = 8128, Miss = 6462, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32216
	L1D_cache_core[39]: Access = 8000, Miss = 6388, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 30884
	L1D_cache_core[40]: Access = 1632, Miss = 1565, Miss_rate = 0.959, Pending_hits = 41, Reservation_fails = 4301
	L1D_cache_core[41]: Access = 1664, Miss = 1618, Miss_rate = 0.972, Pending_hits = 31, Reservation_fails = 6141
	L1D_cache_core[42]: Access = 1624, Miss = 1539, Miss_rate = 0.948, Pending_hits = 59, Reservation_fails = 4986
	L1D_cache_core[43]: Access = 1656, Miss = 1609, Miss_rate = 0.972, Pending_hits = 24, Reservation_fails = 3648
	L1D_cache_core[44]: Access = 1640, Miss = 1600, Miss_rate = 0.976, Pending_hits = 26, Reservation_fails = 7556
	L1D_cache_core[45]: Access = 1696, Miss = 1637, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 6166
	L1D_cache_core[46]: Access = 1632, Miss = 1573, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 7763
	L1D_cache_core[47]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 26, Reservation_fails = 5283
	L1D_cache_core[48]: Access = 1664, Miss = 1614, Miss_rate = 0.970, Pending_hits = 26, Reservation_fails = 6370
	L1D_cache_core[49]: Access = 1648, Miss = 1599, Miss_rate = 0.970, Pending_hits = 35, Reservation_fails = 4903
	L1D_cache_core[50]: Access = 1688, Miss = 1645, Miss_rate = 0.975, Pending_hits = 29, Reservation_fails = 3007
	L1D_cache_core[51]: Access = 1672, Miss = 1630, Miss_rate = 0.975, Pending_hits = 29, Reservation_fails = 7152
	L1D_cache_core[52]: Access = 1632, Miss = 1579, Miss_rate = 0.968, Pending_hits = 32, Reservation_fails = 5457
	L1D_cache_core[53]: Access = 1656, Miss = 1607, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 8384
	L1D_cache_core[54]: Access = 1664, Miss = 1584, Miss_rate = 0.952, Pending_hits = 44, Reservation_fails = 5106
	L1D_cache_core[55]: Access = 1640, Miss = 1592, Miss_rate = 0.971, Pending_hits = 29, Reservation_fails = 4795
	L1D_cache_core[56]: Access = 1688, Miss = 1640, Miss_rate = 0.972, Pending_hits = 21, Reservation_fails = 6641
	L1D_cache_core[57]: Access = 1656, Miss = 1613, Miss_rate = 0.974, Pending_hits = 30, Reservation_fails = 5575
	L1D_cache_core[58]: Access = 1680, Miss = 1641, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 6793
	L1D_cache_core[59]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 6010
	L1D_total_cache_accesses = 369276
	L1D_total_cache_misses = 334604
	L1D_total_cache_miss_rate = 0.9061
	L1D_total_cache_pending_hits = 727
	L1D_total_cache_reservation_fails = 2572397
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 502542
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3177685
	L1T_total_cache_misses = 3600
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3174085
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1842119
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 500787
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3174085
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 121594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 730278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7760483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73548
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 60439
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
10213, 13099, 13099, 13099, 13099, 12925, 12925, 10397, 10177, 13059, 13063, 13054, 13061, 12873, 12885, 10336, 10298, 13178, 13182, 13169, 13178, 12977, 12996, 10442, 
gpgpu_n_tot_thrd_icount = 489732640
gpgpu_n_tot_w_icount = 15304145
gpgpu_n_stall_shd_mem = 5566480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213010
gpgpu_n_mem_write_global = 154766
gpgpu_n_mem_texture = 3600
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4036640
gpgpu_n_store_insn = 3364518
gpgpu_n_shmem_insn = 32496540
gpgpu_n_tex_insn = 10555482
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 13303070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2704177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5976636	W0_Idle:2175812	W0_Scoreboard:10158320	W1:0	W2:7186	W3:21540	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9492	W10:0	W11:0	W12:0	W13:9912	W14:398422	W15:0	W16:88328	W17:0	W18:39026	W19:0	W20:11319	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:30232	W27:0	W28:2940378	W29:1788842	W30:93361	W31:0	W32:8906452
Warp Occupancy Distribution:
Stall:3482207	W0_Idle:171940	W0_Scoreboard:1617862	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9492	W10:0	W11:0	W12:0	W13:9912	W14:398422	W15:0	W16:20488	W17:0	W18:28946	W19:0	W20:11319	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:30232	W27:0	W28:1357433	W29:0	W30:93361	W31:0	W32:3013244
Warp Occupancy Distribution:
Stall:981763	W0_Idle:1755979	W0_Scoreboard:6102018	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2365440
warp_utilization0: 0.455290
warp_utilization1: 0.529503
warp_utilization2: 0.211102
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704080 {8:213010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17550352 {40:21531,72:22357,136:110878,}
traffic_breakdown_coretomem[INST_ACC_R] = 106744 {8:13343,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28800 {8:3600,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28949096 {136:212861,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1237344 {8:154668,}
traffic_breakdown_memtocore[INST_ACC_R] = 1814648 {136:13343,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 489600 {136:3600,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 364 
averagemflatency_1 = 324 
averagemflatency_2= 377 
averagemflatency_3 = 494 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 280129 
mrq_lat_table:112289 	5930 	8473 	14439 	31675 	40101 	38042 	24469 	8960 	1291 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	802 	890 	462 	118131 	183237 	61967 	5678 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	146331 	54088 	43428 	50629 	64325 	20685 	4763 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	66422 	140186 	9884 	49 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	12978 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	146 	322 	80 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        32        52        32        32        33        50        36        65        33        34        32        32 
dram[1]:       113        78        40        34        33        46        64        32        32        34        58        55        42        32        32        33 
dram[2]:       119       118        34        32        34        30        30        30        54        32        63        44        30        33        32        32 
dram[3]:        96       112        35        42        32        34        35        72        36        32        42        32        38        29        32        36 
dram[4]:       119       102        28        30        31        35        32        32        33        44        46        38        30        31        32        32 
dram[5]:       113        91        45        35        43        31        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5340      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.798872  2.962414  2.717311  2.810964  2.980981  3.049281  3.114754  2.929457  3.087487  3.022977  2.827324  2.796626  2.947106  2.989827  2.955010  3.114930 
dram[1]:  2.679382  2.914789  2.784703  2.768587  3.091381  3.109129  3.028571  2.938343  2.888889  3.096410  2.751391  2.747465  2.927937  2.910256  2.872490  2.950668 
dram[2]:  2.845057  2.903007  2.792453  2.719122  2.992951  2.979125  3.135663  3.055777  3.069036  3.124358  2.806786  2.743306  2.984848  2.948795  2.990741  3.019937 
dram[3]:  2.784038  2.773709  2.714940  2.753704  2.944664  2.925123  3.005941  3.057827  3.013986  2.855114  2.808712  2.632418  3.017454  3.012195  2.952577  2.871258 
dram[4]:  2.874517  2.739964  2.746965  2.821261  3.030457  2.877531  3.013780  2.919694  3.029970  3.008000  2.804143  2.884913  3.085595  2.919643  2.854871  2.917000 
dram[5]:  2.750000  2.858937  2.735675  2.739210  2.991935  2.983968  2.968841  2.797980  2.918684  2.936047  2.757183  2.795136  2.942116  2.895360  2.963992  2.886318 
average row locality = 285681/98363 = 2.904354
average row locality_1 = 155792/59120 = 2.635183
average row locality_2 = 83851/29185 = 2.873085
average row locality_3 = 46038/10058 = 4.577252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1507      1514      1508      1518      1484      1481      1521      1529      1500      1488      1514      1521      1518      1512      1490      1475 
dram[1]:      1511      1519      1506      1516      1482      1480      1524      1528      1489      1487      1511      1516      1518      1509      1481      1477 
dram[2]:      1515      1527      1505      1524      1489      1486      1524      1532      1488      1503      1501      1516      1513      1518      1477      1488 
dram[3]:      1510      1520      1497      1526      1486      1482      1524      1526      1487      1490      1508      1515      1513      1514      1474      1489 
dram[4]:      1514      1511      1508      1531      1484      1488      1527      1529      1491      1492      1513      1526      1518      1509      1490      1481 
dram[5]:      1521      1509      1517      1524      1487      1486      1523      1524      1489      1490      1511      1529      1513      1510      1476      1478 
total reads: 144500
bank skew: 1532/1474 = 1.04
chip skew: 24112/24054 = 1.00
number of total write accesses:
dram[0]:      1471      1481      1443      1456      1494      1489      1519      1544      1535      1538      1466      1463      1435      1427      1400      1425 
dram[1]:      1439      1457      1443      1463      1495      1483      1550      1522      1527      1532      1455      1465      1449      1442      1380      1394 
dram[2]:      1478      1466      1455      1448      1483      1511      1527      1536      1535      1537      1477      1455      1442      1419      1430      1390 
dram[3]:      1455      1434      1465      1448      1494      1487      1512      1541      1530      1525      1458      1457      1426      1451      1390      1388 
dram[4]:      1464      1492      1434      1468      1501      1496      1535      1525      1542      1516      1465      1457      1438      1434      1382      1436 
dram[5]:      1449      1450      1443      1459      1481      1492      1526      1523      1526      1540      1464      1459      1435      1423      1405      1391 
total reads: 141183
bank skew: 1550/1380 = 1.12
chip skew: 23589/23461 = 1.01
average mf latency per bank:
dram[0]:        463       472       464       472       458       492       450       463       442       457       472       486       441       460       478       490
dram[1]:        480       465       489       485       484       484       482       462       446       459       481       481       457       470       495       498
dram[2]:        472       460       471       472       493       472       465       453       455       448       470       481       448       444       488       487
dram[3]:        471       470       471       474       476       495       459       471       445       456       471       481       469       453       485       498
dram[4]:        466       475       469       473       464       492       459       460       450       459       493       483       451       463       488       489
dram[5]:        483       476       487       482       493       488       489       473       466       470       503       480       472       470       516       500
maximum mf latency per bank:
dram[0]:       2145      1743      1916      1589      1961      1473      2281      1729      2022      1505      2315      1909      1813      1501      2201      1562
dram[1]:       2463      1488      2016      1875      2019      1734      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      1645      1870      2061      1852      2193      1630      1553      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      1756      1671      2050      1774      1712      1670      1761      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1515      1563      1602      1801      2017      1943      1418      2151      1959      1910      1480      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246387 n_act=16216 n_pre=16201 n_req=32575 n_req_1=10880 n_req_2=13964 n_req_3=7731 n_rd=48157 n_write=42810 bw_util=0.3288 bw_util_1=0.1022 bw_util_2=0.1511 bw_util_3=0.07549 blp=5.496656 blp_1= 1.527555 blp_2= 2.704110 blp_3= 2.207954
 n_activity=331067 dram_eff=0.3672 dram_eff_1=0.1142 dram_eff_2=0.1687 dram_eff_3=0.08432
bk0: 3014a 270745i bk1: 3027a 268225i bk2: 3016a 263014i bk3: 3036a 259767i bk4: 2968a 260315i bk5: 2962a 261859i bk6: 3042a 254996i bk7: 3058a 254210i bk8: 2998a 263279i bk9: 2976a 261717i bk10: 3028a 265509i bk11: 3042a 260285i bk12: 3036a 263010i bk13: 3024a 260701i bk14: 2980a 257743i bk15: 2950a 259932i 
bw_dist = 0.102	0.151	0.075	0.567	0.105
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.56113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246101 n_act=16404 n_pre=16388 n_req=32453 n_req_1=10738 n_req_2=13943 n_req_3=7772 n_rd=48106 n_write=42772 bw_util=0.3282 bw_util_1=0.1016 bw_util_2=0.1508 bw_util_3=0.0758 blp=5.517514 blp_1= 1.535833 blp_2= 2.710063 blp_3= 2.203856
 n_activity=330465 dram_eff=0.3673 dram_eff_1=0.1137 dram_eff_2=0.1688 dram_eff_3=0.08482
bk0: 3022a 267885i bk1: 3038a 269334i bk2: 3012a 264147i bk3: 3032a 261940i bk4: 2964a 261953i bk5: 2960a 261333i bk6: 3048a 253099i bk7: 3056a 250685i bk8: 2978a 263052i bk9: 2974a 263784i bk10: 3022a 263952i bk11: 3032a 258826i bk12: 3034a 261395i bk13: 3018a 260164i bk14: 2962a 260922i bk15: 2954a 257691i 
bw_dist = 0.102	0.151	0.076	0.565	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45861
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=246346 n_act=16225 n_pre=16209 n_req=32657 n_req_1=10885 n_req_2=13990 n_req_3=7782 n_rd=48206 n_write=42785 bw_util=0.3295 bw_util_1=0.1022 bw_util_2=0.1513 bw_util_3=0.07589 blp=5.527121 blp_1= 1.522303 blp_2= 2.684153 blp_3= 2.227568
 n_activity=330476 dram_eff=0.3687 dram_eff_1=0.1144 dram_eff_2=0.1693 dram_eff_3=0.08491
bk0: 3028a 271022i bk1: 3054a 267549i bk2: 3008a 262233i bk3: 3048a 259412i bk4: 2978a 261643i bk5: 2972a 257155i bk6: 3048a 253373i bk7: 3064a 250872i bk8: 2976a 265711i bk9: 3006a 259941i bk10: 3002a 263062i bk11: 3032a 259316i bk12: 3024a 262593i bk13: 3036a 263400i bk14: 2954a 261741i bk15: 2976a 260161i 
bw_dist = 0.102	0.151	0.076	0.564	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.64656
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245936 n_act=16512 n_pre=16497 n_req=32426 n_req_1=10708 n_req_2=13944 n_req_3=7774 n_rd=48118 n_write=42708 bw_util=0.328 bw_util_1=0.1014 bw_util_2=0.1508 bw_util_3=0.0757 blp=5.514740 blp_1= 1.536525 blp_2= 2.706926 blp_3= 2.186463
 n_activity=330658 dram_eff=0.3668 dram_eff_1=0.1134 dram_eff_2=0.1687 dram_eff_3=0.08466
bk0: 3020a 271888i bk1: 3040a 267653i bk2: 2994a 265799i bk3: 3050a 261720i bk4: 2972a 260240i bk5: 2964a 256700i bk6: 3048a 255023i bk7: 3052a 253981i bk8: 2974a 263659i bk9: 2980a 258843i bk10: 3016a 262569i bk11: 3030a 257376i bk12: 3026a 263629i bk13: 3026a 262516i bk14: 2948a 261924i bk15: 2978a 256671i 
bw_dist = 0.101	0.151	0.076	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.41253
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245928 n_act=16419 n_pre=16403 n_req=32656 n_req_1=10879 n_req_2=14028 n_req_3=7749 n_rd=48222 n_write=42799 bw_util=0.3296 bw_util_1=0.1022 bw_util_2=0.1517 bw_util_3=0.07568 blp=5.495753 blp_1= 1.530003 blp_2= 2.670396 blp_3= 2.221540
 n_activity=330867 dram_eff=0.3684 dram_eff_1=0.1142 dram_eff_2=0.1696 dram_eff_3=0.08458
bk0: 3028a 271576i bk1: 3022a 265746i bk2: 3016a 263677i bk3: 3060a 259295i bk4: 2968a 261363i bk5: 2976a 257710i bk6: 3054a 256241i bk7: 3058a 252282i bk8: 2982a 266035i bk9: 2984a 261647i bk10: 3026a 260745i bk11: 3052a 262338i bk12: 3036a 267246i bk13: 3018a 261659i bk14: 2980a 260555i bk15: 2962a 258158i 
bw_dist = 0.102	0.152	0.076	0.565	0.105
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.56712
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369771 n_nop=245702 n_act=16586 n_pre=16570 n_req=32438 n_req_1=10720 n_req_2=13986 n_req_3=7732 n_rd=48174 n_write=42739 bw_util=0.3282 bw_util_1=0.1015 bw_util_2=0.1513 bw_util_3=0.07546 blp=5.542035 blp_1= 1.532241 blp_2= 2.721544 blp_3= 2.193737
 n_activity=330457 dram_eff=0.3673 dram_eff_1=0.1135 dram_eff_2=0.1693 dram_eff_3=0.08443
bk0: 3042a 268240i bk1: 3018a 269580i bk2: 3034a 260686i bk3: 3048a 260186i bk4: 2974a 262776i bk5: 2972a 256512i bk6: 3046a 255692i bk7: 3048a 251944i bk8: 2978a 263966i bk9: 2980a 259354i bk10: 3022a 261290i bk11: 3058a 259099i bk12: 3026a 264195i bk13: 3020a 261591i bk14: 2952a 261006i bk15: 2956a 259078i 
bw_dist = 0.101	0.151	0.075	0.565	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30954, Miss = 12042, Miss_rate = 0.389, Pending_hits = 3349, Reservation_fails = 1116
L2_cache_bank[1]: Access = 31951, Miss = 12038, Miss_rate = 0.377, Pending_hits = 3595, Reservation_fails = 4273
L2_cache_bank[2]: Access = 32215, Miss = 12023, Miss_rate = 0.373, Pending_hits = 3476, Reservation_fails = 1614
L2_cache_bank[3]: Access = 31739, Miss = 12032, Miss_rate = 0.379, Pending_hits = 3709, Reservation_fails = 4436
L2_cache_bank[4]: Access = 32563, Miss = 12013, Miss_rate = 0.369, Pending_hits = 3575, Reservation_fails = 1981
L2_cache_bank[5]: Access = 30687, Miss = 12096, Miss_rate = 0.394, Pending_hits = 3450, Reservation_fails = 3353
L2_cache_bank[6]: Access = 32341, Miss = 12002, Miss_rate = 0.371, Pending_hits = 3549, Reservation_fails = 3507
L2_cache_bank[7]: Access = 31891, Miss = 12062, Miss_rate = 0.378, Pending_hits = 3574, Reservation_fails = 3896
L2_cache_bank[8]: Access = 31937, Miss = 12047, Miss_rate = 0.377, Pending_hits = 3390, Reservation_fails = 3377
L2_cache_bank[9]: Access = 32507, Miss = 12068, Miss_rate = 0.371, Pending_hits = 3607, Reservation_fails = 3562
L2_cache_bank[10]: Access = 33267, Miss = 12038, Miss_rate = 0.362, Pending_hits = 3499, Reservation_fails = 4888
L2_cache_bank[11]: Access = 32557, Miss = 12052, Miss_rate = 0.370, Pending_hits = 3639, Reservation_fails = 3309
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30954, Miss = 12042 (0.389), PendingHit = 3349 (0.108)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31951, Miss = 12038 (0.377), PendingHit = 3595 (0.113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32215, Miss = 12023 (0.373), PendingHit = 3476 (0.108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31739, Miss = 12032 (0.379), PendingHit = 3709 (0.117)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32563, Miss = 12013 (0.369), PendingHit = 3575 (0.11)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30687, Miss = 12096 (0.394), PendingHit = 3450 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32341, Miss = 12002 (0.371), PendingHit = 3549 (0.11)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31891, Miss = 12062 (0.378), PendingHit = 3574 (0.112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31937, Miss = 12047 (0.377), PendingHit = 3390 (0.106)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32507, Miss = 12068 (0.371), PendingHit = 3607 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33267, Miss = 12038 (0.362), PendingHit = 3499 (0.105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32557, Miss = 12052 (0.37), PendingHit = 3639 (0.112)
L2 Cache Total Miss Rate = 0.376
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.497
Stream 3: L2 Cache Miss Rate = 0.283
Stream 1: Accesses  = 171965
Stream 1: Misses  = 41365
Stream 2: Accesses  = 166880
Stream 2: Misses  = 82963
Stream 3: Accesses  = 217729
Stream 3: Misses  = 61550
Stream 1+2: Accesses  = 338845
Stream 1+2: Misses  = 124328
Stream 1+2+3: Accesses  = 556574
Stream 1+2+3: Misses  = 185878
Total Accesses  = 384609
MPKI-CORES
CORE_L2MPKI_0	0.249
CORE_L2MPKI_1	0.271
CORE_L2MPKI_2	0.270
CORE_L2MPKI_3	0.290
CORE_L2MPKI_4	0.261
CORE_L2MPKI_5	0.235
CORE_L2MPKI_6	0.275
CORE_L2MPKI_7	0.258
CORE_L2MPKI_8	0.269
CORE_L2MPKI_9	0.289
CORE_L2MPKI_10	0.269
CORE_L2MPKI_11	0.272
CORE_L2MPKI_12	0.258
CORE_L2MPKI_13	0.280
CORE_L2MPKI_14	0.225
CORE_L2MPKI_15	0.281
CORE_L2MPKI_16	0.253
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.282
CORE_L2MPKI_19	0.262
CORE_L2MPKI_20	1.101
CORE_L2MPKI_21	1.101
CORE_L2MPKI_22	1.097
CORE_L2MPKI_23	1.099
CORE_L2MPKI_24	1.103
CORE_L2MPKI_25	1.098
CORE_L2MPKI_26	1.100
CORE_L2MPKI_27	1.094
CORE_L2MPKI_28	1.095
CORE_L2MPKI_29	1.096
CORE_L2MPKI_30	1.089
CORE_L2MPKI_31	1.096
CORE_L2MPKI_32	1.091
CORE_L2MPKI_33	1.092
CORE_L2MPKI_34	1.092
CORE_L2MPKI_35	1.093
CORE_L2MPKI_36	1.095
CORE_L2MPKI_37	1.097
CORE_L2MPKI_38	1.092
CORE_L2MPKI_39	1.101
CORE_L2MPKI_40	0.098
CORE_L2MPKI_41	0.096
CORE_L2MPKI_42	0.097
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.098
CORE_L2MPKI_45	0.098
CORE_L2MPKI_46	0.100
CORE_L2MPKI_47	0.097
CORE_L2MPKI_48	0.096
CORE_L2MPKI_49	0.096
CORE_L2MPKI_50	0.093
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.096
CORE_L2MPKI_53	0.095
CORE_L2MPKI_54	0.095
CORE_L2MPKI_55	0.095
CORE_L2MPKI_56	0.098
CORE_L2MPKI_57	0.094
CORE_L2MPKI_58	0.096
CORE_L2MPKI_59	0.096
Avg_MPKI_Stream1= 0.265
Avg_MPKI_Stream2= 1.096
Avg_MPKI_Stream3= 0.096
MISSES-CORES
CORE_MISSES_0	1936
CORE_MISSES_1	2118
CORE_MISSES_2	2081
CORE_MISSES_3	2263
CORE_MISSES_4	2053
CORE_MISSES_5	1809
CORE_MISSES_6	2152
CORE_MISSES_7	2030
CORE_MISSES_8	2076
CORE_MISSES_9	2219
CORE_MISSES_10	2118
CORE_MISSES_11	2135
CORE_MISSES_12	2022
CORE_MISSES_13	2175
CORE_MISSES_14	1741
CORE_MISSES_15	2186
CORE_MISSES_16	1992
CORE_MISSES_17	2009
CORE_MISSES_18	2208
CORE_MISSES_19	2042
CORE_MISSES_20	4150
CORE_MISSES_21	4136
CORE_MISSES_22	4199
CORE_MISSES_23	4288
CORE_MISSES_24	4159
CORE_MISSES_25	4237
CORE_MISSES_26	4116
CORE_MISSES_27	4141
CORE_MISSES_28	4224
CORE_MISSES_29	4116
CORE_MISSES_30	4201
CORE_MISSES_31	4149
CORE_MISSES_32	4257
CORE_MISSES_33	4020
CORE_MISSES_34	4212
CORE_MISSES_35	4152
CORE_MISSES_36	3998
CORE_MISSES_37	4040
CORE_MISSES_38	4100
CORE_MISSES_39	4068
CORE_MISSES_40	1027
CORE_MISSES_41	1003
CORE_MISSES_42	1013
CORE_MISSES_43	1034
CORE_MISSES_44	1017
CORE_MISSES_45	1036
CORE_MISSES_46	1047
CORE_MISSES_47	1009
CORE_MISSES_48	1010
CORE_MISSES_49	1001
CORE_MISSES_50	989
CORE_MISSES_51	1007
CORE_MISSES_52	1004
CORE_MISSES_53	994
CORE_MISSES_54	991
CORE_MISSES_55	1000
CORE_MISSES_56	1021
CORE_MISSES_57	985
CORE_MISSES_58	995
CORE_MISSES_59	1002
L2_MISSES = 144513
L2_total_cache_accesses = 384609
L2_total_cache_misses = 144513
L2_total_cache_miss_rate = 0.3757
L2_total_cache_pending_hits = 42412
L2_total_cache_reservation_fails = 39312
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7915
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3107
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12344
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 696
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 303
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26841
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1303928
icnt_total_pkts_simt_to_mem=894556
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     553.3055
gpu_ipc_2 =     269.7877
gpu_ipc_3 =     747.7958
gpu_tot_sim_cycle_stream_1 = 308645
gpu_tot_sim_cycle_stream_2 = 308626
gpu_tot_sim_cycle_stream_3 = 308647
gpu_sim_insn_1 = 170774986
gpu_sim_insn_2 = 83263488
gpu_sim_insn_3 = 230804928
gpu_sim_cycle = 308648
gpu_sim_insn = 484843402
gpu_ipc =    1570.8619
gpu_tot_sim_cycle = 308648
gpu_tot_sim_insn = 484843402
gpu_tot_ipc =    1570.8619
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 511946
gpu_stall_icnt2sh    = 565762
gpu_total_sim_rate=382670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8602841
	L1I_total_cache_misses = 80128
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 64324
L1D_cache:
	L1D_cache_core[0]: Access = 9578, Miss = 9547, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 104814
	L1D_cache_core[1]: Access = 9662, Miss = 9634, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 103523
	L1D_cache_core[2]: Access = 9949, Miss = 9927, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 105084
	L1D_cache_core[3]: Access = 9940, Miss = 9918, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 105565
	L1D_cache_core[4]: Access = 9688, Miss = 9656, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 101976
	L1D_cache_core[5]: Access = 9540, Miss = 9504, Miss_rate = 0.996, Pending_hits = 10, Reservation_fails = 106859
	L1D_cache_core[6]: Access = 9543, Miss = 9505, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 101930
	L1D_cache_core[7]: Access = 9434, Miss = 9415, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 106276
	L1D_cache_core[8]: Access = 9854, Miss = 9829, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 105245
	L1D_cache_core[9]: Access = 9688, Miss = 9670, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 108006
	L1D_cache_core[10]: Access = 9460, Miss = 9440, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 101223
	L1D_cache_core[11]: Access = 9503, Miss = 9479, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 104346
	L1D_cache_core[12]: Access = 9128, Miss = 9099, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 99920
	L1D_cache_core[13]: Access = 9556, Miss = 9528, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 102609
	L1D_cache_core[14]: Access = 9618, Miss = 9598, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 103244
	L1D_cache_core[15]: Access = 9116, Miss = 9100, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 107073
	L1D_cache_core[16]: Access = 9780, Miss = 9716, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 101683
	L1D_cache_core[17]: Access = 9580, Miss = 9546, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 104325
	L1D_cache_core[18]: Access = 9167, Miss = 9157, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 103121
	L1D_cache_core[19]: Access = 9741, Miss = 9708, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 104317
	L1D_cache_core[20]: Access = 8960, Miss = 7137, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34862
	L1D_cache_core[21]: Access = 8896, Miss = 7174, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 38940
	L1D_cache_core[22]: Access = 9216, Miss = 7370, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32605
	L1D_cache_core[23]: Access = 9280, Miss = 7463, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 34192
	L1D_cache_core[24]: Access = 8928, Miss = 7085, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35299
	L1D_cache_core[25]: Access = 9120, Miss = 7252, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 34888
	L1D_cache_core[26]: Access = 8864, Miss = 7125, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 38752
	L1D_cache_core[27]: Access = 8992, Miss = 7261, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 30760
	L1D_cache_core[28]: Access = 9152, Miss = 7323, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32030
	L1D_cache_core[29]: Access = 8992, Miss = 7195, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 35931
	L1D_cache_core[30]: Access = 9216, Miss = 7254, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 31805
	L1D_cache_core[31]: Access = 9056, Miss = 7150, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 32048
	L1D_cache_core[32]: Access = 9344, Miss = 7545, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 31588
	L1D_cache_core[33]: Access = 8832, Miss = 7003, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 32717
	L1D_cache_core[34]: Access = 9120, Miss = 7277, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 31623
	L1D_cache_core[35]: Access = 9088, Miss = 7216, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32466
	L1D_cache_core[36]: Access = 8672, Miss = 6873, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 32945
	L1D_cache_core[37]: Access = 8768, Miss = 6951, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33035
	L1D_cache_core[38]: Access = 8960, Miss = 7142, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34689
	L1D_cache_core[39]: Access = 8768, Miss = 7012, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33899
	L1D_cache_core[40]: Access = 1837, Miss = 1768, Miss_rate = 0.962, Pending_hits = 43, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 1879, Miss = 1829, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 6406
	L1D_cache_core[42]: Access = 1834, Miss = 1743, Miss_rate = 0.950, Pending_hits = 62, Reservation_fails = 6953
	L1D_cache_core[43]: Access = 1834, Miss = 1781, Miss_rate = 0.971, Pending_hits = 28, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 1807, Miss = 1759, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 8976
	L1D_cache_core[45]: Access = 1928, Miss = 1859, Miss_rate = 0.964, Pending_hits = 41, Reservation_fails = 6536
	L1D_cache_core[46]: Access = 1808, Miss = 1747, Miss_rate = 0.966, Pending_hits = 46, Reservation_fails = 9423
	L1D_cache_core[47]: Access = 1870, Miss = 1812, Miss_rate = 0.969, Pending_hits = 32, Reservation_fails = 6206
	L1D_cache_core[48]: Access = 1866, Miss = 1811, Miss_rate = 0.971, Pending_hits = 31, Reservation_fails = 7572
	L1D_cache_core[49]: Access = 1820, Miss = 1763, Miss_rate = 0.969, Pending_hits = 36, Reservation_fails = 5944
	L1D_cache_core[50]: Access = 1908, Miss = 1863, Miss_rate = 0.976, Pending_hits = 31, Reservation_fails = 4321
	L1D_cache_core[51]: Access = 1844, Miss = 1794, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 8696
	L1D_cache_core[52]: Access = 1853, Miss = 1798, Miss_rate = 0.970, Pending_hits = 34, Reservation_fails = 5783
	L1D_cache_core[53]: Access = 1836, Miss = 1786, Miss_rate = 0.973, Pending_hits = 41, Reservation_fails = 9963
	L1D_cache_core[54]: Access = 1844, Miss = 1755, Miss_rate = 0.952, Pending_hits = 49, Reservation_fails = 6516
	L1D_cache_core[55]: Access = 1856, Miss = 1806, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 5518
	L1D_cache_core[56]: Access = 1878, Miss = 1827, Miss_rate = 0.973, Pending_hits = 24, Reservation_fails = 7445
	L1D_cache_core[57]: Access = 1862, Miss = 1817, Miss_rate = 0.976, Pending_hits = 32, Reservation_fails = 5935
	L1D_cache_core[58]: Access = 1890, Miss = 1846, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 7648
	L1D_cache_core[59]: Access = 1833, Miss = 1782, Miss_rate = 0.972, Pending_hits = 34, Reservation_fails = 7473
	L1D_total_cache_accesses = 408836
	L1D_total_cache_misses = 370730
	L1D_total_cache_miss_rate = 0.9068
	L1D_total_cache_pending_hits = 794
	L1D_total_cache_reservation_fails = 2894285
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 560346
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3513570
	L1T_total_cache_misses = 3918
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3509652
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 234943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2077537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 558591
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3509652
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 816748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8522713
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 80128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 64324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
11278, 14164, 14164, 14164, 14164, 13990, 13990, 11462, 11374, 14260, 14260, 14260, 14260, 14080, 14086, 11526, 11343, 14229, 14229, 14229, 14229, 14051, 14055, 11518, 
gpgpu_n_tot_thrd_icount = 537874880
gpgpu_n_tot_w_icount = 16808590
gpgpu_n_stall_shd_mem = 6206396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 234941
gpgpu_n_mem_write_global = 172197
gpgpu_n_mem_texture = 3918
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4451380
gpgpu_n_store_insn = 3721664
gpgpu_n_shmem_insn = 35576275
gpgpu_n_tex_insn = 11630461
gpgpu_n_const_mem_insn = 2523136
gpgpu_n_param_mem_insn = 14862982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11318
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3040743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6674917	W0_Idle:2378307	W0_Scoreboard:11175336	W1:0	W2:8028	W3:23734	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10814	W10:0	W11:0	W12:0	W13:11224	W14:446928	W15:0	W16:95072	W17:0	W18:44191	W19:0	W20:12663	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:34168	W27:0	W28:3258294	W29:1975054	W30:104442	W31:0	W32:9824246
Warp Occupancy Distribution:
Stall:3932621	W0_Idle:178471	W0_Scoreboard:1751163	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10814	W10:0	W11:0	W12:0	W13:11224	W14:446928	W15:0	W16:20488	W17:0	W18:32912	W19:0	W20:12663	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:34168	W27:0	W28:1513029	W29:0	W30:104442	W31:0	W32:3336655
Warp Occupancy Distribution:
Stall:1060009	W0_Idle:1950157	W0_Scoreboard:6733770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2601984
warp_utilization0: 0.453840
warp_utilization1: 0.525167
warp_utilization2: 0.210757
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1879528 {8:234941,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19506440 {40:24023,72:25096,136:123078,}
traffic_breakdown_coretomem[INST_ACC_R] = 118608 {8:14826,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31344 {8:3918,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31933480 {136:234805,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1375856 {8:171982,}
traffic_breakdown_memtocore[INST_ACC_R] = 2015112 {136:14817,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 532848 {136:3918,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 365 
averagemflatency_1 = 326 
averagemflatency_2= 377 
averagemflatency_3 = 499 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 308647 
mrq_lat_table:124284 	6608 	9437 	16128 	35334 	44857 	42461 	27437 	10024 	1453 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	888 	998 	521 	130882 	201651 	69140 	6655 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	161178 	59812 	48439 	56581 	70528 	23154 	5567 	681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	73647 	154013 	11080 	62 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	30293 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	161 	356 	88 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        36        65        33        34        32        32 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        32        32        33 
dram[2]:       119       118        34        32        49        32        30        30        54        32        63        44        30        33        32        32 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        29        32        36 
dram[4]:       119       102        28        30        60        47        32        32        33        44        46        38        30        31        32        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.740801  2.900777  2.729441  2.805858  2.992882  3.019802  3.196429  2.969828  3.069280  3.015179  2.831451  2.799138  2.961896  2.950926  2.885305  2.967033 
dram[1]:  2.667466  2.867860  2.808799  2.778329  3.042572  3.081877  3.069457  2.930915  2.883721  3.098800  2.752542  2.784549  2.923358  2.900452  2.811454  2.853464 
dram[2]:  2.821309  2.849280  2.801681  2.756379  2.954346  2.966667  3.162963  3.098643  3.054446  3.092746  2.805867  2.753390  3.014164  2.966449  2.894643  2.966790 
dram[3]:  2.731051  2.764120  2.771334  2.756801  2.931245  2.884682  3.020463  3.065954  2.997331  2.873711  2.823426  2.674610  3.038204  2.998134  2.855615  2.814685 
dram[4]:  2.793161  2.696071  2.742149  2.846414  3.012511  2.860169  3.051832  2.927660  3.004464  3.023466  2.807924  2.845479  3.079962  2.911416  2.778355  2.832028 
dram[5]:  2.723127  2.787500  2.739737  2.794020  2.962048  2.992000  2.993001  2.851883  2.886403  2.968393  2.782720  2.805340  2.953704  2.895360  2.842012  2.794604 
average row locality = 318037/109969 = 2.892061
average row locality_1 = 173321/66112 = 2.621627
average row locality_2 = 93190/32507 = 2.866767
average row locality_3 = 51526/11350 = 4.539736
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1707      1708      1690      1702      1676      1672      1702      1709      1671      1669      1660      1663      1640      1640      1669      1657 
dram[1]:      1710      1719      1690      1703      1673      1673      1704      1699      1665      1662      1660      1654      1642      1641      1659      1660 
dram[2]:      1709      1724      1687      1710      1682      1681      1701      1714      1664      1672      1648      1666      1639      1647      1656      1675 
dram[3]:      1706      1713      1682      1711      1677      1674      1696      1706      1665      1665      1647      1666      1640      1643      1656      1674 
dram[4]:      1713      1698      1693      1715      1677      1680      1702      1716      1664      1667      1662      1670      1642      1639      1673      1663 
dram[5]:      1716      1707      1703      1712      1681      1678      1705      1704      1669      1667      1658      1670      1638      1640      1658      1665 
total reads: 161090
bank skew: 1724/1638 = 1.05
chip skew: 26875/26814 = 1.00
number of total write accesses:
dram[0]:      1645      1655      1629      1651      1688      1683      1700      1740      1696      1708      1604      1589      1547      1547      1551      1583 
dram[1]:      1627      1645      1630      1656      1686      1677      1743      1698      1683      1694      1588      1590      1562      1564      1532      1553 
dram[2]:      1654      1641      1647      1639      1683      1701      1715      1710      1702      1696      1607      1593      1553      1539      1586      1541 
dram[3]:      1645      1615      1663      1633      1693      1678      1699      1734      1704      1680      1583      1589      1541      1571      1548      1546 
dram[4]:      1636      1664      1625      1658      1694      1695      1713      1725      1701      1683      1605      1579      1555      1549      1536      1591 
dram[5]:      1628      1638      1634      1652      1675      1688      1716      1704      1685      1714      1595      1587      1552      1542      1562      1546 
total reads: 157000
bank skew: 1743/1532 = 1.14
chip skew: 26216/26118 = 1.00
average mf latency per bank:
dram[0]:        457       471       460       486       454       491       444       463       445       473       466       485       438       463       478       502
dram[1]:        470       462       490       491       478       483       475       463       450       463       477       480       456       471       493       501
dram[2]:        466       455       475       471       482       466       461       450       460       449       465       474       448       441       488       487
dram[3]:        465       465       474       475       471       489       456       465       448       460       469       478       466       451       485       503
dram[4]:        462       470       470       479       461       486       457       459       455       469       485       479       448       462       491       495
dram[5]:        480       468       493       485       489       482       485       469       473       471       500       475       475       466       522       497
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1909      1813      1689      2201      1915
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      1959      1910      1784      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269864 n_act=18144 n_pre=18129 n_req=36373 n_req_1=12214 n_req_2=15516 n_req_3=8643 n_rd=53656 n_write=47622 bw_util=0.3335 bw_util_1=0.1045 bw_util_2=0.1523 bw_util_3=0.07659 blp=5.531963 blp_1= 1.549411 blp_2= 2.693176 blp_3= 2.189039
 n_activity=366940 dram_eff=0.3702 dram_eff_1=0.1161 dram_eff_2=0.1691 dram_eff_3=0.08504
bk0: 3414a 295402i bk1: 3413a 292935i bk2: 3380a 286715i bk3: 3404a 282656i bk4: 3352a 283197i bk5: 3344a 284273i bk6: 3402a 279548i bk7: 3414a 276598i bk8: 3342a 288369i bk9: 3338a 286237i bk10: 3318a 292325i bk11: 3323a 288471i bk12: 3280a 292964i bk13: 3280a 288201i bk14: 3338a 282825i bk15: 3314a 283590i 
bw_dist = 0.105	0.152	0.077	0.567	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71704
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269544 n_act=18336 n_pre=18321 n_req=36250 n_req_1=12068 n_req_2=15491 n_req_3=8691 n_rd=53624 n_write=47590 bw_util=0.333 bw_util_1=0.104 bw_util_2=0.1521 bw_util_3=0.07691 blp=5.537006 blp_1= 1.552040 blp_2= 2.699394 blp_3= 2.177646
 n_activity=366522 dram_eff=0.3701 dram_eff_1=0.1156 dram_eff_2=0.1691 dram_eff_3=0.0855
bk0: 3420a 292920i bk1: 3438a 293780i bk2: 3380a 287514i bk3: 3406a 285246i bk4: 3346a 285516i bk5: 3346a 284351i bk6: 3408a 275761i bk7: 3394a 273886i bk8: 3330a 287951i bk9: 3324a 288408i bk10: 3320a 290761i bk11: 3308a 287152i bk12: 3284a 291042i bk13: 3282a 288427i bk14: 3318a 286377i bk15: 3320a 282764i 
bw_dist = 0.104	0.152	0.077	0.567	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.58576
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269914 n_act=18107 n_pre=18092 n_req=36480 n_req_1=12201 n_req_2=15556 n_req_3=8723 n_rd=53738 n_write=47564 bw_util=0.3343 bw_util_1=0.1045 bw_util_2=0.1527 bw_util_3=0.07712 blp=5.556644 blp_1= 1.545026 blp_2= 2.683199 blp_3= 2.185517
 n_activity=366215 dram_eff=0.3719 dram_eff_1=0.1162 dram_eff_2=0.1699 dram_eff_3=0.0858
bk0: 3418a 295378i bk1: 3448a 291864i bk2: 3374a 286851i bk3: 3420a 282905i bk4: 3364a 283288i bk5: 3362a 278979i bk6: 3402a 275904i bk7: 3427a 274250i bk8: 3328a 291283i bk9: 3344a 285145i bk10: 3295a 290599i bk11: 3326a 286895i bk12: 3278a 292277i bk13: 3290a 292791i bk14: 3312a 286843i bk15: 3350a 284497i 
bw_dist = 0.104	0.153	0.077	0.565	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.7845
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269337 n_act=18442 n_pre=18426 n_req=36249 n_req_1=12057 n_req_2=15488 n_req_3=8704 n_rd=53636 n_write=47574 bw_util=0.3329 bw_util_1=0.104 bw_util_2=0.1521 bw_util_3=0.07692 blp=5.541300 blp_1= 1.562790 blp_2= 2.706353 blp_3= 2.171993
 n_activity=366871 dram_eff=0.3697 dram_eff_1=0.1154 dram_eff_2=0.1689 dram_eff_3=0.08542
bk0: 3412a 296108i bk1: 3426a 292473i bk2: 3364a 289853i bk3: 3422a 285285i bk4: 3350a 283008i bk5: 3348a 278500i bk6: 3392a 278194i bk7: 3412a 276556i bk8: 3330a 288442i bk9: 3330a 283841i bk10: 3294a 290107i bk11: 3332a 285250i bk12: 3280a 293062i bk13: 3284a 291539i bk14: 3312a 286424i bk15: 3348a 280155i 
bw_dist = 0.104	0.152	0.077	0.568	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.52387
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269291 n_act=18398 n_pre=18382 n_req=36450 n_req_1=12198 n_req_2=15581 n_req_3=8671 n_rd=53732 n_write=47612 bw_util=0.3342 bw_util_1=0.1044 bw_util_2=0.153 bw_util_3=0.07685 blp=5.529336 blp_1= 1.556250 blp_2= 2.657146 blp_3= 2.195277
 n_activity=366800 dram_eff=0.3712 dram_eff_1=0.1159 dram_eff_2=0.1699 dram_eff_3=0.08536
bk0: 3426a 296676i bk1: 3396a 291061i bk2: 3386a 287210i bk3: 3430a 282816i bk4: 3354a 284951i bk5: 3360a 279509i bk6: 3404a 280200i bk7: 3428a 273949i bk8: 3328a 290845i bk9: 3334a 286639i bk10: 3318a 287515i bk11: 3334a 290160i bk12: 3284a 296139i bk13: 3278a 290170i bk14: 3346a 284550i bk15: 3326a 282232i 
bw_dist = 0.104	0.153	0.077	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71735
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269017 n_act=18538 n_pre=18522 n_req=36285 n_req_1=12063 n_req_2=15570 n_req_3=8652 n_rd=53742 n_write=47596 bw_util=0.3335 bw_util_1=0.104 bw_util_2=0.1529 bw_util_3=0.07665 blp=5.566974 blp_1= 1.555369 blp_2= 2.719720 blp_3= 2.164307
 n_activity=366515 dram_eff=0.3707 dram_eff_1=0.1156 dram_eff_2=0.1699 dram_eff_3=0.0852
bk0: 3432a 293953i bk1: 3414a 293222i bk2: 3406a 284323i bk3: 3424a 283877i bk4: 3362a 285600i bk5: 3356a 278926i bk6: 3410a 278093i bk7: 3408a 275191i bk8: 3338a 288915i bk9: 3334a 283438i bk10: 3316a 288967i bk11: 3340a 286877i bk12: 3276a 292989i bk13: 3280a 290816i bk14: 3316a 285840i bk15: 3330a 282184i 
bw_dist = 0.104	0.153	0.077	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.60141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34211, Miss = 13420, Miss_rate = 0.392, Pending_hits = 3670, Reservation_fails = 1135
L2_cache_bank[1]: Access = 35333, Miss = 13422, Miss_rate = 0.380, Pending_hits = 3971, Reservation_fails = 5358
L2_cache_bank[2]: Access = 35734, Miss = 13407, Miss_rate = 0.375, Pending_hits = 3808, Reservation_fails = 1661
L2_cache_bank[3]: Access = 35110, Miss = 13417, Miss_rate = 0.382, Pending_hits = 4072, Reservation_fails = 5019
L2_cache_bank[4]: Access = 36030, Miss = 13388, Miss_rate = 0.372, Pending_hits = 3919, Reservation_fails = 2031
L2_cache_bank[5]: Access = 33910, Miss = 13494, Miss_rate = 0.398, Pending_hits = 3786, Reservation_fails = 3931
L2_cache_bank[6]: Access = 35812, Miss = 13374, Miss_rate = 0.373, Pending_hits = 3904, Reservation_fails = 3596
L2_cache_bank[7]: Access = 35357, Miss = 13456, Miss_rate = 0.381, Pending_hits = 3943, Reservation_fails = 4145
L2_cache_bank[8]: Access = 35323, Miss = 13435, Miss_rate = 0.380, Pending_hits = 3701, Reservation_fails = 4029
L2_cache_bank[9]: Access = 35949, Miss = 13454, Miss_rate = 0.374, Pending_hits = 3963, Reservation_fails = 3846
L2_cache_bank[10]: Access = 36929, Miss = 13431, Miss_rate = 0.364, Pending_hits = 3851, Reservation_fails = 5519
L2_cache_bank[11]: Access = 36059, Miss = 13449, Miss_rate = 0.373, Pending_hits = 4011, Reservation_fails = 3649
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34211, Miss = 13420 (0.392), PendingHit = 3670 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35333, Miss = 13422 (0.38), PendingHit = 3971 (0.112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35734, Miss = 13407 (0.375), PendingHit = 3808 (0.107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35110, Miss = 13417 (0.382), PendingHit = 4072 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36030, Miss = 13388 (0.372), PendingHit = 3919 (0.109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33910, Miss = 13494 (0.398), PendingHit = 3786 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35812, Miss = 13374 (0.373), PendingHit = 3904 (0.109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35357, Miss = 13456 (0.381), PendingHit = 3943 (0.112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35323, Miss = 13435 (0.38), PendingHit = 3701 (0.105)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35949, Miss = 13454 (0.374), PendingHit = 3963 (0.11)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36929, Miss = 13431 (0.364), PendingHit = 3851 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36059, Miss = 13449 (0.373), PendingHit = 4011 (0.111)
L2 Cache Total Miss Rate = 0.378
Stream 1: L2 Cache Miss Rate = 0.245
Stream 2: L2 Cache Miss Rate = 0.500
Stream 3: L2 Cache Miss Rate = 0.287
Stream 1: Accesses  = 191141
Stream 1: Misses  = 46788
Stream 2: Accesses  = 183564
Stream 2: Misses  = 91740
Stream 3: Accesses  = 242193
Stream 3: Misses  = 69407
Stream 1+2: Accesses  = 374705
Stream 1+2: Misses  = 138528
Stream 1+2+3: Accesses  = 616898
Stream 1+2+3: Misses  = 207935
Total Accesses  = 425757
MPKI-CORES
CORE_L2MPKI_0	0.254
CORE_L2MPKI_1	0.270
CORE_L2MPKI_2	0.267
CORE_L2MPKI_3	0.294
CORE_L2MPKI_4	0.277
CORE_L2MPKI_5	0.258
CORE_L2MPKI_6	0.286
CORE_L2MPKI_7	0.266
CORE_L2MPKI_8	0.288
CORE_L2MPKI_9	0.300
CORE_L2MPKI_10	0.273
CORE_L2MPKI_11	0.278
CORE_L2MPKI_12	0.268
CORE_L2MPKI_13	0.294
CORE_L2MPKI_14	0.236
CORE_L2MPKI_15	0.289
CORE_L2MPKI_16	0.268
CORE_L2MPKI_17	0.263
CORE_L2MPKI_18	0.285
CORE_L2MPKI_19	0.266
CORE_L2MPKI_20	1.108
CORE_L2MPKI_21	1.108
CORE_L2MPKI_22	1.102
CORE_L2MPKI_23	1.106
CORE_L2MPKI_24	1.112
CORE_L2MPKI_25	1.105
CORE_L2MPKI_26	1.107
CORE_L2MPKI_27	1.100
CORE_L2MPKI_28	1.103
CORE_L2MPKI_29	1.099
CORE_L2MPKI_30	1.093
CORE_L2MPKI_31	1.101
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.098
CORE_L2MPKI_34	1.100
CORE_L2MPKI_35	1.098
CORE_L2MPKI_36	1.102
CORE_L2MPKI_37	1.101
CORE_L2MPKI_38	1.095
CORE_L2MPKI_39	1.105
CORE_L2MPKI_40	0.099
CORE_L2MPKI_41	0.099
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.098
CORE_L2MPKI_45	0.103
CORE_L2MPKI_46	0.101
CORE_L2MPKI_47	0.099
CORE_L2MPKI_48	0.098
CORE_L2MPKI_49	0.097
CORE_L2MPKI_50	0.097
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.098
CORE_L2MPKI_53	0.096
CORE_L2MPKI_54	0.095
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.099
CORE_L2MPKI_57	0.096
CORE_L2MPKI_58	0.098
CORE_L2MPKI_59	0.097
Avg_MPKI_Stream1= 0.274
Avg_MPKI_Stream2= 1.102
Avg_MPKI_Stream3= 0.098
MISSES-CORES
CORE_MISSES_0	2155
CORE_MISSES_1	2319
CORE_MISSES_2	2259
CORE_MISSES_3	2514
CORE_MISSES_4	2377
CORE_MISSES_5	2176
CORE_MISSES_6	2459
CORE_MISSES_7	2289
CORE_MISSES_8	2450
CORE_MISSES_9	2529
CORE_MISSES_10	2365
CORE_MISSES_11	2389
CORE_MISSES_12	2302
CORE_MISSES_13	2493
CORE_MISSES_14	2007
CORE_MISSES_15	2460
CORE_MISSES_16	2298
CORE_MISSES_17	2244
CORE_MISSES_18	2434
CORE_MISSES_19	2269
CORE_MISSES_20	4586
CORE_MISSES_21	4555
CORE_MISSES_22	4690
CORE_MISSES_23	4742
CORE_MISSES_24	4587
CORE_MISSES_25	4655
CORE_MISSES_26	4533
CORE_MISSES_27	4569
CORE_MISSES_28	4664
CORE_MISSES_29	4565
CORE_MISSES_30	4653
CORE_MISSES_31	4606
CORE_MISSES_32	4724
CORE_MISSES_33	4481
CORE_MISSES_34	4635
CORE_MISSES_35	4609
CORE_MISSES_36	4416
CORE_MISSES_37	4461
CORE_MISSES_38	4532
CORE_MISSES_39	4477
CORE_MISSES_40	1148
CORE_MISSES_41	1138
CORE_MISSES_42	1133
CORE_MISSES_43	1146
CORE_MISSES_44	1124
CORE_MISSES_45	1190
CORE_MISSES_46	1163
CORE_MISSES_47	1133
CORE_MISSES_48	1132
CORE_MISSES_49	1110
CORE_MISSES_50	1132
CORE_MISSES_51	1111
CORE_MISSES_52	1135
CORE_MISSES_53	1100
CORE_MISSES_54	1091
CORE_MISSES_55	1130
CORE_MISSES_56	1146
CORE_MISSES_57	1114
CORE_MISSES_58	1122
CORE_MISSES_59	1121
L2_MISSES = 161147
L2_total_cache_accesses = 425757
L2_total_cache_misses = 161147
L2_total_cache_miss_rate = 0.3785
L2_total_cache_pending_hits = 46599
L2_total_cache_reservation_fails = 43919
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 121868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9381
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2948
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13744
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 746
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29520
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1439922
icnt_total_pkts_simt_to_mem=992489
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     553.3055
gpu_ipc_2 =     269.7877
gpu_ipc_3 =     747.7958
gpu_tot_sim_cycle_stream_1 = 308645
gpu_tot_sim_cycle_stream_2 = 308626
gpu_tot_sim_cycle_stream_3 = 308647
gpu_sim_insn_1 = 170774986
gpu_sim_insn_2 = 83263488
gpu_sim_insn_3 = 230804928
gpu_sim_cycle = 308648
gpu_sim_insn = 484843402
gpu_ipc =    1570.8619
gpu_tot_sim_cycle = 308648
gpu_tot_sim_insn = 484843402
gpu_tot_ipc =    1570.8619
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 511946
gpu_stall_icnt2sh    = 565762
gpu_total_sim_rate=382670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8602841
	L1I_total_cache_misses = 80128
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 64324
L1D_cache:
	L1D_cache_core[0]: Access = 9578, Miss = 9547, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 104814
	L1D_cache_core[1]: Access = 9662, Miss = 9634, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 103523
	L1D_cache_core[2]: Access = 9949, Miss = 9927, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 105084
	L1D_cache_core[3]: Access = 9940, Miss = 9918, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 105565
	L1D_cache_core[4]: Access = 9688, Miss = 9656, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 101976
	L1D_cache_core[5]: Access = 9540, Miss = 9504, Miss_rate = 0.996, Pending_hits = 10, Reservation_fails = 106859
	L1D_cache_core[6]: Access = 9543, Miss = 9505, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 101930
	L1D_cache_core[7]: Access = 9434, Miss = 9415, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 106276
	L1D_cache_core[8]: Access = 9854, Miss = 9829, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 105245
	L1D_cache_core[9]: Access = 9688, Miss = 9670, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 108006
	L1D_cache_core[10]: Access = 9460, Miss = 9440, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 101223
	L1D_cache_core[11]: Access = 9503, Miss = 9479, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 104346
	L1D_cache_core[12]: Access = 9128, Miss = 9099, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 99920
	L1D_cache_core[13]: Access = 9556, Miss = 9528, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 102609
	L1D_cache_core[14]: Access = 9618, Miss = 9598, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 103244
	L1D_cache_core[15]: Access = 9116, Miss = 9100, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 107073
	L1D_cache_core[16]: Access = 9780, Miss = 9716, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 101683
	L1D_cache_core[17]: Access = 9580, Miss = 9546, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 104325
	L1D_cache_core[18]: Access = 9167, Miss = 9157, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 103121
	L1D_cache_core[19]: Access = 9741, Miss = 9708, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 104317
	L1D_cache_core[20]: Access = 8960, Miss = 7137, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34862
	L1D_cache_core[21]: Access = 8896, Miss = 7174, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 38940
	L1D_cache_core[22]: Access = 9216, Miss = 7370, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32605
	L1D_cache_core[23]: Access = 9280, Miss = 7463, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 34192
	L1D_cache_core[24]: Access = 8928, Miss = 7085, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35299
	L1D_cache_core[25]: Access = 9120, Miss = 7252, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 34888
	L1D_cache_core[26]: Access = 8864, Miss = 7125, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 38752
	L1D_cache_core[27]: Access = 8992, Miss = 7261, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 30760
	L1D_cache_core[28]: Access = 9152, Miss = 7323, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32030
	L1D_cache_core[29]: Access = 8992, Miss = 7195, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 35931
	L1D_cache_core[30]: Access = 9216, Miss = 7254, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 31805
	L1D_cache_core[31]: Access = 9056, Miss = 7150, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 32048
	L1D_cache_core[32]: Access = 9344, Miss = 7545, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 31588
	L1D_cache_core[33]: Access = 8832, Miss = 7003, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 32717
	L1D_cache_core[34]: Access = 9120, Miss = 7277, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 31623
	L1D_cache_core[35]: Access = 9088, Miss = 7216, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32466
	L1D_cache_core[36]: Access = 8672, Miss = 6873, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 32945
	L1D_cache_core[37]: Access = 8768, Miss = 6951, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33035
	L1D_cache_core[38]: Access = 8960, Miss = 7142, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34689
	L1D_cache_core[39]: Access = 8768, Miss = 7012, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33899
	L1D_cache_core[40]: Access = 1837, Miss = 1768, Miss_rate = 0.962, Pending_hits = 43, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 1879, Miss = 1829, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 6406
	L1D_cache_core[42]: Access = 1834, Miss = 1743, Miss_rate = 0.950, Pending_hits = 62, Reservation_fails = 6953
	L1D_cache_core[43]: Access = 1834, Miss = 1781, Miss_rate = 0.971, Pending_hits = 28, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 1807, Miss = 1759, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 8976
	L1D_cache_core[45]: Access = 1928, Miss = 1859, Miss_rate = 0.964, Pending_hits = 41, Reservation_fails = 6536
	L1D_cache_core[46]: Access = 1808, Miss = 1747, Miss_rate = 0.966, Pending_hits = 46, Reservation_fails = 9423
	L1D_cache_core[47]: Access = 1870, Miss = 1812, Miss_rate = 0.969, Pending_hits = 32, Reservation_fails = 6206
	L1D_cache_core[48]: Access = 1866, Miss = 1811, Miss_rate = 0.971, Pending_hits = 31, Reservation_fails = 7572
	L1D_cache_core[49]: Access = 1820, Miss = 1763, Miss_rate = 0.969, Pending_hits = 36, Reservation_fails = 5944
	L1D_cache_core[50]: Access = 1908, Miss = 1863, Miss_rate = 0.976, Pending_hits = 31, Reservation_fails = 4321
	L1D_cache_core[51]: Access = 1844, Miss = 1794, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 8696
	L1D_cache_core[52]: Access = 1853, Miss = 1798, Miss_rate = 0.970, Pending_hits = 34, Reservation_fails = 5783
	L1D_cache_core[53]: Access = 1836, Miss = 1786, Miss_rate = 0.973, Pending_hits = 41, Reservation_fails = 9963
	L1D_cache_core[54]: Access = 1844, Miss = 1755, Miss_rate = 0.952, Pending_hits = 49, Reservation_fails = 6516
	L1D_cache_core[55]: Access = 1856, Miss = 1806, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 5518
	L1D_cache_core[56]: Access = 1878, Miss = 1827, Miss_rate = 0.973, Pending_hits = 24, Reservation_fails = 7445
	L1D_cache_core[57]: Access = 1862, Miss = 1817, Miss_rate = 0.976, Pending_hits = 32, Reservation_fails = 5935
	L1D_cache_core[58]: Access = 1890, Miss = 1846, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 7648
	L1D_cache_core[59]: Access = 1833, Miss = 1782, Miss_rate = 0.972, Pending_hits = 34, Reservation_fails = 7473
	L1D_total_cache_accesses = 408836
	L1D_total_cache_misses = 370730
	L1D_total_cache_miss_rate = 0.9068
	L1D_total_cache_pending_hits = 794
	L1D_total_cache_reservation_fails = 2894285
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 560346
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3513570
	L1T_total_cache_misses = 3918
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3509652
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 234943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2077537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 558591
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3509652
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 816748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8522713
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 80128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 64324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
11278, 14164, 14164, 14164, 14164, 13990, 13990, 11462, 11374, 14260, 14260, 14260, 14260, 14080, 14086, 11526, 11343, 14229, 14229, 14229, 14229, 14051, 14055, 11518, 
gpgpu_n_tot_thrd_icount = 537874880
gpgpu_n_tot_w_icount = 16808590
gpgpu_n_stall_shd_mem = 6206396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 234941
gpgpu_n_mem_write_global = 172197
gpgpu_n_mem_texture = 3918
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4451380
gpgpu_n_store_insn = 3721664
gpgpu_n_shmem_insn = 35576275
gpgpu_n_tex_insn = 11630461
gpgpu_n_const_mem_insn = 2523136
gpgpu_n_param_mem_insn = 14862982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11318
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3040743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6674917	W0_Idle:2378307	W0_Scoreboard:11175336	W1:0	W2:8028	W3:23734	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10814	W10:0	W11:0	W12:0	W13:11224	W14:446928	W15:0	W16:95072	W17:0	W18:44191	W19:0	W20:12663	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:34168	W27:0	W28:3258294	W29:1975054	W30:104442	W31:0	W32:9824246
Warp Occupancy Distribution:
Stall:3932621	W0_Idle:178471	W0_Scoreboard:1751163	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10814	W10:0	W11:0	W12:0	W13:11224	W14:446928	W15:0	W16:20488	W17:0	W18:32912	W19:0	W20:12663	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:34168	W27:0	W28:1513029	W29:0	W30:104442	W31:0	W32:3336655
Warp Occupancy Distribution:
Stall:1060009	W0_Idle:1950157	W0_Scoreboard:6733770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2601984
warp_utilization0: 0.453840
warp_utilization1: 0.525167
warp_utilization2: 0.210757
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1879528 {8:234941,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19506440 {40:24023,72:25096,136:123078,}
traffic_breakdown_coretomem[INST_ACC_R] = 118608 {8:14826,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31344 {8:3918,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31933480 {136:234805,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1375856 {8:171982,}
traffic_breakdown_memtocore[INST_ACC_R] = 2015112 {136:14817,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 532848 {136:3918,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 365 
averagemflatency_1 = 326 
averagemflatency_2= 377 
averagemflatency_3 = 499 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 308647 
mrq_lat_table:124284 	6608 	9437 	16128 	35334 	44857 	42461 	27437 	10024 	1453 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	888 	998 	521 	130882 	201651 	69140 	6655 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	161178 	59812 	48439 	56581 	70528 	23154 	5567 	681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	73647 	154013 	11080 	62 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	30293 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	161 	356 	88 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        36        65        33        34        32        32 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        32        32        33 
dram[2]:       119       118        34        32        49        32        30        30        54        32        63        44        30        33        32        32 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        29        32        36 
dram[4]:       119       102        28        30        60        47        32        32        33        44        46        38        30        31        32        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        35        27        41        46        32 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6587      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.740801  2.900777  2.729441  2.805858  2.992882  3.019802  3.196429  2.969828  3.069280  3.015179  2.831451  2.799138  2.961896  2.950926  2.885305  2.967033 
dram[1]:  2.667466  2.867860  2.808799  2.778329  3.042572  3.081877  3.069457  2.930915  2.883721  3.098800  2.752542  2.784549  2.923358  2.900452  2.811454  2.853464 
dram[2]:  2.821309  2.849280  2.801681  2.756379  2.954346  2.966667  3.162963  3.098643  3.054446  3.092746  2.805867  2.753390  3.014164  2.966449  2.894643  2.966790 
dram[3]:  2.731051  2.764120  2.771334  2.756801  2.931245  2.884682  3.020463  3.065954  2.997331  2.873711  2.823426  2.674610  3.038204  2.998134  2.855615  2.814685 
dram[4]:  2.793161  2.696071  2.742149  2.846414  3.012511  2.860169  3.051832  2.927660  3.004464  3.023466  2.807924  2.845479  3.079962  2.911416  2.778355  2.832028 
dram[5]:  2.723127  2.787500  2.739737  2.794020  2.962048  2.992000  2.993001  2.851883  2.886403  2.968393  2.782720  2.805340  2.953704  2.895360  2.842012  2.794604 
average row locality = 318037/109969 = 2.892061
average row locality_1 = 173321/66112 = 2.621627
average row locality_2 = 93190/32507 = 2.866767
average row locality_3 = 51526/11350 = 4.539736
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1707      1708      1690      1702      1676      1672      1702      1709      1671      1669      1660      1663      1640      1640      1669      1657 
dram[1]:      1710      1719      1690      1703      1673      1673      1704      1699      1665      1662      1660      1654      1642      1641      1659      1660 
dram[2]:      1709      1724      1687      1710      1682      1681      1701      1714      1664      1672      1648      1666      1639      1647      1656      1675 
dram[3]:      1706      1713      1682      1711      1677      1674      1696      1706      1665      1665      1647      1666      1640      1643      1656      1674 
dram[4]:      1713      1698      1693      1715      1677      1680      1702      1716      1664      1667      1662      1670      1642      1639      1673      1663 
dram[5]:      1716      1707      1703      1712      1681      1678      1705      1704      1669      1667      1658      1670      1638      1640      1658      1665 
total reads: 161090
bank skew: 1724/1638 = 1.05
chip skew: 26875/26814 = 1.00
number of total write accesses:
dram[0]:      1645      1655      1629      1651      1688      1683      1700      1740      1696      1708      1604      1589      1547      1547      1551      1583 
dram[1]:      1627      1645      1630      1656      1686      1677      1743      1698      1683      1694      1588      1590      1562      1564      1532      1553 
dram[2]:      1654      1641      1647      1639      1683      1701      1715      1710      1702      1696      1607      1593      1553      1539      1586      1541 
dram[3]:      1645      1615      1663      1633      1693      1678      1699      1734      1704      1680      1583      1589      1541      1571      1548      1546 
dram[4]:      1636      1664      1625      1658      1694      1695      1713      1725      1701      1683      1605      1579      1555      1549      1536      1591 
dram[5]:      1628      1638      1634      1652      1675      1688      1716      1704      1685      1714      1595      1587      1552      1542      1562      1546 
total reads: 157000
bank skew: 1743/1532 = 1.14
chip skew: 26216/26118 = 1.00
average mf latency per bank:
dram[0]:        457       471       460       486       454       491       444       463       445       473       466       485       438       463       478       502
dram[1]:        470       462       490       491       478       483       475       463       450       463       477       480       456       471       493       501
dram[2]:        466       455       475       471       482       466       461       450       460       449       465       474       448       441       488       487
dram[3]:        465       465       474       475       471       489       456       465       448       460       469       478       466       451       485       503
dram[4]:        462       470       470       479       461       486       457       459       455       469       485       479       448       462       491       495
dram[5]:        480       468       493       485       489       482       485       469       473       471       500       475       475       466       522       497
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1909      1813      1689      2201      1915
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      1959      1910      1784      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269864 n_act=18144 n_pre=18129 n_req=36373 n_req_1=12214 n_req_2=15516 n_req_3=8643 n_rd=53656 n_write=47622 bw_util=0.3335 bw_util_1=0.1045 bw_util_2=0.1523 bw_util_3=0.07659 blp=5.531963 blp_1= 1.549411 blp_2= 2.693176 blp_3= 2.189039
 n_activity=366940 dram_eff=0.3702 dram_eff_1=0.1161 dram_eff_2=0.1691 dram_eff_3=0.08504
bk0: 3414a 295402i bk1: 3413a 292935i bk2: 3380a 286715i bk3: 3404a 282656i bk4: 3352a 283197i bk5: 3344a 284273i bk6: 3402a 279548i bk7: 3414a 276598i bk8: 3342a 288369i bk9: 3338a 286237i bk10: 3318a 292325i bk11: 3323a 288471i bk12: 3280a 292964i bk13: 3280a 288201i bk14: 3338a 282825i bk15: 3314a 283590i 
bw_dist = 0.105	0.152	0.077	0.567	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71704
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269544 n_act=18336 n_pre=18321 n_req=36250 n_req_1=12068 n_req_2=15491 n_req_3=8691 n_rd=53624 n_write=47590 bw_util=0.333 bw_util_1=0.104 bw_util_2=0.1521 bw_util_3=0.07691 blp=5.537006 blp_1= 1.552040 blp_2= 2.699394 blp_3= 2.177646
 n_activity=366522 dram_eff=0.3701 dram_eff_1=0.1156 dram_eff_2=0.1691 dram_eff_3=0.0855
bk0: 3420a 292920i bk1: 3438a 293780i bk2: 3380a 287514i bk3: 3406a 285246i bk4: 3346a 285516i bk5: 3346a 284351i bk6: 3408a 275761i bk7: 3394a 273886i bk8: 3330a 287951i bk9: 3324a 288408i bk10: 3320a 290761i bk11: 3308a 287152i bk12: 3284a 291042i bk13: 3282a 288427i bk14: 3318a 286377i bk15: 3320a 282764i 
bw_dist = 0.104	0.152	0.077	0.567	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.58576
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269914 n_act=18107 n_pre=18092 n_req=36480 n_req_1=12201 n_req_2=15556 n_req_3=8723 n_rd=53738 n_write=47564 bw_util=0.3343 bw_util_1=0.1045 bw_util_2=0.1527 bw_util_3=0.07712 blp=5.556644 blp_1= 1.545026 blp_2= 2.683199 blp_3= 2.185517
 n_activity=366215 dram_eff=0.3719 dram_eff_1=0.1162 dram_eff_2=0.1699 dram_eff_3=0.0858
bk0: 3418a 295378i bk1: 3448a 291864i bk2: 3374a 286851i bk3: 3420a 282905i bk4: 3364a 283288i bk5: 3362a 278979i bk6: 3402a 275904i bk7: 3427a 274250i bk8: 3328a 291283i bk9: 3344a 285145i bk10: 3295a 290599i bk11: 3326a 286895i bk12: 3278a 292277i bk13: 3290a 292791i bk14: 3312a 286843i bk15: 3350a 284497i 
bw_dist = 0.104	0.153	0.077	0.565	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.7845
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269337 n_act=18442 n_pre=18426 n_req=36249 n_req_1=12057 n_req_2=15488 n_req_3=8704 n_rd=53636 n_write=47574 bw_util=0.3329 bw_util_1=0.104 bw_util_2=0.1521 bw_util_3=0.07692 blp=5.541300 blp_1= 1.562790 blp_2= 2.706353 blp_3= 2.171993
 n_activity=366871 dram_eff=0.3697 dram_eff_1=0.1154 dram_eff_2=0.1689 dram_eff_3=0.08542
bk0: 3412a 296108i bk1: 3426a 292473i bk2: 3364a 289853i bk3: 3422a 285285i bk4: 3350a 283008i bk5: 3348a 278500i bk6: 3392a 278194i bk7: 3412a 276556i bk8: 3330a 288442i bk9: 3330a 283841i bk10: 3294a 290107i bk11: 3332a 285250i bk12: 3280a 293062i bk13: 3284a 291539i bk14: 3312a 286424i bk15: 3348a 280155i 
bw_dist = 0.104	0.152	0.077	0.568	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.52387
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269291 n_act=18398 n_pre=18382 n_req=36450 n_req_1=12198 n_req_2=15581 n_req_3=8671 n_rd=53732 n_write=47612 bw_util=0.3342 bw_util_1=0.1044 bw_util_2=0.153 bw_util_3=0.07685 blp=5.529336 blp_1= 1.556250 blp_2= 2.657146 blp_3= 2.195277
 n_activity=366800 dram_eff=0.3712 dram_eff_1=0.1159 dram_eff_2=0.1699 dram_eff_3=0.08536
bk0: 3426a 296676i bk1: 3396a 291061i bk2: 3386a 287210i bk3: 3430a 282816i bk4: 3354a 284951i bk5: 3360a 279509i bk6: 3404a 280200i bk7: 3428a 273949i bk8: 3328a 290845i bk9: 3334a 286639i bk10: 3318a 287515i bk11: 3334a 290160i bk12: 3284a 296139i bk13: 3278a 290170i bk14: 3346a 284550i bk15: 3326a 282232i 
bw_dist = 0.104	0.153	0.077	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71735
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407415 n_nop=269017 n_act=18538 n_pre=18522 n_req=36285 n_req_1=12063 n_req_2=15570 n_req_3=8652 n_rd=53742 n_write=47596 bw_util=0.3335 bw_util_1=0.104 bw_util_2=0.1529 bw_util_3=0.07665 blp=5.566974 blp_1= 1.555369 blp_2= 2.719720 blp_3= 2.164307
 n_activity=366515 dram_eff=0.3707 dram_eff_1=0.1156 dram_eff_2=0.1699 dram_eff_3=0.0852
bk0: 3432a 293953i bk1: 3414a 293222i bk2: 3406a 284323i bk3: 3424a 283877i bk4: 3362a 285600i bk5: 3356a 278926i bk6: 3410a 278093i bk7: 3408a 275191i bk8: 3338a 288915i bk9: 3334a 283438i bk10: 3316a 288967i bk11: 3340a 286877i bk12: 3276a 292989i bk13: 3280a 290816i bk14: 3316a 285840i bk15: 3330a 282184i 
bw_dist = 0.104	0.153	0.077	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.60141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34211, Miss = 13420, Miss_rate = 0.392, Pending_hits = 3670, Reservation_fails = 1135
L2_cache_bank[1]: Access = 35333, Miss = 13422, Miss_rate = 0.380, Pending_hits = 3971, Reservation_fails = 5358
L2_cache_bank[2]: Access = 35734, Miss = 13407, Miss_rate = 0.375, Pending_hits = 3808, Reservation_fails = 1661
L2_cache_bank[3]: Access = 35110, Miss = 13417, Miss_rate = 0.382, Pending_hits = 4072, Reservation_fails = 5019
L2_cache_bank[4]: Access = 36030, Miss = 13388, Miss_rate = 0.372, Pending_hits = 3919, Reservation_fails = 2031
L2_cache_bank[5]: Access = 33910, Miss = 13494, Miss_rate = 0.398, Pending_hits = 3786, Reservation_fails = 3931
L2_cache_bank[6]: Access = 35812, Miss = 13374, Miss_rate = 0.373, Pending_hits = 3904, Reservation_fails = 3596
L2_cache_bank[7]: Access = 35357, Miss = 13456, Miss_rate = 0.381, Pending_hits = 3943, Reservation_fails = 4145
L2_cache_bank[8]: Access = 35323, Miss = 13435, Miss_rate = 0.380, Pending_hits = 3701, Reservation_fails = 4029
L2_cache_bank[9]: Access = 35949, Miss = 13454, Miss_rate = 0.374, Pending_hits = 3963, Reservation_fails = 3846
L2_cache_bank[10]: Access = 36929, Miss = 13431, Miss_rate = 0.364, Pending_hits = 3851, Reservation_fails = 5519
L2_cache_bank[11]: Access = 36059, Miss = 13449, Miss_rate = 0.373, Pending_hits = 4011, Reservation_fails = 3649
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34211, Miss = 13420 (0.392), PendingHit = 3670 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35333, Miss = 13422 (0.38), PendingHit = 3971 (0.112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35734, Miss = 13407 (0.375), PendingHit = 3808 (0.107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35110, Miss = 13417 (0.382), PendingHit = 4072 (0.116)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36030, Miss = 13388 (0.372), PendingHit = 3919 (0.109)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33910, Miss = 13494 (0.398), PendingHit = 3786 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35812, Miss = 13374 (0.373), PendingHit = 3904 (0.109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35357, Miss = 13456 (0.381), PendingHit = 3943 (0.112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35323, Miss = 13435 (0.38), PendingHit = 3701 (0.105)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35949, Miss = 13454 (0.374), PendingHit = 3963 (0.11)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36929, Miss = 13431 (0.364), PendingHit = 3851 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36059, Miss = 13449 (0.373), PendingHit = 4011 (0.111)
L2 Cache Total Miss Rate = 0.378
Stream 1: L2 Cache Miss Rate = 0.245
Stream 2: L2 Cache Miss Rate = 0.500
Stream 3: L2 Cache Miss Rate = 0.287
Stream 1: Accesses  = 191141
Stream 1: Misses  = 46788
Stream 2: Accesses  = 183564
Stream 2: Misses  = 91740
Stream 3: Accesses  = 242193
Stream 3: Misses  = 69407
Stream 1+2: Accesses  = 374705
Stream 1+2: Misses  = 138528
Stream 1+2+3: Accesses  = 616898
Stream 1+2+3: Misses  = 207935
Total Accesses  = 425757
MPKI-CORES
CORE_L2MPKI_0	0.254
CORE_L2MPKI_1	0.270
CORE_L2MPKI_2	0.267
CORE_L2MPKI_3	0.294
CORE_L2MPKI_4	0.277
CORE_L2MPKI_5	0.258
CORE_L2MPKI_6	0.286
CORE_L2MPKI_7	0.266
CORE_L2MPKI_8	0.288
CORE_L2MPKI_9	0.300
CORE_L2MPKI_10	0.273
CORE_L2MPKI_11	0.278
CORE_L2MPKI_12	0.268
CORE_L2MPKI_13	0.294
CORE_L2MPKI_14	0.236
CORE_L2MPKI_15	0.289
CORE_L2MPKI_16	0.268
CORE_L2MPKI_17	0.263
CORE_L2MPKI_18	0.285
CORE_L2MPKI_19	0.266
CORE_L2MPKI_20	1.108
CORE_L2MPKI_21	1.108
CORE_L2MPKI_22	1.102
CORE_L2MPKI_23	1.106
CORE_L2MPKI_24	1.112
CORE_L2MPKI_25	1.105
CORE_L2MPKI_26	1.107
CORE_L2MPKI_27	1.100
CORE_L2MPKI_28	1.103
CORE_L2MPKI_29	1.099
CORE_L2MPKI_30	1.093
CORE_L2MPKI_31	1.101
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.098
CORE_L2MPKI_34	1.100
CORE_L2MPKI_35	1.098
CORE_L2MPKI_36	1.102
CORE_L2MPKI_37	1.101
CORE_L2MPKI_38	1.095
CORE_L2MPKI_39	1.105
CORE_L2MPKI_40	0.099
CORE_L2MPKI_41	0.099
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.099
CORE_L2MPKI_44	0.098
CORE_L2MPKI_45	0.103
CORE_L2MPKI_46	0.101
CORE_L2MPKI_47	0.099
CORE_L2MPKI_48	0.098
CORE_L2MPKI_49	0.097
CORE_L2MPKI_50	0.097
CORE_L2MPKI_51	0.096
CORE_L2MPKI_52	0.098
CORE_L2MPKI_53	0.096
CORE_L2MPKI_54	0.095
CORE_L2MPKI_55	0.097
CORE_L2MPKI_56	0.099
CORE_L2MPKI_57	0.096
CORE_L2MPKI_58	0.098
CORE_L2MPKI_59	0.097
Avg_MPKI_Stream1= 0.274
Avg_MPKI_Stream2= 1.102
Avg_MPKI_Stream3= 0.098
MISSES-CORES
CORE_MISSES_0	2155
CORE_MISSES_1	2319
CORE_MISSES_2	2259
CORE_MISSES_3	2514
CORE_MISSES_4	2377
CORE_MISSES_5	2176
CORE_MISSES_6	2459
CORE_MISSES_7	2289
CORE_MISSES_8	2450
CORE_MISSES_9	2529
CORE_MISSES_10	2365
CORE_MISSES_11	2389
CORE_MISSES_12	2302
CORE_MISSES_13	2493
CORE_MISSES_14	2007
CORE_MISSES_15	2460
CORE_MISSES_16	2298
CORE_MISSES_17	2244
CORE_MISSES_18	2434
CORE_MISSES_19	2269
CORE_MISSES_20	4586
CORE_MISSES_21	4555
CORE_MISSES_22	4690
CORE_MISSES_23	4742
CORE_MISSES_24	4587
CORE_MISSES_25	4655
CORE_MISSES_26	4533
CORE_MISSES_27	4569
CORE_MISSES_28	4664
CORE_MISSES_29	4565
CORE_MISSES_30	4653
CORE_MISSES_31	4606
CORE_MISSES_32	4724
CORE_MISSES_33	4481
CORE_MISSES_34	4635
CORE_MISSES_35	4609
CORE_MISSES_36	4416
CORE_MISSES_37	4461
CORE_MISSES_38	4532
CORE_MISSES_39	4477
CORE_MISSES_40	1148
CORE_MISSES_41	1138
CORE_MISSES_42	1133
CORE_MISSES_43	1146
CORE_MISSES_44	1124
CORE_MISSES_45	1190
CORE_MISSES_46	1163
CORE_MISSES_47	1133
CORE_MISSES_48	1132
CORE_MISSES_49	1110
CORE_MISSES_50	1132
CORE_MISSES_51	1111
CORE_MISSES_52	1135
CORE_MISSES_53	1100
CORE_MISSES_54	1091
CORE_MISSES_55	1130
CORE_MISSES_56	1146
CORE_MISSES_57	1114
CORE_MISSES_58	1122
CORE_MISSES_59	1121
L2_MISSES = 161147
L2_total_cache_accesses = 425757
L2_total_cache_misses = 161147
L2_total_cache_miss_rate = 0.3785
L2_total_cache_pending_hits = 46599
L2_total_cache_reservation_fails = 43919
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 121868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9381
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3371
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 327
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2948
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13744
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 746
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29520
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1439922
icnt_total_pkts_simt_to_mem=992489
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     556.5635
gpu_ipc_2 =     270.4318
gpu_ipc_3 =     752.3895
gpu_tot_sim_cycle_stream_1 = 335900
gpu_tot_sim_cycle_stream_2 = 335881
gpu_tot_sim_cycle_stream_3 = 335904
gpu_sim_insn_1 = 186949672
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 252730658
gpu_sim_cycle = 335905
gpu_sim_insn = 530513226
gpu_ipc =    1579.3550
gpu_tot_sim_cycle = 335905
gpu_tot_sim_insn = 530513226
gpu_tot_ipc =    1579.3550
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 546912
gpu_stall_icnt2sh    = 603673
gpu_total_sim_rate=383042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9406306
	L1I_total_cache_misses = 91391
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 67899
L1D_cache:
	L1D_cache_core[0]: Access = 10146, Miss = 10115, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 111382
	L1D_cache_core[1]: Access = 10229, Miss = 10201, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 109328
	L1D_cache_core[2]: Access = 10445, Miss = 10415, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 112101
	L1D_cache_core[3]: Access = 10542, Miss = 10520, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 110939
	L1D_cache_core[4]: Access = 10356, Miss = 10276, Miss_rate = 0.992, Pending_hits = 42, Reservation_fails = 109966
	L1D_cache_core[5]: Access = 10145, Miss = 10109, Miss_rate = 0.996, Pending_hits = 10, Reservation_fails = 113412
	L1D_cache_core[6]: Access = 10119, Miss = 10081, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 108611
	L1D_cache_core[7]: Access = 9911, Miss = 9892, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 113261
	L1D_cache_core[8]: Access = 10451, Miss = 10426, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 113683
	L1D_cache_core[9]: Access = 10163, Miss = 10143, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 112631
	L1D_cache_core[10]: Access = 10111, Miss = 10087, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 107511
	L1D_cache_core[11]: Access = 10059, Miss = 10035, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 110926
	L1D_cache_core[12]: Access = 9660, Miss = 9619, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 106784
	L1D_cache_core[13]: Access = 10094, Miss = 10060, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 108977
	L1D_cache_core[14]: Access = 10226, Miss = 10206, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 109192
	L1D_cache_core[15]: Access = 9663, Miss = 9647, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 112899
	L1D_cache_core[16]: Access = 10338, Miss = 10270, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 107192
	L1D_cache_core[17]: Access = 10060, Miss = 10020, Miss_rate = 0.996, Pending_hits = 6, Reservation_fails = 111032
	L1D_cache_core[18]: Access = 9719, Miss = 9707, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 109327
	L1D_cache_core[19]: Access = 10303, Miss = 10270, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 110771
	L1D_cache_core[20]: Access = 9856, Miss = 7849, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 38087
	L1D_cache_core[21]: Access = 9696, Miss = 7830, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 43592
	L1D_cache_core[22]: Access = 10048, Miss = 8032, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 35647
	L1D_cache_core[23]: Access = 10112, Miss = 8126, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 38165
	L1D_cache_core[24]: Access = 9760, Miss = 7745, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39140
	L1D_cache_core[25]: Access = 9920, Miss = 7911, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 38226
	L1D_cache_core[26]: Access = 9664, Miss = 7759, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42746
	L1D_cache_core[27]: Access = 9760, Miss = 7887, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 34547
	L1D_cache_core[28]: Access = 9920, Miss = 7939, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 35542
	L1D_cache_core[29]: Access = 9920, Miss = 7931, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 39023
	L1D_cache_core[30]: Access = 10080, Miss = 7910, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 35184
	L1D_cache_core[31]: Access = 9888, Miss = 7814, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 35536
	L1D_cache_core[32]: Access = 10144, Miss = 8221, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 35847
	L1D_cache_core[33]: Access = 9632, Miss = 7663, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37460
	L1D_cache_core[34]: Access = 9920, Miss = 7909, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 35528
	L1D_cache_core[35]: Access = 9888, Miss = 7850, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36168
	L1D_cache_core[36]: Access = 9472, Miss = 7518, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36266
	L1D_cache_core[37]: Access = 9600, Miss = 7612, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 36867
	L1D_cache_core[38]: Access = 9728, Miss = 7750, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 38277
	L1D_cache_core[39]: Access = 9600, Miss = 7681, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 37404
	L1D_cache_core[40]: Access = 2008, Miss = 1932, Miss_rate = 0.962, Pending_hits = 49, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 2072, Miss = 2014, Miss_rate = 0.972, Pending_hits = 39, Reservation_fails = 6715
	L1D_cache_core[42]: Access = 2014, Miss = 1921, Miss_rate = 0.954, Pending_hits = 64, Reservation_fails = 6953
	L1D_cache_core[43]: Access = 2018, Miss = 1962, Miss_rate = 0.972, Pending_hits = 28, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 2009, Miss = 1955, Miss_rate = 0.973, Pending_hits = 32, Reservation_fails = 9323
	L1D_cache_core[45]: Access = 2108, Miss = 2038, Miss_rate = 0.967, Pending_hits = 42, Reservation_fails = 6582
	L1D_cache_core[46]: Access = 2024, Miss = 1960, Miss_rate = 0.968, Pending_hits = 48, Reservation_fails = 9792
	L1D_cache_core[47]: Access = 2054, Miss = 1987, Miss_rate = 0.967, Pending_hits = 39, Reservation_fails = 6206
	L1D_cache_core[48]: Access = 2076, Miss = 2015, Miss_rate = 0.971, Pending_hits = 36, Reservation_fails = 7572
	L1D_cache_core[49]: Access = 2022, Miss = 1956, Miss_rate = 0.967, Pending_hits = 43, Reservation_fails = 6188
	L1D_cache_core[50]: Access = 2084, Miss = 2032, Miss_rate = 0.975, Pending_hits = 33, Reservation_fails = 4729
	L1D_cache_core[51]: Access = 2054, Miss = 1999, Miss_rate = 0.973, Pending_hits = 39, Reservation_fails = 8846
	L1D_cache_core[52]: Access = 2048, Miss = 1986, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 5783
	L1D_cache_core[53]: Access = 2046, Miss = 1988, Miss_rate = 0.972, Pending_hits = 45, Reservation_fails = 10153
	L1D_cache_core[54]: Access = 2046, Miss = 1953, Miss_rate = 0.955, Pending_hits = 51, Reservation_fails = 6516
	L1D_cache_core[55]: Access = 2052, Miss = 1998, Miss_rate = 0.974, Pending_hits = 35, Reservation_fails = 5949
	L1D_cache_core[56]: Access = 2064, Miss = 2006, Miss_rate = 0.972, Pending_hits = 28, Reservation_fails = 7445
	L1D_cache_core[57]: Access = 2059, Miss = 2011, Miss_rate = 0.977, Pending_hits = 32, Reservation_fails = 5987
	L1D_cache_core[58]: Access = 2062, Miss = 2013, Miss_rate = 0.976, Pending_hits = 24, Reservation_fails = 7756
	L1D_cache_core[59]: Access = 2044, Miss = 1988, Miss_rate = 0.973, Pending_hits = 38, Reservation_fails = 7778
	L1D_total_cache_accesses = 440312
	L1D_total_cache_misses = 398750
	L1D_total_cache_miss_rate = 0.9056
	L1D_total_cache_pending_hits = 912
	L1D_total_cache_reservation_fails = 3100208
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 622671
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3838829
	L1T_total_cache_misses = 3976
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3834853
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2213415
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 620916
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3834853
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 886793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9314915
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 91391
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 67899
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
12337, 15385, 15386, 15383, 15385, 15196, 15198, 12614, 12464, 15503, 15506, 15495, 15501, 15207, 15217, 12644, 12552, 15558, 15573, 15542, 15565, 15255, 15266, 12721, 
gpgpu_n_tot_thrd_icount = 587675360
gpgpu_n_tot_w_icount = 18364855
gpgpu_n_stall_shd_mem = 6712506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251569
gpgpu_n_mem_write_global = 186852
gpgpu_n_mem_texture = 3976
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4805024
gpgpu_n_store_insn = 4051050
gpgpu_n_shmem_insn = 38499345
gpgpu_n_tex_insn = 12733026
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 16594792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12517
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3256319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7201475	W0_Idle:2639601	W0_Scoreboard:12101963	W1:0	W2:8798	W3:25988	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11602	W10:0	W11:0	W12:0	W13:12090	W14:480175	W15:0	W16:102394	W17:0	W18:48077	W19:0	W20:13419	W21:0	W22:0	W23:0	W24:972742	W25:0	W26:37040	W27:0	W28:3557603	W29:2153502	W30:120256	W31:0	W32:10821875
Warp Occupancy Distribution:
Stall:4214082	W0_Idle:272935	W0_Scoreboard:1879846	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11602	W10:0	W11:0	W12:0	W13:12090	W14:480175	W15:0	W16:20562	W17:0	W18:35576	W19:0	W20:13419	W21:0	W22:0	W23:0	W24:972742	W25:0	W26:37040	W27:0	W28:1637507	W29:0	W30:120256	W31:0	W32:3728368
Warp Occupancy Distribution:
Stall:1169749	W0_Idle:2115829	W0_Scoreboard:7312094	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.455624
warp_utilization1: 0.526141
warp_utilization2: 0.211260
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2012552 {8:251569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21230688 {40:25680,72:26811,136:134361,}
traffic_breakdown_coretomem[INST_ACC_R] = 132472 {8:16559,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31808 {8:3976,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34212840 {136:251565,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1494544 {8:186818,}
traffic_breakdown_memtocore[INST_ACC_R] = 2251344 {136:16554,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540736 {136:3976,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 366 
averagemflatency_1 = 328 
averagemflatency_2= 377 
averagemflatency_3 = 492 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 335904 
mrq_lat_table:134561 	7218 	10275 	17530 	38380 	48869 	46265 	29756 	10700 	1588 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	911 	1015 	525 	138663 	219597 	74922 	6757 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	173282 	63830 	51696 	61416 	76671 	25691 	5769 	681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79416 	164190 	11950 	65 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	45129 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	172 	396 	91 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        32        32 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        32        33 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        32        32 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        32        36 
dram[4]:       119       102        31        30        60        47        32        32        33        44        46        38        30        41        32        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        36 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.732061  2.895246  2.727550  2.787201  3.006661  3.056876  3.223801  2.992671  3.013946  2.954254  2.865277  2.818898  3.025685  3.017050  2.918182  2.980705 
dram[1]:  2.700531  2.863275  2.768340  2.755505  3.036226  3.098361  3.089150  2.981952  2.846154  3.039004  2.724560  2.780031  2.995788  2.973177  2.830769  2.879902 
dram[2]:  2.809859  2.840032  2.810156  2.752098  2.963816  2.997521  3.167535  3.112245  2.972470  3.048882  2.807059  2.753858  3.083551  3.061525  2.929218  2.975528 
dram[3]:  2.727342  2.756757  2.742229  2.729198  2.935720  2.894525  3.052941  3.090986  2.944711  2.860720  2.827229  2.686230  3.059844  3.098432  2.873977  2.825320 
dram[4]:  2.804229  2.694320  2.723954  2.817829  3.047297  2.879777  3.105802  2.946228  2.962097  2.961165  2.796078  2.876603  3.140957  2.998305  2.788766  2.867257 
dram[5]:  2.733945  2.772269  2.714608  2.768879  2.968621  2.999169  3.034138  2.909091  2.840962  2.940144  2.750386  2.799844  3.035223  2.976371  2.868999  2.821314 
average row locality = 345156/119016 = 2.900081
average row locality_1 = 186781/71403 = 2.615870
average row locality_2 = 101405/35296 = 2.872988
average row locality_3 = 56970/12317 = 4.625315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1832      1841      1846      1861      1810      1804      1810      1820      1831      1827      1812      1816      1794      1795      1813      1801 
dram[1]:      1835      1853      1846      1861      1807      1801      1813      1814      1825      1820      1811      1808      1796      1795      1803      1805 
dram[2]:      1838      1857      1846      1865      1813      1811      1812      1823      1822      1834      1802      1816      1793      1799      1800      1819 
dram[3]:      1837      1849      1844      1868      1804      1803      1808      1815      1823      1827      1801      1816      1796      1796      1800      1818 
dram[4]:      1840      1835      1851      1872      1806      1809      1810      1826      1822      1830      1808      1828      1798      1793      1817      1805 
dram[5]:      1844      1841      1860      1872      1810      1804      1816      1818      1827      1827      1806      1829      1792      1794      1802      1809 
total reads: 174762
bank skew: 1872/1792 = 1.04
chip skew: 29151/29093 = 1.00
number of total write accesses:
dram[0]:      1747      1752      1738      1754      1801      1797      1820      1855      1843      1856      1761      1764      1740      1744      1718      1752 
dram[1]:      1727      1749      1739      1768      1797      1790      1860      1821      1838      1842      1750      1756      1760      1752      1693      1720 
dram[2]:      1753      1747      1751      1743      1791      1816      1837      1837      1849      1846      1777      1753      1750      1734      1759      1707 
dram[3]:      1744      1721      1773      1740      1804      1792      1825      1854      1852      1829      1750      1754      1732      1761      1712      1708 
dram[4]:      1741      1770      1731      1763      1802      1808      1830      1845      1851      1830      1757      1762      1745      1745      1708      1759 
dram[5]:      1732      1738      1745      1758      1785      1807      1828      1830      1835      1857      1753      1766      1741      1733      1724      1712 
total reads: 170396
bank skew: 1860/1693 = 1.10
chip skew: 28450/28344 = 1.00
average mf latency per bank:
dram[0]:        454       468       462       487       455       488       439       458       444       472       464       477       434       457       471       492
dram[1]:        468       458       490       490       480       481       472       456       453       461       476       471       450       464       486       494
dram[2]:        463       449       475       469       482       465       455       441       459       447       458       466       440       433       479       478
dram[3]:        463       461       473       475       470       488       450       458       447       462       461       473       457       447       480       495
dram[4]:        460       469       475       481       463       487       453       455       457       470       483       474       444       457       484       489
dram[5]:        478       469       499       486       491       480       483       462       478       470       496       469       471       460       514       495
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1909      1813      1689      2201      1915
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      1959      1910      1784      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=294212 n_act=19621 n_pre=19605 n_req=39470 n_req_1=12995 n_req_2=16886 n_req_3=9589 n_rd=58222 n_write=51734 bw_util=0.3328 bw_util_1=0.1025 bw_util_2=0.1523 bw_util_3=0.07805 blp=5.526997 blp_1= 1.553948 blp_2= 2.716626 blp_3= 2.175212
 n_activity=398603 dram_eff=0.3702 dram_eff_1=0.114 dram_eff_2=0.1695 dram_eff_3=0.08682
bk0: 3664a 323862i bk1: 3682a 320443i bk2: 3692a 313790i bk3: 3722a 308641i bk4: 3620a 310031i bk5: 3608a 311830i bk6: 3620a 307983i bk7: 3638a 304140i bk8: 3662a 314945i bk9: 3652a 311387i bk10: 3624a 317330i bk11: 3632a 312269i bk12: 3588a 315782i bk13: 3590a 310603i bk14: 3626a 305861i bk15: 3602a 307243i 
bw_dist = 0.102	0.152	0.078	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.67209
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293801 n_act=19863 n_pre=19847 n_req=39321 n_req_1=12838 n_req_2=16859 n_req_3=9624 n_rd=58186 n_write=51697 bw_util=0.3321 bw_util_1=0.1017 bw_util_2=0.1521 bw_util_3=0.07831 blp=5.530819 blp_1= 1.559891 blp_2= 2.707993 blp_3= 2.168284
 n_activity=398370 dram_eff=0.3696 dram_eff_1=0.1131 dram_eff_2=0.1693 dram_eff_3=0.08716
bk0: 3670a 322194i bk1: 3706a 321456i bk2: 3692a 312823i bk3: 3722a 311841i bk4: 3614a 312815i bk5: 3602a 311711i bk6: 3626a 303711i bk7: 3628a 301293i bk8: 3650a 313939i bk9: 3640a 313529i bk10: 3622a 314994i bk11: 3616a 311369i bk12: 3592a 313754i bk13: 3590a 310959i bk14: 3606a 310476i bk15: 3610a 305795i 
bw_dist = 0.102	0.152	0.078	0.566	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.55086
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=294166 n_act=19608 n_pre=19592 n_req=39557 n_req_1=12988 n_req_2=16924 n_req_3=9645 n_rd=58300 n_write=51728 bw_util=0.3335 bw_util_1=0.1024 bw_util_2=0.1527 bw_util_3=0.07843 blp=5.547698 blp_1= 1.551056 blp_2= 2.693878 blp_3= 2.183910
 n_activity=397952 dram_eff=0.3716 dram_eff_1=0.1141 dram_eff_2=0.1701 dram_eff_3=0.08738
bk0: 3676a 323322i bk1: 3714a 319326i bk2: 3692a 312783i bk3: 3730a 308860i bk4: 3626a 310926i bk5: 3622a 306111i bk6: 3624a 304349i bk7: 3646a 302124i bk8: 3644a 316993i bk9: 3668a 310895i bk10: 3604a 315182i bk11: 3632a 310472i bk12: 3586a 315884i bk13: 3598a 315578i bk14: 3600a 310647i bk15: 3638a 308191i 
bw_dist = 0.102	0.153	0.078	0.564	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.70378
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293570 n_act=19979 n_pre=19963 n_req=39315 n_req_1=12826 n_req_2=16860 n_req_3=9629 n_rd=58208 n_write=51674 bw_util=0.332 bw_util_1=0.1016 bw_util_2=0.1521 bw_util_3=0.07824 blp=5.535403 blp_1= 1.567396 blp_2= 2.711711 blp_3= 2.168065
 n_activity=398862 dram_eff=0.369 dram_eff_1=0.113 dram_eff_2=0.1691 dram_eff_3=0.08698
bk0: 3674a 324082i bk1: 3698a 319583i bk2: 3688a 314654i bk3: 3736a 310906i bk4: 3606a 310912i bk5: 3606a 305899i bk6: 3616a 305666i bk7: 3630a 304994i bk8: 3646a 314575i bk9: 3654a 309932i bk10: 3602a 315076i bk11: 3632a 309669i bk12: 3592a 315162i bk13: 3592a 314041i bk14: 3600a 309481i bk15: 3636a 303479i 
bw_dist = 0.102	0.152	0.078	0.568	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46328
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293587 n_act=19892 n_pre=19876 n_req=39546 n_req_1=12986 n_req_2=16950 n_req_3=9610 n_rd=58296 n_write=51743 bw_util=0.3335 bw_util_1=0.1024 bw_util_2=0.1529 bw_util_3=0.07822 blp=5.525462 blp_1= 1.563703 blp_2= 2.673815 blp_3= 2.190713
 n_activity=398640 dram_eff=0.3709 dram_eff_1=0.1139 dram_eff_2=0.1701 dram_eff_3=0.08701
bk0: 3680a 324391i bk1: 3670a 318984i bk2: 3702a 312648i bk3: 3744a 308584i bk4: 3610a 313224i bk5: 3618a 306290i bk6: 3620a 308970i bk7: 3652a 301728i bk8: 3644a 316182i bk9: 3658a 312272i bk10: 3616a 312191i bk11: 3656a 313680i bk12: 3596a 318756i bk13: 3586a 313240i bk14: 3634a 307575i bk15: 3610a 305604i 
bw_dist = 0.102	0.153	0.078	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.69404
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293326 n_act=20054 n_pre=20038 n_req=39361 n_req_1=12835 n_req_2=16942 n_req_3=9584 n_rd=58302 n_write=51674 bw_util=0.3325 bw_util_1=0.1016 bw_util_2=0.1528 bw_util_3=0.078 blp=5.558115 blp_1= 1.561847 blp_2= 2.731507 blp_3= 2.158047
 n_activity=398301 dram_eff=0.3701 dram_eff_1=0.1131 dram_eff_2=0.1701 dram_eff_3=0.08683
bk0: 3688a 322141i bk1: 3682a 321057i bk2: 3720a 309954i bk3: 3744a 309462i bk4: 3620a 313458i bk5: 3608a 306392i bk6: 3632a 306133i bk7: 3636a 303641i bk8: 3654a 314728i bk9: 3654a 310004i bk10: 3612a 313148i bk11: 3658a 310296i bk12: 3584a 315761i bk13: 3588a 313863i bk14: 3604a 309619i bk15: 3618a 305131i 
bw_dist = 0.102	0.153	0.078	0.566	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.57213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36867, Miss = 14548, Miss_rate = 0.395, Pending_hits = 3941, Reservation_fails = 1555
L2_cache_bank[1]: Access = 38036, Miss = 14565, Miss_rate = 0.383, Pending_hits = 4248, Reservation_fails = 5965
L2_cache_bank[2]: Access = 38573, Miss = 14536, Miss_rate = 0.377, Pending_hits = 4042, Reservation_fails = 1923
L2_cache_bank[3]: Access = 37761, Miss = 14560, Miss_rate = 0.386, Pending_hits = 4334, Reservation_fails = 5320
L2_cache_bank[4]: Access = 38889, Miss = 14526, Miss_rate = 0.374, Pending_hits = 4159, Reservation_fails = 2359
L2_cache_bank[5]: Access = 36530, Miss = 14626, Miss_rate = 0.400, Pending_hits = 4050, Reservation_fails = 4247
L2_cache_bank[6]: Access = 38649, Miss = 14513, Miss_rate = 0.376, Pending_hits = 4149, Reservation_fails = 3860
L2_cache_bank[7]: Access = 38135, Miss = 14592, Miss_rate = 0.383, Pending_hits = 4182, Reservation_fails = 4410
L2_cache_bank[8]: Access = 38059, Miss = 14553, Miss_rate = 0.382, Pending_hits = 3972, Reservation_fails = 4572
L2_cache_bank[9]: Access = 38797, Miss = 14598, Miss_rate = 0.376, Pending_hits = 4246, Reservation_fails = 4372
L2_cache_bank[10]: Access = 39789, Miss = 14558, Miss_rate = 0.366, Pending_hits = 4095, Reservation_fails = 5952
L2_cache_bank[11]: Access = 38928, Miss = 14596, Miss_rate = 0.375, Pending_hits = 4276, Reservation_fails = 4306
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36867, Miss = 14548 (0.395), PendingHit = 3941 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38036, Miss = 14565 (0.383), PendingHit = 4248 (0.112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38573, Miss = 14536 (0.377), PendingHit = 4042 (0.105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37761, Miss = 14560 (0.386), PendingHit = 4334 (0.115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38889, Miss = 14526 (0.374), PendingHit = 4159 (0.107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36530, Miss = 14626 (0.4), PendingHit = 4050 (0.111)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38649, Miss = 14513 (0.376), PendingHit = 4149 (0.107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38135, Miss = 14592 (0.383), PendingHit = 4182 (0.11)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38059, Miss = 14553 (0.382), PendingHit = 3972 (0.104)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38797, Miss = 14598 (0.376), PendingHit = 4246 (0.109)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39789, Miss = 14558 (0.366), PendingHit = 4095 (0.103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38928, Miss = 14596 (0.375), PendingHit = 4276 (0.11)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.246
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.289
Stream 1: Accesses  = 202679
Stream 1: Misses  = 49822
Stream 2: Accesses  = 200248
Stream 2: Misses  = 99953
Stream 3: Accesses  = 258765
Stream 3: Misses  = 74818
Stream 1+2: Accesses  = 402927
Stream 1+2: Misses  = 149775
Stream 1+2+3: Accesses  = 661692
Stream 1+2+3: Misses  = 224593
Total Accesses  = 459013
MPKI-CORES
CORE_L2MPKI_0	0.244
CORE_L2MPKI_1	0.267
CORE_L2MPKI_2	0.265
CORE_L2MPKI_3	0.286
CORE_L2MPKI_4	0.272
CORE_L2MPKI_5	0.247
CORE_L2MPKI_6	0.273
CORE_L2MPKI_7	0.255
CORE_L2MPKI_8	0.282
CORE_L2MPKI_9	0.293
CORE_L2MPKI_10	0.267
CORE_L2MPKI_11	0.268
CORE_L2MPKI_12	0.262
CORE_L2MPKI_13	0.287
CORE_L2MPKI_14	0.229
CORE_L2MPKI_15	0.275
CORE_L2MPKI_16	0.265
CORE_L2MPKI_17	0.257
CORE_L2MPKI_18	0.277
CORE_L2MPKI_19	0.258
CORE_L2MPKI_20	1.107
CORE_L2MPKI_21	1.107
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.105
CORE_L2MPKI_24	1.110
CORE_L2MPKI_25	1.103
CORE_L2MPKI_26	1.105
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.102
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.092
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.093
CORE_L2MPKI_33	1.097
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.097
CORE_L2MPKI_36	1.101
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.094
CORE_L2MPKI_39	1.103
CORE_L2MPKI_40	0.101
CORE_L2MPKI_41	0.100
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.100
CORE_L2MPKI_44	0.099
CORE_L2MPKI_45	0.102
CORE_L2MPKI_46	0.103
CORE_L2MPKI_47	0.098
CORE_L2MPKI_48	0.099
CORE_L2MPKI_49	0.098
CORE_L2MPKI_50	0.098
CORE_L2MPKI_51	0.097
CORE_L2MPKI_52	0.099
CORE_L2MPKI_53	0.097
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.099
CORE_L2MPKI_56	0.100
CORE_L2MPKI_57	0.097
CORE_L2MPKI_58	0.097
CORE_L2MPKI_59	0.099
Avg_MPKI_Stream1= 0.266
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.099
MISSES-CORES
CORE_MISSES_0	2267
CORE_MISSES_1	2511
CORE_MISSES_2	2450
CORE_MISSES_3	2673
CORE_MISSES_4	2558
CORE_MISSES_5	2283
CORE_MISSES_6	2565
CORE_MISSES_7	2390
CORE_MISSES_8	2614
CORE_MISSES_9	2724
CORE_MISSES_10	2535
CORE_MISSES_11	2527
CORE_MISSES_12	2461
CORE_MISSES_13	2671
CORE_MISSES_14	2140
CORE_MISSES_15	2563
CORE_MISSES_16	2493
CORE_MISSES_17	2401
CORE_MISSES_18	2595
CORE_MISSES_19	2401
CORE_MISSES_20	5039
CORE_MISSES_21	4957
CORE_MISSES_22	5106
CORE_MISSES_23	5161
CORE_MISSES_24	5005
CORE_MISSES_25	5055
CORE_MISSES_26	4935
CORE_MISSES_27	4953
CORE_MISSES_28	5050
CORE_MISSES_29	5029
CORE_MISSES_30	5085
CORE_MISSES_31	5022
CORE_MISSES_32	5124
CORE_MISSES_33	4881
CORE_MISSES_34	5036
CORE_MISSES_35	5011
CORE_MISSES_36	4816
CORE_MISSES_37	4877
CORE_MISSES_38	4918
CORE_MISSES_39	4893
CORE_MISSES_40	1275
CORE_MISSES_41	1258
CORE_MISSES_42	1239
CORE_MISSES_43	1263
CORE_MISSES_44	1246
CORE_MISSES_45	1296
CORE_MISSES_46	1302
CORE_MISSES_47	1238
CORE_MISSES_48	1255
CORE_MISSES_49	1233
CORE_MISSES_50	1247
CORE_MISSES_51	1229
CORE_MISSES_52	1252
CORE_MISSES_53	1220
CORE_MISSES_54	1214
CORE_MISSES_55	1252
CORE_MISSES_56	1266
CORE_MISSES_57	1232
CORE_MISSES_58	1227
CORE_MISSES_59	1252
L2_MISSES = 174771
L2_total_cache_accesses = 459013
L2_total_cache_misses = 174771
L2_total_cache_miss_rate = 0.3808
L2_total_cache_pending_hits = 49694
L2_total_cache_reservation_fails = 48841
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3416
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 339
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 125015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3081
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15355
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 833
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33479
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1547533
icnt_total_pkts_simt_to_mem=1075782
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     556.5635
gpu_ipc_2 =     270.4318
gpu_ipc_3 =     752.3895
gpu_tot_sim_cycle_stream_1 = 335900
gpu_tot_sim_cycle_stream_2 = 335881
gpu_tot_sim_cycle_stream_3 = 335904
gpu_sim_insn_1 = 186949672
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 252730658
gpu_sim_cycle = 335905
gpu_sim_insn = 530513226
gpu_ipc =    1579.3550
gpu_tot_sim_cycle = 335905
gpu_tot_sim_insn = 530513226
gpu_tot_ipc =    1579.3550
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 546912
gpu_stall_icnt2sh    = 603673
gpu_total_sim_rate=383042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9406306
	L1I_total_cache_misses = 91391
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 67899
L1D_cache:
	L1D_cache_core[0]: Access = 10146, Miss = 10115, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 111382
	L1D_cache_core[1]: Access = 10229, Miss = 10201, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 109328
	L1D_cache_core[2]: Access = 10445, Miss = 10415, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 112101
	L1D_cache_core[3]: Access = 10542, Miss = 10520, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 110939
	L1D_cache_core[4]: Access = 10356, Miss = 10276, Miss_rate = 0.992, Pending_hits = 42, Reservation_fails = 109966
	L1D_cache_core[5]: Access = 10145, Miss = 10109, Miss_rate = 0.996, Pending_hits = 10, Reservation_fails = 113412
	L1D_cache_core[6]: Access = 10119, Miss = 10081, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 108611
	L1D_cache_core[7]: Access = 9911, Miss = 9892, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 113261
	L1D_cache_core[8]: Access = 10451, Miss = 10426, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 113683
	L1D_cache_core[9]: Access = 10163, Miss = 10143, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 112631
	L1D_cache_core[10]: Access = 10111, Miss = 10087, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 107511
	L1D_cache_core[11]: Access = 10059, Miss = 10035, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 110926
	L1D_cache_core[12]: Access = 9660, Miss = 9619, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 106784
	L1D_cache_core[13]: Access = 10094, Miss = 10060, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 108977
	L1D_cache_core[14]: Access = 10226, Miss = 10206, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 109192
	L1D_cache_core[15]: Access = 9663, Miss = 9647, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 112899
	L1D_cache_core[16]: Access = 10338, Miss = 10270, Miss_rate = 0.993, Pending_hits = 37, Reservation_fails = 107192
	L1D_cache_core[17]: Access = 10060, Miss = 10020, Miss_rate = 0.996, Pending_hits = 6, Reservation_fails = 111032
	L1D_cache_core[18]: Access = 9719, Miss = 9707, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 109327
	L1D_cache_core[19]: Access = 10303, Miss = 10270, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 110771
	L1D_cache_core[20]: Access = 9856, Miss = 7849, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 38087
	L1D_cache_core[21]: Access = 9696, Miss = 7830, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 43592
	L1D_cache_core[22]: Access = 10048, Miss = 8032, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 35647
	L1D_cache_core[23]: Access = 10112, Miss = 8126, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 38165
	L1D_cache_core[24]: Access = 9760, Miss = 7745, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39140
	L1D_cache_core[25]: Access = 9920, Miss = 7911, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 38226
	L1D_cache_core[26]: Access = 9664, Miss = 7759, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42746
	L1D_cache_core[27]: Access = 9760, Miss = 7887, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 34547
	L1D_cache_core[28]: Access = 9920, Miss = 7939, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 35542
	L1D_cache_core[29]: Access = 9920, Miss = 7931, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 39023
	L1D_cache_core[30]: Access = 10080, Miss = 7910, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 35184
	L1D_cache_core[31]: Access = 9888, Miss = 7814, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 35536
	L1D_cache_core[32]: Access = 10144, Miss = 8221, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 35847
	L1D_cache_core[33]: Access = 9632, Miss = 7663, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37460
	L1D_cache_core[34]: Access = 9920, Miss = 7909, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 35528
	L1D_cache_core[35]: Access = 9888, Miss = 7850, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36168
	L1D_cache_core[36]: Access = 9472, Miss = 7518, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36266
	L1D_cache_core[37]: Access = 9600, Miss = 7612, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 36867
	L1D_cache_core[38]: Access = 9728, Miss = 7750, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 38277
	L1D_cache_core[39]: Access = 9600, Miss = 7681, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 37404
	L1D_cache_core[40]: Access = 2008, Miss = 1932, Miss_rate = 0.962, Pending_hits = 49, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 2072, Miss = 2014, Miss_rate = 0.972, Pending_hits = 39, Reservation_fails = 6715
	L1D_cache_core[42]: Access = 2014, Miss = 1921, Miss_rate = 0.954, Pending_hits = 64, Reservation_fails = 6953
	L1D_cache_core[43]: Access = 2018, Miss = 1962, Miss_rate = 0.972, Pending_hits = 28, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 2009, Miss = 1955, Miss_rate = 0.973, Pending_hits = 32, Reservation_fails = 9323
	L1D_cache_core[45]: Access = 2108, Miss = 2038, Miss_rate = 0.967, Pending_hits = 42, Reservation_fails = 6582
	L1D_cache_core[46]: Access = 2024, Miss = 1960, Miss_rate = 0.968, Pending_hits = 48, Reservation_fails = 9792
	L1D_cache_core[47]: Access = 2054, Miss = 1987, Miss_rate = 0.967, Pending_hits = 39, Reservation_fails = 6206
	L1D_cache_core[48]: Access = 2076, Miss = 2015, Miss_rate = 0.971, Pending_hits = 36, Reservation_fails = 7572
	L1D_cache_core[49]: Access = 2022, Miss = 1956, Miss_rate = 0.967, Pending_hits = 43, Reservation_fails = 6188
	L1D_cache_core[50]: Access = 2084, Miss = 2032, Miss_rate = 0.975, Pending_hits = 33, Reservation_fails = 4729
	L1D_cache_core[51]: Access = 2054, Miss = 1999, Miss_rate = 0.973, Pending_hits = 39, Reservation_fails = 8846
	L1D_cache_core[52]: Access = 2048, Miss = 1986, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 5783
	L1D_cache_core[53]: Access = 2046, Miss = 1988, Miss_rate = 0.972, Pending_hits = 45, Reservation_fails = 10153
	L1D_cache_core[54]: Access = 2046, Miss = 1953, Miss_rate = 0.955, Pending_hits = 51, Reservation_fails = 6516
	L1D_cache_core[55]: Access = 2052, Miss = 1998, Miss_rate = 0.974, Pending_hits = 35, Reservation_fails = 5949
	L1D_cache_core[56]: Access = 2064, Miss = 2006, Miss_rate = 0.972, Pending_hits = 28, Reservation_fails = 7445
	L1D_cache_core[57]: Access = 2059, Miss = 2011, Miss_rate = 0.977, Pending_hits = 32, Reservation_fails = 5987
	L1D_cache_core[58]: Access = 2062, Miss = 2013, Miss_rate = 0.976, Pending_hits = 24, Reservation_fails = 7756
	L1D_cache_core[59]: Access = 2044, Miss = 1988, Miss_rate = 0.973, Pending_hits = 38, Reservation_fails = 7778
	L1D_total_cache_accesses = 440312
	L1D_total_cache_misses = 398750
	L1D_total_cache_miss_rate = 0.9056
	L1D_total_cache_pending_hits = 912
	L1D_total_cache_reservation_fails = 3100208
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 622671
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3838829
	L1T_total_cache_misses = 3976
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3834853
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2213415
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 620916
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3834853
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 886793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9314915
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 91391
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 67899
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
12337, 15385, 15386, 15383, 15385, 15196, 15198, 12614, 12464, 15503, 15506, 15495, 15501, 15207, 15217, 12644, 12552, 15558, 15573, 15542, 15565, 15255, 15266, 12721, 
gpgpu_n_tot_thrd_icount = 587675360
gpgpu_n_tot_w_icount = 18364855
gpgpu_n_stall_shd_mem = 6712506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251569
gpgpu_n_mem_write_global = 186852
gpgpu_n_mem_texture = 3976
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 4805024
gpgpu_n_store_insn = 4051050
gpgpu_n_shmem_insn = 38499345
gpgpu_n_tex_insn = 12733026
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 16594792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12517
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3256319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7201475	W0_Idle:2639601	W0_Scoreboard:12101963	W1:0	W2:8798	W3:25988	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11602	W10:0	W11:0	W12:0	W13:12090	W14:480175	W15:0	W16:102394	W17:0	W18:48077	W19:0	W20:13419	W21:0	W22:0	W23:0	W24:972742	W25:0	W26:37040	W27:0	W28:3557603	W29:2153502	W30:120256	W31:0	W32:10821875
Warp Occupancy Distribution:
Stall:4214082	W0_Idle:272935	W0_Scoreboard:1879846	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11602	W10:0	W11:0	W12:0	W13:12090	W14:480175	W15:0	W16:20562	W17:0	W18:35576	W19:0	W20:13419	W21:0	W22:0	W23:0	W24:972742	W25:0	W26:37040	W27:0	W28:1637507	W29:0	W30:120256	W31:0	W32:3728368
Warp Occupancy Distribution:
Stall:1169749	W0_Idle:2115829	W0_Scoreboard:7312094	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.455624
warp_utilization1: 0.526141
warp_utilization2: 0.211260
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2012552 {8:251569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21230688 {40:25680,72:26811,136:134361,}
traffic_breakdown_coretomem[INST_ACC_R] = 132472 {8:16559,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31808 {8:3976,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34212840 {136:251565,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1494544 {8:186818,}
traffic_breakdown_memtocore[INST_ACC_R] = 2251344 {136:16554,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540736 {136:3976,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 366 
averagemflatency_1 = 328 
averagemflatency_2= 377 
averagemflatency_3 = 492 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 335904 
mrq_lat_table:134561 	7218 	10275 	17530 	38380 	48869 	46265 	29756 	10700 	1588 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	911 	1015 	525 	138663 	219597 	74922 	6757 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	173282 	63830 	51696 	61416 	76671 	25691 	5769 	681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79416 	164190 	11950 	65 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	45129 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	172 	396 	91 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        32        32 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        32        33 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        32        32 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        32        36 
dram[4]:       119       102        31        30        60        47        32        32        33        44        46        38        30        41        32        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        36 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6068      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.732061  2.895246  2.727550  2.787201  3.006661  3.056876  3.223801  2.992671  3.013946  2.954254  2.865277  2.818898  3.025685  3.017050  2.918182  2.980705 
dram[1]:  2.700531  2.863275  2.768340  2.755505  3.036226  3.098361  3.089150  2.981952  2.846154  3.039004  2.724560  2.780031  2.995788  2.973177  2.830769  2.879902 
dram[2]:  2.809859  2.840032  2.810156  2.752098  2.963816  2.997521  3.167535  3.112245  2.972470  3.048882  2.807059  2.753858  3.083551  3.061525  2.929218  2.975528 
dram[3]:  2.727342  2.756757  2.742229  2.729198  2.935720  2.894525  3.052941  3.090986  2.944711  2.860720  2.827229  2.686230  3.059844  3.098432  2.873977  2.825320 
dram[4]:  2.804229  2.694320  2.723954  2.817829  3.047297  2.879777  3.105802  2.946228  2.962097  2.961165  2.796078  2.876603  3.140957  2.998305  2.788766  2.867257 
dram[5]:  2.733945  2.772269  2.714608  2.768879  2.968621  2.999169  3.034138  2.909091  2.840962  2.940144  2.750386  2.799844  3.035223  2.976371  2.868999  2.821314 
average row locality = 345156/119016 = 2.900081
average row locality_1 = 186781/71403 = 2.615870
average row locality_2 = 101405/35296 = 2.872988
average row locality_3 = 56970/12317 = 4.625315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1832      1841      1846      1861      1810      1804      1810      1820      1831      1827      1812      1816      1794      1795      1813      1801 
dram[1]:      1835      1853      1846      1861      1807      1801      1813      1814      1825      1820      1811      1808      1796      1795      1803      1805 
dram[2]:      1838      1857      1846      1865      1813      1811      1812      1823      1822      1834      1802      1816      1793      1799      1800      1819 
dram[3]:      1837      1849      1844      1868      1804      1803      1808      1815      1823      1827      1801      1816      1796      1796      1800      1818 
dram[4]:      1840      1835      1851      1872      1806      1809      1810      1826      1822      1830      1808      1828      1798      1793      1817      1805 
dram[5]:      1844      1841      1860      1872      1810      1804      1816      1818      1827      1827      1806      1829      1792      1794      1802      1809 
total reads: 174762
bank skew: 1872/1792 = 1.04
chip skew: 29151/29093 = 1.00
number of total write accesses:
dram[0]:      1747      1752      1738      1754      1801      1797      1820      1855      1843      1856      1761      1764      1740      1744      1718      1752 
dram[1]:      1727      1749      1739      1768      1797      1790      1860      1821      1838      1842      1750      1756      1760      1752      1693      1720 
dram[2]:      1753      1747      1751      1743      1791      1816      1837      1837      1849      1846      1777      1753      1750      1734      1759      1707 
dram[3]:      1744      1721      1773      1740      1804      1792      1825      1854      1852      1829      1750      1754      1732      1761      1712      1708 
dram[4]:      1741      1770      1731      1763      1802      1808      1830      1845      1851      1830      1757      1762      1745      1745      1708      1759 
dram[5]:      1732      1738      1745      1758      1785      1807      1828      1830      1835      1857      1753      1766      1741      1733      1724      1712 
total reads: 170396
bank skew: 1860/1693 = 1.10
chip skew: 28450/28344 = 1.00
average mf latency per bank:
dram[0]:        454       468       462       487       455       488       439       458       444       472       464       477       434       457       471       492
dram[1]:        468       458       490       490       480       481       472       456       453       461       476       471       450       464       486       494
dram[2]:        463       449       475       469       482       465       455       441       459       447       458       466       440       433       479       478
dram[3]:        463       461       473       475       470       488       450       458       447       462       461       473       457       447       480       495
dram[4]:        460       469       475       481       463       487       453       455       457       470       483       474       444       457       484       489
dram[5]:        478       469       499       486       491       480       483       462       478       470       496       469       471       460       514       495
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1909      1813      1689      2201      1915
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1677      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      1959      1910      1784      1912      1806      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=294212 n_act=19621 n_pre=19605 n_req=39470 n_req_1=12995 n_req_2=16886 n_req_3=9589 n_rd=58222 n_write=51734 bw_util=0.3328 bw_util_1=0.1025 bw_util_2=0.1523 bw_util_3=0.07805 blp=5.526997 blp_1= 1.553948 blp_2= 2.716626 blp_3= 2.175212
 n_activity=398603 dram_eff=0.3702 dram_eff_1=0.114 dram_eff_2=0.1695 dram_eff_3=0.08682
bk0: 3664a 323862i bk1: 3682a 320443i bk2: 3692a 313790i bk3: 3722a 308641i bk4: 3620a 310031i bk5: 3608a 311830i bk6: 3620a 307983i bk7: 3638a 304140i bk8: 3662a 314945i bk9: 3652a 311387i bk10: 3624a 317330i bk11: 3632a 312269i bk12: 3588a 315782i bk13: 3590a 310603i bk14: 3626a 305861i bk15: 3602a 307243i 
bw_dist = 0.102	0.152	0.078	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.67209
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293801 n_act=19863 n_pre=19847 n_req=39321 n_req_1=12838 n_req_2=16859 n_req_3=9624 n_rd=58186 n_write=51697 bw_util=0.3321 bw_util_1=0.1017 bw_util_2=0.1521 bw_util_3=0.07831 blp=5.530819 blp_1= 1.559891 blp_2= 2.707993 blp_3= 2.168284
 n_activity=398370 dram_eff=0.3696 dram_eff_1=0.1131 dram_eff_2=0.1693 dram_eff_3=0.08716
bk0: 3670a 322194i bk1: 3706a 321456i bk2: 3692a 312823i bk3: 3722a 311841i bk4: 3614a 312815i bk5: 3602a 311711i bk6: 3626a 303711i bk7: 3628a 301293i bk8: 3650a 313939i bk9: 3640a 313529i bk10: 3622a 314994i bk11: 3616a 311369i bk12: 3592a 313754i bk13: 3590a 310959i bk14: 3606a 310476i bk15: 3610a 305795i 
bw_dist = 0.102	0.152	0.078	0.566	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.55086
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=294166 n_act=19608 n_pre=19592 n_req=39557 n_req_1=12988 n_req_2=16924 n_req_3=9645 n_rd=58300 n_write=51728 bw_util=0.3335 bw_util_1=0.1024 bw_util_2=0.1527 bw_util_3=0.07843 blp=5.547698 blp_1= 1.551056 blp_2= 2.693878 blp_3= 2.183910
 n_activity=397952 dram_eff=0.3716 dram_eff_1=0.1141 dram_eff_2=0.1701 dram_eff_3=0.08738
bk0: 3676a 323322i bk1: 3714a 319326i bk2: 3692a 312783i bk3: 3730a 308860i bk4: 3626a 310926i bk5: 3622a 306111i bk6: 3624a 304349i bk7: 3646a 302124i bk8: 3644a 316993i bk9: 3668a 310895i bk10: 3604a 315182i bk11: 3632a 310472i bk12: 3586a 315884i bk13: 3598a 315578i bk14: 3600a 310647i bk15: 3638a 308191i 
bw_dist = 0.102	0.153	0.078	0.564	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.70378
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293570 n_act=19979 n_pre=19963 n_req=39315 n_req_1=12826 n_req_2=16860 n_req_3=9629 n_rd=58208 n_write=51674 bw_util=0.332 bw_util_1=0.1016 bw_util_2=0.1521 bw_util_3=0.07824 blp=5.535403 blp_1= 1.567396 blp_2= 2.711711 blp_3= 2.168065
 n_activity=398862 dram_eff=0.369 dram_eff_1=0.113 dram_eff_2=0.1691 dram_eff_3=0.08698
bk0: 3674a 324082i bk1: 3698a 319583i bk2: 3688a 314654i bk3: 3736a 310906i bk4: 3606a 310912i bk5: 3606a 305899i bk6: 3616a 305666i bk7: 3630a 304994i bk8: 3646a 314575i bk9: 3654a 309932i bk10: 3602a 315076i bk11: 3632a 309669i bk12: 3592a 315162i bk13: 3592a 314041i bk14: 3600a 309481i bk15: 3636a 303479i 
bw_dist = 0.102	0.152	0.078	0.568	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.46328
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293587 n_act=19892 n_pre=19876 n_req=39546 n_req_1=12986 n_req_2=16950 n_req_3=9610 n_rd=58296 n_write=51743 bw_util=0.3335 bw_util_1=0.1024 bw_util_2=0.1529 bw_util_3=0.07822 blp=5.525462 blp_1= 1.563703 blp_2= 2.673815 blp_3= 2.190713
 n_activity=398640 dram_eff=0.3709 dram_eff_1=0.1139 dram_eff_2=0.1701 dram_eff_3=0.08701
bk0: 3680a 324391i bk1: 3670a 318984i bk2: 3702a 312648i bk3: 3744a 308584i bk4: 3610a 313224i bk5: 3618a 306290i bk6: 3620a 308970i bk7: 3652a 301728i bk8: 3644a 316182i bk9: 3658a 312272i bk10: 3616a 312191i bk11: 3656a 313680i bk12: 3596a 318756i bk13: 3586a 313240i bk14: 3634a 307575i bk15: 3610a 305604i 
bw_dist = 0.102	0.153	0.078	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.69404
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443394 n_nop=293326 n_act=20054 n_pre=20038 n_req=39361 n_req_1=12835 n_req_2=16942 n_req_3=9584 n_rd=58302 n_write=51674 bw_util=0.3325 bw_util_1=0.1016 bw_util_2=0.1528 bw_util_3=0.078 blp=5.558115 blp_1= 1.561847 blp_2= 2.731507 blp_3= 2.158047
 n_activity=398301 dram_eff=0.3701 dram_eff_1=0.1131 dram_eff_2=0.1701 dram_eff_3=0.08683
bk0: 3688a 322141i bk1: 3682a 321057i bk2: 3720a 309954i bk3: 3744a 309462i bk4: 3620a 313458i bk5: 3608a 306392i bk6: 3632a 306133i bk7: 3636a 303641i bk8: 3654a 314728i bk9: 3654a 310004i bk10: 3612a 313148i bk11: 3658a 310296i bk12: 3584a 315761i bk13: 3588a 313863i bk14: 3604a 309619i bk15: 3618a 305131i 
bw_dist = 0.102	0.153	0.078	0.566	0.102
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.57213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36867, Miss = 14548, Miss_rate = 0.395, Pending_hits = 3941, Reservation_fails = 1555
L2_cache_bank[1]: Access = 38036, Miss = 14565, Miss_rate = 0.383, Pending_hits = 4248, Reservation_fails = 5965
L2_cache_bank[2]: Access = 38573, Miss = 14536, Miss_rate = 0.377, Pending_hits = 4042, Reservation_fails = 1923
L2_cache_bank[3]: Access = 37761, Miss = 14560, Miss_rate = 0.386, Pending_hits = 4334, Reservation_fails = 5320
L2_cache_bank[4]: Access = 38889, Miss = 14526, Miss_rate = 0.374, Pending_hits = 4159, Reservation_fails = 2359
L2_cache_bank[5]: Access = 36530, Miss = 14626, Miss_rate = 0.400, Pending_hits = 4050, Reservation_fails = 4247
L2_cache_bank[6]: Access = 38649, Miss = 14513, Miss_rate = 0.376, Pending_hits = 4149, Reservation_fails = 3860
L2_cache_bank[7]: Access = 38135, Miss = 14592, Miss_rate = 0.383, Pending_hits = 4182, Reservation_fails = 4410
L2_cache_bank[8]: Access = 38059, Miss = 14553, Miss_rate = 0.382, Pending_hits = 3972, Reservation_fails = 4572
L2_cache_bank[9]: Access = 38797, Miss = 14598, Miss_rate = 0.376, Pending_hits = 4246, Reservation_fails = 4372
L2_cache_bank[10]: Access = 39789, Miss = 14558, Miss_rate = 0.366, Pending_hits = 4095, Reservation_fails = 5952
L2_cache_bank[11]: Access = 38928, Miss = 14596, Miss_rate = 0.375, Pending_hits = 4276, Reservation_fails = 4306
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36867, Miss = 14548 (0.395), PendingHit = 3941 (0.107)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38036, Miss = 14565 (0.383), PendingHit = 4248 (0.112)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38573, Miss = 14536 (0.377), PendingHit = 4042 (0.105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37761, Miss = 14560 (0.386), PendingHit = 4334 (0.115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38889, Miss = 14526 (0.374), PendingHit = 4159 (0.107)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36530, Miss = 14626 (0.4), PendingHit = 4050 (0.111)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38649, Miss = 14513 (0.376), PendingHit = 4149 (0.107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38135, Miss = 14592 (0.383), PendingHit = 4182 (0.11)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38059, Miss = 14553 (0.382), PendingHit = 3972 (0.104)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38797, Miss = 14598 (0.376), PendingHit = 4246 (0.109)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39789, Miss = 14558 (0.366), PendingHit = 4095 (0.103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38928, Miss = 14596 (0.375), PendingHit = 4276 (0.11)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.246
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.289
Stream 1: Accesses  = 202679
Stream 1: Misses  = 49822
Stream 2: Accesses  = 200248
Stream 2: Misses  = 99953
Stream 3: Accesses  = 258765
Stream 3: Misses  = 74818
Stream 1+2: Accesses  = 402927
Stream 1+2: Misses  = 149775
Stream 1+2+3: Accesses  = 661692
Stream 1+2+3: Misses  = 224593
Total Accesses  = 459013
MPKI-CORES
CORE_L2MPKI_0	0.244
CORE_L2MPKI_1	0.267
CORE_L2MPKI_2	0.265
CORE_L2MPKI_3	0.286
CORE_L2MPKI_4	0.272
CORE_L2MPKI_5	0.247
CORE_L2MPKI_6	0.273
CORE_L2MPKI_7	0.255
CORE_L2MPKI_8	0.282
CORE_L2MPKI_9	0.293
CORE_L2MPKI_10	0.267
CORE_L2MPKI_11	0.268
CORE_L2MPKI_12	0.262
CORE_L2MPKI_13	0.287
CORE_L2MPKI_14	0.229
CORE_L2MPKI_15	0.275
CORE_L2MPKI_16	0.265
CORE_L2MPKI_17	0.257
CORE_L2MPKI_18	0.277
CORE_L2MPKI_19	0.258
CORE_L2MPKI_20	1.107
CORE_L2MPKI_21	1.107
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.105
CORE_L2MPKI_24	1.110
CORE_L2MPKI_25	1.103
CORE_L2MPKI_26	1.105
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.102
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.092
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.093
CORE_L2MPKI_33	1.097
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.097
CORE_L2MPKI_36	1.101
CORE_L2MPKI_37	1.100
CORE_L2MPKI_38	1.094
CORE_L2MPKI_39	1.103
CORE_L2MPKI_40	0.101
CORE_L2MPKI_41	0.100
CORE_L2MPKI_42	0.098
CORE_L2MPKI_43	0.100
CORE_L2MPKI_44	0.099
CORE_L2MPKI_45	0.102
CORE_L2MPKI_46	0.103
CORE_L2MPKI_47	0.098
CORE_L2MPKI_48	0.099
CORE_L2MPKI_49	0.098
CORE_L2MPKI_50	0.098
CORE_L2MPKI_51	0.097
CORE_L2MPKI_52	0.099
CORE_L2MPKI_53	0.097
CORE_L2MPKI_54	0.096
CORE_L2MPKI_55	0.099
CORE_L2MPKI_56	0.100
CORE_L2MPKI_57	0.097
CORE_L2MPKI_58	0.097
CORE_L2MPKI_59	0.099
Avg_MPKI_Stream1= 0.266
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.099
MISSES-CORES
CORE_MISSES_0	2267
CORE_MISSES_1	2511
CORE_MISSES_2	2450
CORE_MISSES_3	2673
CORE_MISSES_4	2558
CORE_MISSES_5	2283
CORE_MISSES_6	2565
CORE_MISSES_7	2390
CORE_MISSES_8	2614
CORE_MISSES_9	2724
CORE_MISSES_10	2535
CORE_MISSES_11	2527
CORE_MISSES_12	2461
CORE_MISSES_13	2671
CORE_MISSES_14	2140
CORE_MISSES_15	2563
CORE_MISSES_16	2493
CORE_MISSES_17	2401
CORE_MISSES_18	2595
CORE_MISSES_19	2401
CORE_MISSES_20	5039
CORE_MISSES_21	4957
CORE_MISSES_22	5106
CORE_MISSES_23	5161
CORE_MISSES_24	5005
CORE_MISSES_25	5055
CORE_MISSES_26	4935
CORE_MISSES_27	4953
CORE_MISSES_28	5050
CORE_MISSES_29	5029
CORE_MISSES_30	5085
CORE_MISSES_31	5022
CORE_MISSES_32	5124
CORE_MISSES_33	4881
CORE_MISSES_34	5036
CORE_MISSES_35	5011
CORE_MISSES_36	4816
CORE_MISSES_37	4877
CORE_MISSES_38	4918
CORE_MISSES_39	4893
CORE_MISSES_40	1275
CORE_MISSES_41	1258
CORE_MISSES_42	1239
CORE_MISSES_43	1263
CORE_MISSES_44	1246
CORE_MISSES_45	1296
CORE_MISSES_46	1302
CORE_MISSES_47	1238
CORE_MISSES_48	1255
CORE_MISSES_49	1233
CORE_MISSES_50	1247
CORE_MISSES_51	1229
CORE_MISSES_52	1252
CORE_MISSES_53	1220
CORE_MISSES_54	1214
CORE_MISSES_55	1252
CORE_MISSES_56	1266
CORE_MISSES_57	1232
CORE_MISSES_58	1227
CORE_MISSES_59	1252
L2_MISSES = 174771
L2_total_cache_accesses = 459013
L2_total_cache_misses = 174771
L2_total_cache_miss_rate = 0.3808
L2_total_cache_pending_hits = 49694
L2_total_cache_reservation_fails = 48841
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3416
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 339
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 125015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3081
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15355
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 833
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33479
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1547533
icnt_total_pkts_simt_to_mem=1075782
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     554.7121
gpu_ipc_2 =     270.0333
gpu_ipc_3 =     749.3053
gpu_tot_sim_cycle_stream_1 = 364429
gpu_tot_sim_cycle_stream_2 = 364408
gpu_tot_sim_cycle_stream_3 = 364433
gpu_sim_insn_1 = 202153174
gpu_sim_insn_2 = 98402304
gpu_sim_insn_3 = 273071576
gpu_sim_cycle = 364434
gpu_sim_insn = 573627054
gpu_ipc =    1574.0219
gpu_tot_sim_cycle = 364434
gpu_tot_sim_insn = 573627054
gpu_tot_ipc =    1574.0219
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 593393
gpu_stall_icnt2sh    = 649178
gpu_total_sim_rate=383953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10174573
	L1I_total_cache_misses = 97038
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 10930, Miss = 10899, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 121150
	L1D_cache_core[1]: Access = 11091, Miss = 11061, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 117877
	L1D_cache_core[2]: Access = 11295, Miss = 11257, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 122523
	L1D_cache_core[3]: Access = 11322, Miss = 11300, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 120845
	L1D_cache_core[4]: Access = 11074, Miss = 10991, Miss_rate = 0.993, Pending_hits = 43, Reservation_fails = 120085
	L1D_cache_core[5]: Access = 11047, Miss = 11007, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 123437
	L1D_cache_core[6]: Access = 11007, Miss = 10967, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 118254
	L1D_cache_core[7]: Access = 10807, Miss = 10788, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 122343
	L1D_cache_core[8]: Access = 11187, Miss = 11156, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 122779
	L1D_cache_core[9]: Access = 10951, Miss = 10931, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 121340
	L1D_cache_core[10]: Access = 11011, Miss = 10987, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 116010
	L1D_cache_core[11]: Access = 10915, Miss = 10891, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 120710
	L1D_cache_core[12]: Access = 10528, Miss = 10487, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 114571
	L1D_cache_core[13]: Access = 10918, Miss = 10884, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 118072
	L1D_cache_core[14]: Access = 11082, Miss = 11058, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 119254
	L1D_cache_core[15]: Access = 10579, Miss = 10563, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 121416
	L1D_cache_core[16]: Access = 11200, Miss = 11132, Miss_rate = 0.994, Pending_hits = 37, Reservation_fails = 117641
	L1D_cache_core[17]: Access = 10828, Miss = 10787, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 120181
	L1D_cache_core[18]: Access = 10443, Miss = 10431, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 118883
	L1D_cache_core[19]: Access = 11117, Miss = 11084, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 119153
	L1D_cache_core[20]: Access = 10752, Miss = 8569, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 40888
	L1D_cache_core[21]: Access = 10528, Miss = 8486, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47058
	L1D_cache_core[22]: Access = 10816, Miss = 8632, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39284
	L1D_cache_core[23]: Access = 10976, Miss = 8800, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41201
	L1D_cache_core[24]: Access = 10560, Miss = 8401, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 43110
	L1D_cache_core[25]: Access = 10720, Miss = 8535, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41468
	L1D_cache_core[26]: Access = 10528, Miss = 8449, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 45711
	L1D_cache_core[27]: Access = 10592, Miss = 8566, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 38660
	L1D_cache_core[28]: Access = 10752, Miss = 8614, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 39328
	L1D_cache_core[29]: Access = 10720, Miss = 8573, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 41974
	L1D_cache_core[30]: Access = 10912, Miss = 8566, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 38309
	L1D_cache_core[31]: Access = 10656, Miss = 8438, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39296
	L1D_cache_core[32]: Access = 10944, Miss = 8886, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 39729
	L1D_cache_core[33]: Access = 10464, Miss = 8337, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 40595
	L1D_cache_core[34]: Access = 10720, Miss = 8557, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39619
	L1D_cache_core[35]: Access = 10688, Miss = 8474, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39770
	L1D_cache_core[36]: Access = 10304, Miss = 8174, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39533
	L1D_cache_core[37]: Access = 10432, Miss = 8269, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39793
	L1D_cache_core[38]: Access = 10528, Miss = 8394, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 41668
	L1D_cache_core[39]: Access = 10400, Miss = 8331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40682
	L1D_cache_core[40]: Access = 2216, Miss = 2138, Miss_rate = 0.965, Pending_hits = 49, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 2284, Miss = 2222, Miss_rate = 0.973, Pending_hits = 43, Reservation_fails = 7031
	L1D_cache_core[42]: Access = 2222, Miss = 2126, Miss_rate = 0.957, Pending_hits = 64, Reservation_fails = 7384
	L1D_cache_core[43]: Access = 2260, Miss = 2201, Miss_rate = 0.974, Pending_hits = 31, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 2232, Miss = 2178, Miss_rate = 0.976, Pending_hits = 32, Reservation_fails = 9323
	L1D_cache_core[45]: Access = 2308, Miss = 2235, Miss_rate = 0.968, Pending_hits = 45, Reservation_fails = 6912
	L1D_cache_core[46]: Access = 2244, Miss = 2177, Miss_rate = 0.970, Pending_hits = 48, Reservation_fails = 9792
	L1D_cache_core[47]: Access = 2270, Miss = 2202, Miss_rate = 0.970, Pending_hits = 39, Reservation_fails = 6325
	L1D_cache_core[48]: Access = 2280, Miss = 2219, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 7804
	L1D_cache_core[49]: Access = 2238, Miss = 2172, Miss_rate = 0.971, Pending_hits = 43, Reservation_fails = 6561
	L1D_cache_core[50]: Access = 2300, Miss = 2248, Miss_rate = 0.977, Pending_hits = 33, Reservation_fails = 5765
	L1D_cache_core[51]: Access = 2266, Miss = 2208, Miss_rate = 0.974, Pending_hits = 42, Reservation_fails = 9279
	L1D_cache_core[52]: Access = 2264, Miss = 2201, Miss_rate = 0.972, Pending_hits = 41, Reservation_fails = 6288
	L1D_cache_core[53]: Access = 2276, Miss = 2218, Miss_rate = 0.975, Pending_hits = 45, Reservation_fails = 10214
	L1D_cache_core[54]: Access = 2272, Miss = 2176, Miss_rate = 0.958, Pending_hits = 51, Reservation_fails = 6633
	L1D_cache_core[55]: Access = 2260, Miss = 2204, Miss_rate = 0.975, Pending_hits = 35, Reservation_fails = 6387
	L1D_cache_core[56]: Access = 2288, Miss = 2230, Miss_rate = 0.975, Pending_hits = 28, Reservation_fails = 7644
	L1D_cache_core[57]: Access = 2260, Miss = 2210, Miss_rate = 0.978, Pending_hits = 32, Reservation_fails = 6085
	L1D_cache_core[58]: Access = 2262, Miss = 2211, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 2248, Miss = 2189, Miss_rate = 0.974, Pending_hits = 38, Reservation_fails = 8464
	L1D_total_cache_accesses = 477574
	L1D_total_cache_misses = 432677
	L1D_total_cache_miss_rate = 0.9060
	L1D_total_cache_pending_hits = 933
	L1D_total_cache_reservation_fails = 3361133
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 668325
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4069656
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4065677
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2393467
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 666570
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4065677
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 160369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10077535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 97038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
13289, 16709, 16709, 16709, 16709, 16518, 16522, 13570, 13412, 16827, 16830, 16827, 16832, 16543, 16546, 13591, 13444, 16796, 16797, 16795, 16794, 16510, 16510, 13632, 
gpgpu_n_tot_thrd_icount = 635787872
gpgpu_n_tot_w_icount = 19868371
gpgpu_n_stall_shd_mem = 7184779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 272308
gpgpu_n_mem_write_global = 203310
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 5202496
gpgpu_n_store_insn = 4398390
gpgpu_n_shmem_insn = 41803058
gpgpu_n_tex_insn = 13769168
gpgpu_n_const_mem_insn = 2981888
gpgpu_n_param_mem_insn = 17782588
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13999
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3530668
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7735598	W0_Idle:2833173	W0_Scoreboard:13294533	W1:0	W2:9452	W3:28426	W4:0	W5:0	W6:0	W7:0	W8:0	W9:12399	W10:0	W11:0	W12:0	W13:12872	W14:514008	W15:0	W16:107320	W17:0	W18:51965	W19:0	W20:14427	W21:0	W22:0	W23:0	W24:1110436	W25:0	W26:39429	W27:0	W28:3882245	W29:2280798	W30:128128	W31:0	W32:11676871
Warp Occupancy Distribution:
Stall:4561718	W0_Idle:311113	W0_Scoreboard:2049344	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:12399	W10:0	W11:0	W12:0	W13:12872	W14:514008	W15:0	W16:23368	W17:0	W18:37970	W19:0	W20:14427	W21:0	W22:0	W23:0	W24:1110436	W25:0	W26:39429	W27:0	W28:1754017	W29:0	W30:128128	W31:0	W32:4008131
Warp Occupancy Distribution:
Stall:1277417	W0_Idle:2259753	W0_Scoreboard:7965118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3075072
warp_utilization0: 0.454330
warp_utilization1: 0.525142
warp_utilization2: 0.210948
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2178464 {8:272308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23089104 {40:28023,72:29232,136:146055,}
traffic_breakdown_coretomem[INST_ACC_R] = 139056 {8:17382,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37008456 {136:272121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1625960 {8:203245,}
traffic_breakdown_memtocore[INST_ACC_R] = 2363952 {136:17382,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 367 
averagemflatency_1 = 329 
averagemflatency_2= 378 
averagemflatency_3 = 493 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 364433 
mrq_lat_table:146141 	7839 	11158 	19038 	41895 	53353 	50716 	32600 	11830 	1763 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	149493 	237643 	82213 	7569 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	187419 	69335 	55775 	66393 	83435 	27728 	6259 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	85861 	177612 	12638 	65 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	61556 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	185 	428 	103 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.766690  2.946975  2.789548  2.861671  2.986259  3.067557  3.219313  2.964232  2.981189  2.924779  2.837564  2.785918  3.024448  3.003135  2.950301  3.029253 
dram[1]:  2.710618  2.888970  2.794726  2.829545  3.022498  3.060822  3.069606  2.966089  2.827116  2.998485  2.700553  2.787143  2.983759  2.971384  2.877323  2.927068 
dram[2]:  2.838130  2.886861  2.850649  2.827635  2.953066  3.000765  3.146497  3.069822  2.944113  3.018997  2.792857  2.740533  3.096774  3.053429  2.972769  3.019275 
dram[3]:  2.759663  2.776045  2.790961  2.753492  2.931476  2.869469  3.063813  3.090413  2.906823  2.814020  2.828012  2.680165  3.083803  3.069212  2.907934  2.867841 
dram[4]:  2.842372  2.734990  2.807966  2.880317  3.070644  2.862674  3.085356  2.948033  2.944941  2.911505  2.757768  2.814389  3.130399  3.006274  2.839014  2.920799 
dram[5]:  2.784801  2.812589  2.763139  2.828348  2.943268  2.963526  3.029163  2.883772  2.805417  2.908559  2.743319  2.764789  3.002349  2.972889  2.935387  2.887657 
average row locality = 376347/129458 = 2.907097
average row locality_1 = 202824/77463 = 2.618334
average row locality_2 = 109772/38454 = 2.854631
average row locality_3 = 63751/13541 = 4.707998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1970      1977      1984      1999      1960      1950      1967      1974      1986      1981      1994      1990      1955      1953      1972      1960 
dram[1]:      1972      1989      1984      2000      1951      1949      1967      1969      1979      1978      1988      1984      1954      1953      1963      1963 
dram[2]:      1974      1995      1984      2003      1958      1964      1968      1977      1976      1991      1978      1993      1953      1958      1958      1978 
dram[3]:      1970      1985      1981      2009      1949      1949      1964      1969      1979      1984      1980      1990      1955      1957      1959      1978 
dram[4]:      1977      1975      1990      2009      1957      1957      1964      1980      1976      1986      1987      1999      1954      1955      1976      1965 
dram[5]:      1980      1980      2002      2010      1957      1952      1971      1973      1982      1984      1984      2002      1949      1958      1962      1970 
total reads: 189504
bank skew: 2010/1949 = 1.03
chip skew: 31616/31543 = 1.00
number of total write accesses:
dram[0]:      1967      1969      1966      1973      1955      1955      1967      2004      1976      1985      1919      1927      1880      1879      1946      1975 
dram[1]:      1934      1966      1937      1984      1945      1926      2002      1967      1962      1980      1917      1918      1904      1889      1907      1930 
dram[2]:      1971      1960      1967      1967      1943      1968      1984      1980      1975      1982      1932      1915      1887      1871      1972      1938 
dram[3]:      1957      1932      1971      1934      1944      1942      1973      1996      1983      1950      1917      1915      1872      1901      1926      1928 
dram[4]:      1954      1988      1958      1986      1956      1962      1976      1991      1982      1962      1918      1913      1887      1878      1939      1981 
dram[5]:      1941      1952      1941      1961      1934      1948      1976      1972      1954      1992      1918      1924      1885      1880      1945      1937 
total reads: 186855
bank skew: 2004/1871 = 1.07
chip skew: 31243/31041 = 1.01
average mf latency per bank:
dram[0]:        444       458       454       477       457       486       443       460       447       474       471       482       438       462       474       498
dram[1]:        458       449       480       481       476       477       472       456       457       463       475       473       450       467       490       491
dram[2]:        451       441       467       459       478       463       456       442       462       449       458       468       442       436       484       478
dram[3]:        451       455       467       465       469       484       452       458       452       465       461       473       460       449       477       499
dram[4]:        448       459       467       475       462       483       451       459       458       476       483       475       445       460       487       495
dram[5]:        469       461       493       480       491       482       483       467       482       478       501       474       474       464       523       494
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1911      1813      1689      2201      1924
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1713      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      2013      1910      1784      1912      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318470 n_act=21355 n_pre=21339 n_req=43045 n_req_1=14031 n_req_2=18280 n_req_3=10734 n_rd=63144 n_write=56744 bw_util=0.3341 bw_util_1=0.1016 bw_util_2=0.152 bw_util_3=0.08049 blp=5.546076 blp_1= 1.550629 blp_2= 2.712765 blp_3= 2.173977
 n_activity=433023 dram_eff=0.3711 dram_eff_1=0.1128 dram_eff_2=0.1689 dram_eff_3=0.08941
bk0: 3940a 349696i bk1: 3954a 345127i bk2: 3968a 337877i bk3: 3998a 333492i bk4: 3920a 337263i bk5: 3900a 338659i bk6: 3934a 334220i bk7: 3948a 330297i bk8: 3972a 343093i bk9: 3962a 339334i bk10: 3988a 342046i bk11: 3980a 336384i bk12: 3910a 342361i bk13: 3906a 337243i bk14: 3944a 329338i bk15: 3920a 330477i 
bw_dist = 0.102	0.152	0.080	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.78982
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318122 n_act=21617 n_pre=21601 n_req=42790 n_req_1=13777 n_req_2=18255 n_req_3=10758 n_rd=63086 n_write=56626 bw_util=0.3329 bw_util_1=0.1005 bw_util_2=0.1518 bw_util_3=0.08064 blp=5.539179 blp_1= 1.554095 blp_2= 2.693575 blp_3= 2.158973
 n_activity=432642 dram_eff=0.3701 dram_eff_1=0.1117 dram_eff_2=0.1688 dram_eff_3=0.08967
bk0: 3944a 348072i bk1: 3978a 346313i bk2: 3968a 338502i bk3: 4000a 336527i bk4: 3902a 339620i bk5: 3898a 338248i bk6: 3934a 330229i bk7: 3938a 327810i bk8: 3958a 342936i bk9: 3956a 341633i bk10: 3976a 340089i bk11: 3968a 336442i bk12: 3908a 340205i bk13: 3906a 337641i bk14: 3926a 333845i bk15: 3926a 329826i 
bw_dist = 0.100	0.152	0.081	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.63608
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318544 n_act=21321 n_pre=21305 n_req=43100 n_req_1=14004 n_req_2=18312 n_req_3=10784 n_rd=63214 n_write=56668 bw_util=0.3345 bw_util_1=0.1014 bw_util_2=0.1523 bw_util_3=0.08079 blp=5.557227 blp_1= 1.548368 blp_2= 2.690247 blp_3= 2.175394
 n_activity=432645 dram_eff=0.3719 dram_eff_1=0.1128 dram_eff_2=0.1693 dram_eff_3=0.08983
bk0: 3948a 348622i bk1: 3990a 344823i bk2: 3968a 337336i bk3: 4006a 333720i bk4: 3916a 337858i bk5: 3926a 332503i bk6: 3936a 330864i bk7: 3954a 328350i bk8: 3952a 345573i bk9: 3982a 338497i bk10: 3956a 340500i bk11: 3986a 335345i bk12: 3906a 342768i bk13: 3916a 341678i bk14: 3916a 334423i bk15: 3956a 331766i 
bw_dist = 0.101	0.152	0.081	0.565	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.77742
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317928 n_act=21726 n_pre=21710 n_req=42784 n_req_1=13760 n_req_2=18256 n_req_3=10768 n_rd=63116 n_write=56572 bw_util=0.3329 bw_util_1=0.1004 bw_util_2=0.1518 bw_util_3=0.08062 blp=5.553959 blp_1= 1.562518 blp_2= 2.704161 blp_3= 2.153756
 n_activity=432862 dram_eff=0.3699 dram_eff_1=0.1116 dram_eff_2=0.1687 dram_eff_3=0.0896
bk0: 3940a 348631i bk1: 3970a 344196i bk2: 3962a 340330i bk3: 4018a 336160i bk4: 3898a 337575i bk5: 3898a 331763i bk6: 3928a 332955i bk7: 3938a 330854i bk8: 3958a 342944i bk9: 3968a 337640i bk10: 3960a 341051i bk11: 3980a 335127i bk12: 3910a 341441i bk13: 3914a 339959i bk14: 3918a 333128i bk15: 3956a 326427i 
bw_dist = 0.100	0.152	0.081	0.567	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.54646
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317878 n_act=21629 n_pre=21613 n_req=43113 n_req_1=14023 n_req_2=18345 n_req_3=10745 n_rd=63210 n_write=56722 bw_util=0.3346 bw_util_1=0.1015 bw_util_2=0.1525 bw_util_3=0.08059 blp=5.534701 blp_1= 1.558322 blp_2= 2.682120 blp_3= 2.170918
 n_activity=433544 dram_eff=0.3713 dram_eff_1=0.1126 dram_eff_2=0.1693 dram_eff_3=0.08943
bk0: 3954a 349608i bk1: 3948a 343587i bk2: 3980a 338085i bk3: 4016a 333532i bk4: 3914a 340095i bk5: 3914a 332454i bk6: 3928a 336042i bk7: 3960a 327963i bk8: 3952a 344535i bk9: 3972a 339309i bk10: 3974a 337261i bk11: 3998a 338895i bk12: 3908a 345263i bk13: 3910a 339776i bk14: 3952a 331105i bk15: 3930a 329085i 
bw_dist = 0.101	0.153	0.081	0.567	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.80905
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317595 n_act=21810 n_pre=21794 n_req=42854 n_req_1=13782 n_req_2=18346 n_req_3=10726 n_rd=63232 n_write=56621 bw_util=0.3335 bw_util_1=0.1005 bw_util_2=0.1525 bw_util_3=0.08043 blp=5.579465 blp_1= 1.554985 blp_2= 2.721133 blp_3= 2.150515
 n_activity=432484 dram_eff=0.3709 dram_eff_1=0.1118 dram_eff_2=0.1697 dram_eff_3=0.08946
bk0: 3960a 348055i bk1: 3960a 345625i bk2: 4004a 335424i bk3: 4020a 334790i bk4: 3914a 339703i bk5: 3904a 332423i bk6: 3942a 332557i bk7: 3946a 330053i bk8: 3964a 343433i bk9: 3968a 337079i bk10: 3968a 338079i bk11: 4004a 335237i bk12: 3898a 341739i bk13: 3916a 339328i bk14: 3924a 332561i bk15: 3940a 328151i 
bw_dist = 0.101	0.153	0.080	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.69701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39963, Miss = 15793, Miss_rate = 0.395, Pending_hits = 4340, Reservation_fails = 2038
L2_cache_bank[1]: Access = 41151, Miss = 15786, Miss_rate = 0.384, Pending_hits = 4678, Reservation_fails = 6911
L2_cache_bank[2]: Access = 41705, Miss = 15761, Miss_rate = 0.378, Pending_hits = 4374, Reservation_fails = 1936
L2_cache_bank[3]: Access = 40874, Miss = 15786, Miss_rate = 0.386, Pending_hits = 4703, Reservation_fails = 5632
L2_cache_bank[4]: Access = 42071, Miss = 15750, Miss_rate = 0.374, Pending_hits = 4558, Reservation_fails = 2407
L2_cache_bank[5]: Access = 39639, Miss = 15863, Miss_rate = 0.400, Pending_hits = 4454, Reservation_fails = 5050
L2_cache_bank[6]: Access = 41814, Miss = 15738, Miss_rate = 0.376, Pending_hits = 4511, Reservation_fails = 3894
L2_cache_bank[7]: Access = 41290, Miss = 15825, Miss_rate = 0.383, Pending_hits = 4533, Reservation_fails = 4676
L2_cache_bank[8]: Access = 41188, Miss = 15787, Miss_rate = 0.383, Pending_hits = 4388, Reservation_fails = 4880
L2_cache_bank[9]: Access = 42013, Miss = 15828, Miss_rate = 0.377, Pending_hits = 4681, Reservation_fails = 4740
L2_cache_bank[10]: Access = 43017, Miss = 15790, Miss_rate = 0.367, Pending_hits = 4458, Reservation_fails = 6901
L2_cache_bank[11]: Access = 42178, Miss = 15830, Miss_rate = 0.375, Pending_hits = 4657, Reservation_fails = 5075
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39963, Miss = 15793 (0.395), PendingHit = 4340 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41151, Miss = 15786 (0.384), PendingHit = 4678 (0.114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41705, Miss = 15761 (0.378), PendingHit = 4374 (0.105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40874, Miss = 15786 (0.386), PendingHit = 4703 (0.115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42071, Miss = 15750 (0.374), PendingHit = 4558 (0.108)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39639, Miss = 15863 (0.4), PendingHit = 4454 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41814, Miss = 15738 (0.376), PendingHit = 4511 (0.108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41290, Miss = 15825 (0.383), PendingHit = 4533 (0.11)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41188, Miss = 15787 (0.383), PendingHit = 4388 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42013, Miss = 15828 (0.377), PendingHit = 4681 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43017, Miss = 15790 (0.367), PendingHit = 4458 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42178, Miss = 15830 (0.375), PendingHit = 4657 (0.11)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.244
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.290
Stream 1: Accesses  = 219132
Stream 1: Misses  = 53438
Stream 2: Accesses  = 216932
Stream 2: Misses  = 108243
Stream 3: Accesses  = 279971
Stream 3: Misses  = 81294
Stream 1+2: Accesses  = 436064
Stream 1+2: Misses  = 161681
Stream 1+2+3: Accesses  = 716035
Stream 1+2+3: Misses  = 242975
Total Accesses  = 496903
MPKI-CORES
CORE_L2MPKI_0	0.239
CORE_L2MPKI_1	0.263
CORE_L2MPKI_2	0.268
CORE_L2MPKI_3	0.277
CORE_L2MPKI_4	0.272
CORE_L2MPKI_5	0.250
CORE_L2MPKI_6	0.268
CORE_L2MPKI_7	0.251
CORE_L2MPKI_8	0.278
CORE_L2MPKI_9	0.292
CORE_L2MPKI_10	0.267
CORE_L2MPKI_11	0.263
CORE_L2MPKI_12	0.264
CORE_L2MPKI_13	0.282
CORE_L2MPKI_14	0.233
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.264
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.276
CORE_L2MPKI_19	0.253
CORE_L2MPKI_20	1.106
CORE_L2MPKI_21	1.105
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.105
CORE_L2MPKI_24	1.110
CORE_L2MPKI_25	1.102
CORE_L2MPKI_26	1.104
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.101
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.092
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.097
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.097
CORE_L2MPKI_36	1.099
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.095
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.104
CORE_L2MPKI_41	0.101
CORE_L2MPKI_42	0.101
CORE_L2MPKI_43	0.105
CORE_L2MPKI_44	0.103
CORE_L2MPKI_45	0.104
CORE_L2MPKI_46	0.104
CORE_L2MPKI_47	0.101
CORE_L2MPKI_48	0.102
CORE_L2MPKI_49	0.102
CORE_L2MPKI_50	0.100
CORE_L2MPKI_51	0.100
CORE_L2MPKI_52	0.102
CORE_L2MPKI_53	0.102
CORE_L2MPKI_54	0.101
CORE_L2MPKI_55	0.101
CORE_L2MPKI_56	0.103
CORE_L2MPKI_57	0.100
CORE_L2MPKI_58	0.100
CORE_L2MPKI_59	0.102
Avg_MPKI_Stream1= 0.264
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.102
MISSES-CORES
CORE_MISSES_0	2394
CORE_MISSES_1	2679
CORE_MISSES_2	2680
CORE_MISSES_3	2805
CORE_MISSES_4	2756
CORE_MISSES_5	2494
CORE_MISSES_6	2715
CORE_MISSES_7	2554
CORE_MISSES_8	2791
CORE_MISSES_9	2949
CORE_MISSES_10	2745
CORE_MISSES_11	2669
CORE_MISSES_12	2688
CORE_MISSES_13	2840
CORE_MISSES_14	2354
CORE_MISSES_15	2698
CORE_MISSES_16	2684
CORE_MISSES_17	2600
CORE_MISSES_18	2787
CORE_MISSES_19	2556
CORE_MISSES_20	5493
CORE_MISSES_21	5377
CORE_MISSES_22	5496
CORE_MISSES_23	5602
CORE_MISSES_24	5415
CORE_MISSES_25	5458
CORE_MISSES_26	5370
CORE_MISSES_27	5371
CORE_MISSES_28	5470
CORE_MISSES_29	5434
CORE_MISSES_30	5505
CORE_MISSES_31	5409
CORE_MISSES_32	5531
CORE_MISSES_33	5303
CORE_MISSES_34	5443
CORE_MISSES_35	5418
CORE_MISSES_36	5232
CORE_MISSES_37	5297
CORE_MISSES_38	5324
CORE_MISSES_39	5295
CORE_MISSES_40	1415
CORE_MISSES_41	1395
CORE_MISSES_42	1381
CORE_MISSES_43	1421
CORE_MISSES_44	1406
CORE_MISSES_45	1436
CORE_MISSES_46	1437
CORE_MISSES_47	1375
CORE_MISSES_48	1394
CORE_MISSES_49	1378
CORE_MISSES_50	1383
CORE_MISSES_51	1367
CORE_MISSES_52	1395
CORE_MISSES_53	1377
CORE_MISSES_54	1371
CORE_MISSES_55	1388
CORE_MISSES_56	1411
CORE_MISSES_57	1378
CORE_MISSES_58	1361
CORE_MISSES_59	1387
L2_MISSES = 189537
L2_total_cache_accesses = 496903
L2_total_cache_misses = 189537
L2_total_cache_miss_rate = 0.3814
L2_total_cache_pending_hits = 54335
L2_total_cache_reservation_fails = 54140
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12938
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3475
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 892
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 388
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35657
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1670895
icnt_total_pkts_simt_to_mem=1167766
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     554.7121
gpu_ipc_2 =     270.0333
gpu_ipc_3 =     749.3053
gpu_tot_sim_cycle_stream_1 = 364429
gpu_tot_sim_cycle_stream_2 = 364408
gpu_tot_sim_cycle_stream_3 = 364433
gpu_sim_insn_1 = 202153174
gpu_sim_insn_2 = 98402304
gpu_sim_insn_3 = 273071576
gpu_sim_cycle = 364434
gpu_sim_insn = 573627054
gpu_ipc =    1574.0219
gpu_tot_sim_cycle = 364434
gpu_tot_sim_insn = 573627054
gpu_tot_ipc =    1574.0219
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 593393
gpu_stall_icnt2sh    = 649178
gpu_total_sim_rate=383953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10174573
	L1I_total_cache_misses = 97038
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 10930, Miss = 10899, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 121150
	L1D_cache_core[1]: Access = 11091, Miss = 11061, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 117877
	L1D_cache_core[2]: Access = 11295, Miss = 11257, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 122523
	L1D_cache_core[3]: Access = 11322, Miss = 11300, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 120845
	L1D_cache_core[4]: Access = 11074, Miss = 10991, Miss_rate = 0.993, Pending_hits = 43, Reservation_fails = 120085
	L1D_cache_core[5]: Access = 11047, Miss = 11007, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 123437
	L1D_cache_core[6]: Access = 11007, Miss = 10967, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 118254
	L1D_cache_core[7]: Access = 10807, Miss = 10788, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 122343
	L1D_cache_core[8]: Access = 11187, Miss = 11156, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 122779
	L1D_cache_core[9]: Access = 10951, Miss = 10931, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 121340
	L1D_cache_core[10]: Access = 11011, Miss = 10987, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 116010
	L1D_cache_core[11]: Access = 10915, Miss = 10891, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 120710
	L1D_cache_core[12]: Access = 10528, Miss = 10487, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 114571
	L1D_cache_core[13]: Access = 10918, Miss = 10884, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 118072
	L1D_cache_core[14]: Access = 11082, Miss = 11058, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 119254
	L1D_cache_core[15]: Access = 10579, Miss = 10563, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 121416
	L1D_cache_core[16]: Access = 11200, Miss = 11132, Miss_rate = 0.994, Pending_hits = 37, Reservation_fails = 117641
	L1D_cache_core[17]: Access = 10828, Miss = 10787, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 120181
	L1D_cache_core[18]: Access = 10443, Miss = 10431, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 118883
	L1D_cache_core[19]: Access = 11117, Miss = 11084, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 119153
	L1D_cache_core[20]: Access = 10752, Miss = 8569, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 40888
	L1D_cache_core[21]: Access = 10528, Miss = 8486, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47058
	L1D_cache_core[22]: Access = 10816, Miss = 8632, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39284
	L1D_cache_core[23]: Access = 10976, Miss = 8800, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41201
	L1D_cache_core[24]: Access = 10560, Miss = 8401, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 43110
	L1D_cache_core[25]: Access = 10720, Miss = 8535, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41468
	L1D_cache_core[26]: Access = 10528, Miss = 8449, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 45711
	L1D_cache_core[27]: Access = 10592, Miss = 8566, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 38660
	L1D_cache_core[28]: Access = 10752, Miss = 8614, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 39328
	L1D_cache_core[29]: Access = 10720, Miss = 8573, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 41974
	L1D_cache_core[30]: Access = 10912, Miss = 8566, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 38309
	L1D_cache_core[31]: Access = 10656, Miss = 8438, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39296
	L1D_cache_core[32]: Access = 10944, Miss = 8886, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 39729
	L1D_cache_core[33]: Access = 10464, Miss = 8337, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 40595
	L1D_cache_core[34]: Access = 10720, Miss = 8557, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39619
	L1D_cache_core[35]: Access = 10688, Miss = 8474, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39770
	L1D_cache_core[36]: Access = 10304, Miss = 8174, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39533
	L1D_cache_core[37]: Access = 10432, Miss = 8269, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 39793
	L1D_cache_core[38]: Access = 10528, Miss = 8394, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 41668
	L1D_cache_core[39]: Access = 10400, Miss = 8331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40682
	L1D_cache_core[40]: Access = 2216, Miss = 2138, Miss_rate = 0.965, Pending_hits = 49, Reservation_fails = 5752
	L1D_cache_core[41]: Access = 2284, Miss = 2222, Miss_rate = 0.973, Pending_hits = 43, Reservation_fails = 7031
	L1D_cache_core[42]: Access = 2222, Miss = 2126, Miss_rate = 0.957, Pending_hits = 64, Reservation_fails = 7384
	L1D_cache_core[43]: Access = 2260, Miss = 2201, Miss_rate = 0.974, Pending_hits = 31, Reservation_fails = 5006
	L1D_cache_core[44]: Access = 2232, Miss = 2178, Miss_rate = 0.976, Pending_hits = 32, Reservation_fails = 9323
	L1D_cache_core[45]: Access = 2308, Miss = 2235, Miss_rate = 0.968, Pending_hits = 45, Reservation_fails = 6912
	L1D_cache_core[46]: Access = 2244, Miss = 2177, Miss_rate = 0.970, Pending_hits = 48, Reservation_fails = 9792
	L1D_cache_core[47]: Access = 2270, Miss = 2202, Miss_rate = 0.970, Pending_hits = 39, Reservation_fails = 6325
	L1D_cache_core[48]: Access = 2280, Miss = 2219, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 7804
	L1D_cache_core[49]: Access = 2238, Miss = 2172, Miss_rate = 0.971, Pending_hits = 43, Reservation_fails = 6561
	L1D_cache_core[50]: Access = 2300, Miss = 2248, Miss_rate = 0.977, Pending_hits = 33, Reservation_fails = 5765
	L1D_cache_core[51]: Access = 2266, Miss = 2208, Miss_rate = 0.974, Pending_hits = 42, Reservation_fails = 9279
	L1D_cache_core[52]: Access = 2264, Miss = 2201, Miss_rate = 0.972, Pending_hits = 41, Reservation_fails = 6288
	L1D_cache_core[53]: Access = 2276, Miss = 2218, Miss_rate = 0.975, Pending_hits = 45, Reservation_fails = 10214
	L1D_cache_core[54]: Access = 2272, Miss = 2176, Miss_rate = 0.958, Pending_hits = 51, Reservation_fails = 6633
	L1D_cache_core[55]: Access = 2260, Miss = 2204, Miss_rate = 0.975, Pending_hits = 35, Reservation_fails = 6387
	L1D_cache_core[56]: Access = 2288, Miss = 2230, Miss_rate = 0.975, Pending_hits = 28, Reservation_fails = 7644
	L1D_cache_core[57]: Access = 2260, Miss = 2210, Miss_rate = 0.978, Pending_hits = 32, Reservation_fails = 6085
	L1D_cache_core[58]: Access = 2262, Miss = 2211, Miss_rate = 0.977, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 2248, Miss = 2189, Miss_rate = 0.974, Pending_hits = 38, Reservation_fails = 8464
	L1D_total_cache_accesses = 477574
	L1D_total_cache_misses = 432677
	L1D_total_cache_miss_rate = 0.9060
	L1D_total_cache_pending_hits = 933
	L1D_total_cache_reservation_fails = 3361133
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 668325
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4069656
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4065677
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2393467
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 666570
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4065677
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 160369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10077535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 97038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
13289, 16709, 16709, 16709, 16709, 16518, 16522, 13570, 13412, 16827, 16830, 16827, 16832, 16543, 16546, 13591, 13444, 16796, 16797, 16795, 16794, 16510, 16510, 13632, 
gpgpu_n_tot_thrd_icount = 635787872
gpgpu_n_tot_w_icount = 19868371
gpgpu_n_stall_shd_mem = 7184779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 272308
gpgpu_n_mem_write_global = 203310
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 5202496
gpgpu_n_store_insn = 4398390
gpgpu_n_shmem_insn = 41803058
gpgpu_n_tex_insn = 13769168
gpgpu_n_const_mem_insn = 2981888
gpgpu_n_param_mem_insn = 17782588
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13999
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3530668
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7735598	W0_Idle:2833173	W0_Scoreboard:13294533	W1:0	W2:9452	W3:28426	W4:0	W5:0	W6:0	W7:0	W8:0	W9:12399	W10:0	W11:0	W12:0	W13:12872	W14:514008	W15:0	W16:107320	W17:0	W18:51965	W19:0	W20:14427	W21:0	W22:0	W23:0	W24:1110436	W25:0	W26:39429	W27:0	W28:3882245	W29:2280798	W30:128128	W31:0	W32:11676871
Warp Occupancy Distribution:
Stall:4561718	W0_Idle:311113	W0_Scoreboard:2049344	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:12399	W10:0	W11:0	W12:0	W13:12872	W14:514008	W15:0	W16:23368	W17:0	W18:37970	W19:0	W20:14427	W21:0	W22:0	W23:0	W24:1110436	W25:0	W26:39429	W27:0	W28:1754017	W29:0	W30:128128	W31:0	W32:4008131
Warp Occupancy Distribution:
Stall:1277417	W0_Idle:2259753	W0_Scoreboard:7965118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3075072
warp_utilization0: 0.454330
warp_utilization1: 0.525142
warp_utilization2: 0.210948
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2178464 {8:272308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23089104 {40:28023,72:29232,136:146055,}
traffic_breakdown_coretomem[INST_ACC_R] = 139056 {8:17382,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37008456 {136:272121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1625960 {8:203245,}
traffic_breakdown_memtocore[INST_ACC_R] = 2363952 {136:17382,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2463 
averagemflatency = 367 
averagemflatency_1 = 329 
averagemflatency_2= 378 
averagemflatency_3 = 493 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1908 
max_icnt2sh_latency = 364433 
mrq_lat_table:146141 	7839 	11158 	19038 	41895 	53353 	50716 	32600 	11830 	1763 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	149493 	237643 	82213 	7569 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	187419 	69335 	55775 	66393 	83435 	27728 	6259 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	85861 	177612 	12638 	65 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	61556 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	185 	428 	103 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.766690  2.946975  2.789548  2.861671  2.986259  3.067557  3.219313  2.964232  2.981189  2.924779  2.837564  2.785918  3.024448  3.003135  2.950301  3.029253 
dram[1]:  2.710618  2.888970  2.794726  2.829545  3.022498  3.060822  3.069606  2.966089  2.827116  2.998485  2.700553  2.787143  2.983759  2.971384  2.877323  2.927068 
dram[2]:  2.838130  2.886861  2.850649  2.827635  2.953066  3.000765  3.146497  3.069822  2.944113  3.018997  2.792857  2.740533  3.096774  3.053429  2.972769  3.019275 
dram[3]:  2.759663  2.776045  2.790961  2.753492  2.931476  2.869469  3.063813  3.090413  2.906823  2.814020  2.828012  2.680165  3.083803  3.069212  2.907934  2.867841 
dram[4]:  2.842372  2.734990  2.807966  2.880317  3.070644  2.862674  3.085356  2.948033  2.944941  2.911505  2.757768  2.814389  3.130399  3.006274  2.839014  2.920799 
dram[5]:  2.784801  2.812589  2.763139  2.828348  2.943268  2.963526  3.029163  2.883772  2.805417  2.908559  2.743319  2.764789  3.002349  2.972889  2.935387  2.887657 
average row locality = 376347/129458 = 2.907097
average row locality_1 = 202824/77463 = 2.618334
average row locality_2 = 109772/38454 = 2.854631
average row locality_3 = 63751/13541 = 4.707998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1970      1977      1984      1999      1960      1950      1967      1974      1986      1981      1994      1990      1955      1953      1972      1960 
dram[1]:      1972      1989      1984      2000      1951      1949      1967      1969      1979      1978      1988      1984      1954      1953      1963      1963 
dram[2]:      1974      1995      1984      2003      1958      1964      1968      1977      1976      1991      1978      1993      1953      1958      1958      1978 
dram[3]:      1970      1985      1981      2009      1949      1949      1964      1969      1979      1984      1980      1990      1955      1957      1959      1978 
dram[4]:      1977      1975      1990      2009      1957      1957      1964      1980      1976      1986      1987      1999      1954      1955      1976      1965 
dram[5]:      1980      1980      2002      2010      1957      1952      1971      1973      1982      1984      1984      2002      1949      1958      1962      1970 
total reads: 189504
bank skew: 2010/1949 = 1.03
chip skew: 31616/31543 = 1.00
number of total write accesses:
dram[0]:      1967      1969      1966      1973      1955      1955      1967      2004      1976      1985      1919      1927      1880      1879      1946      1975 
dram[1]:      1934      1966      1937      1984      1945      1926      2002      1967      1962      1980      1917      1918      1904      1889      1907      1930 
dram[2]:      1971      1960      1967      1967      1943      1968      1984      1980      1975      1982      1932      1915      1887      1871      1972      1938 
dram[3]:      1957      1932      1971      1934      1944      1942      1973      1996      1983      1950      1917      1915      1872      1901      1926      1928 
dram[4]:      1954      1988      1958      1986      1956      1962      1976      1991      1982      1962      1918      1913      1887      1878      1939      1981 
dram[5]:      1941      1952      1941      1961      1934      1948      1976      1972      1954      1992      1918      1924      1885      1880      1945      1937 
total reads: 186855
bank skew: 2004/1871 = 1.07
chip skew: 31243/31041 = 1.01
average mf latency per bank:
dram[0]:        444       458       454       477       457       486       443       460       447       474       471       482       438       462       474       498
dram[1]:        458       449       480       481       476       477       472       456       457       463       475       473       450       467       490       491
dram[2]:        451       441       467       459       478       463       456       442       462       449       458       468       442       436       484       478
dram[3]:        451       455       467       465       469       484       452       458       452       465       461       473       460       449       477       499
dram[4]:        448       459       467       475       462       483       451       459       458       476       483       475       445       460       487       495
dram[5]:        469       461       493       480       491       482       483       467       482       478       501       474       474       464       523       494
maximum mf latency per bank:
dram[0]:       2145      1743      1916      2092      1961      2082      2281      1729      2022      1870      2315      1911      1813      1689      2201      1924
dram[1]:       2463      1488      2016      1875      2019      1824      2004      1688      1886      2035      2021      2268      1874      2067      2012      2092
dram[2]:       1789      1659      2132      2156      1870      2061      1852      2193      1630      1835      1837      2142      1593      2147      1927      2390
dram[3]:       1721      1713      1964      2041      1671      2050      1774      1712      2085      1976      1837      2039      1694      1878      1667      2088
dram[4]:       1883      2120      1785      1923      1738      1952      2313      2024      1847      2161      2232      1839      1948      2173      2169      1926
dram[5]:       1554      2046      1660      1694      1734      1801      2017      1943      1418      2151      2013      1910      1784      1912      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318470 n_act=21355 n_pre=21339 n_req=43045 n_req_1=14031 n_req_2=18280 n_req_3=10734 n_rd=63144 n_write=56744 bw_util=0.3341 bw_util_1=0.1016 bw_util_2=0.152 bw_util_3=0.08049 blp=5.546076 blp_1= 1.550629 blp_2= 2.712765 blp_3= 2.173977
 n_activity=433023 dram_eff=0.3711 dram_eff_1=0.1128 dram_eff_2=0.1689 dram_eff_3=0.08941
bk0: 3940a 349696i bk1: 3954a 345127i bk2: 3968a 337877i bk3: 3998a 333492i bk4: 3920a 337263i bk5: 3900a 338659i bk6: 3934a 334220i bk7: 3948a 330297i bk8: 3972a 343093i bk9: 3962a 339334i bk10: 3988a 342046i bk11: 3980a 336384i bk12: 3910a 342361i bk13: 3906a 337243i bk14: 3944a 329338i bk15: 3920a 330477i 
bw_dist = 0.102	0.152	0.080	0.566	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.78982
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318122 n_act=21617 n_pre=21601 n_req=42790 n_req_1=13777 n_req_2=18255 n_req_3=10758 n_rd=63086 n_write=56626 bw_util=0.3329 bw_util_1=0.1005 bw_util_2=0.1518 bw_util_3=0.08064 blp=5.539179 blp_1= 1.554095 blp_2= 2.693575 blp_3= 2.158973
 n_activity=432642 dram_eff=0.3701 dram_eff_1=0.1117 dram_eff_2=0.1688 dram_eff_3=0.08967
bk0: 3944a 348072i bk1: 3978a 346313i bk2: 3968a 338502i bk3: 4000a 336527i bk4: 3902a 339620i bk5: 3898a 338248i bk6: 3934a 330229i bk7: 3938a 327810i bk8: 3958a 342936i bk9: 3956a 341633i bk10: 3976a 340089i bk11: 3968a 336442i bk12: 3908a 340205i bk13: 3906a 337641i bk14: 3926a 333845i bk15: 3926a 329826i 
bw_dist = 0.100	0.152	0.081	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.63608
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=318544 n_act=21321 n_pre=21305 n_req=43100 n_req_1=14004 n_req_2=18312 n_req_3=10784 n_rd=63214 n_write=56668 bw_util=0.3345 bw_util_1=0.1014 bw_util_2=0.1523 bw_util_3=0.08079 blp=5.557227 blp_1= 1.548368 blp_2= 2.690247 blp_3= 2.175394
 n_activity=432645 dram_eff=0.3719 dram_eff_1=0.1128 dram_eff_2=0.1693 dram_eff_3=0.08983
bk0: 3948a 348622i bk1: 3990a 344823i bk2: 3968a 337336i bk3: 4006a 333720i bk4: 3916a 337858i bk5: 3926a 332503i bk6: 3936a 330864i bk7: 3954a 328350i bk8: 3952a 345573i bk9: 3982a 338497i bk10: 3956a 340500i bk11: 3986a 335345i bk12: 3906a 342768i bk13: 3916a 341678i bk14: 3916a 334423i bk15: 3956a 331766i 
bw_dist = 0.101	0.152	0.081	0.565	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.77742
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317928 n_act=21726 n_pre=21710 n_req=42784 n_req_1=13760 n_req_2=18256 n_req_3=10768 n_rd=63116 n_write=56572 bw_util=0.3329 bw_util_1=0.1004 bw_util_2=0.1518 bw_util_3=0.08062 blp=5.553959 blp_1= 1.562518 blp_2= 2.704161 blp_3= 2.153756
 n_activity=432862 dram_eff=0.3699 dram_eff_1=0.1116 dram_eff_2=0.1687 dram_eff_3=0.0896
bk0: 3940a 348631i bk1: 3970a 344196i bk2: 3962a 340330i bk3: 4018a 336160i bk4: 3898a 337575i bk5: 3898a 331763i bk6: 3928a 332955i bk7: 3938a 330854i bk8: 3958a 342944i bk9: 3968a 337640i bk10: 3960a 341051i bk11: 3980a 335127i bk12: 3910a 341441i bk13: 3914a 339959i bk14: 3918a 333128i bk15: 3956a 326427i 
bw_dist = 0.100	0.152	0.081	0.567	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.54646
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317878 n_act=21629 n_pre=21613 n_req=43113 n_req_1=14023 n_req_2=18345 n_req_3=10745 n_rd=63210 n_write=56722 bw_util=0.3346 bw_util_1=0.1015 bw_util_2=0.1525 bw_util_3=0.08059 blp=5.534701 blp_1= 1.558322 blp_2= 2.682120 blp_3= 2.170918
 n_activity=433544 dram_eff=0.3713 dram_eff_1=0.1126 dram_eff_2=0.1693 dram_eff_3=0.08943
bk0: 3954a 349608i bk1: 3948a 343587i bk2: 3980a 338085i bk3: 4016a 333532i bk4: 3914a 340095i bk5: 3914a 332454i bk6: 3928a 336042i bk7: 3960a 327963i bk8: 3952a 344535i bk9: 3972a 339309i bk10: 3974a 337261i bk11: 3998a 338895i bk12: 3908a 345263i bk13: 3910a 339776i bk14: 3952a 331105i bk15: 3930a 329085i 
bw_dist = 0.101	0.153	0.081	0.567	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.80905
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=481052 n_nop=317595 n_act=21810 n_pre=21794 n_req=42854 n_req_1=13782 n_req_2=18346 n_req_3=10726 n_rd=63232 n_write=56621 bw_util=0.3335 bw_util_1=0.1005 bw_util_2=0.1525 bw_util_3=0.08043 blp=5.579465 blp_1= 1.554985 blp_2= 2.721133 blp_3= 2.150515
 n_activity=432484 dram_eff=0.3709 dram_eff_1=0.1118 dram_eff_2=0.1697 dram_eff_3=0.08946
bk0: 3960a 348055i bk1: 3960a 345625i bk2: 4004a 335424i bk3: 4020a 334790i bk4: 3914a 339703i bk5: 3904a 332423i bk6: 3942a 332557i bk7: 3946a 330053i bk8: 3964a 343433i bk9: 3968a 337079i bk10: 3968a 338079i bk11: 4004a 335237i bk12: 3898a 341739i bk13: 3916a 339328i bk14: 3924a 332561i bk15: 3940a 328151i 
bw_dist = 0.101	0.153	0.080	0.566	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.69701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39963, Miss = 15793, Miss_rate = 0.395, Pending_hits = 4340, Reservation_fails = 2038
L2_cache_bank[1]: Access = 41151, Miss = 15786, Miss_rate = 0.384, Pending_hits = 4678, Reservation_fails = 6911
L2_cache_bank[2]: Access = 41705, Miss = 15761, Miss_rate = 0.378, Pending_hits = 4374, Reservation_fails = 1936
L2_cache_bank[3]: Access = 40874, Miss = 15786, Miss_rate = 0.386, Pending_hits = 4703, Reservation_fails = 5632
L2_cache_bank[4]: Access = 42071, Miss = 15750, Miss_rate = 0.374, Pending_hits = 4558, Reservation_fails = 2407
L2_cache_bank[5]: Access = 39639, Miss = 15863, Miss_rate = 0.400, Pending_hits = 4454, Reservation_fails = 5050
L2_cache_bank[6]: Access = 41814, Miss = 15738, Miss_rate = 0.376, Pending_hits = 4511, Reservation_fails = 3894
L2_cache_bank[7]: Access = 41290, Miss = 15825, Miss_rate = 0.383, Pending_hits = 4533, Reservation_fails = 4676
L2_cache_bank[8]: Access = 41188, Miss = 15787, Miss_rate = 0.383, Pending_hits = 4388, Reservation_fails = 4880
L2_cache_bank[9]: Access = 42013, Miss = 15828, Miss_rate = 0.377, Pending_hits = 4681, Reservation_fails = 4740
L2_cache_bank[10]: Access = 43017, Miss = 15790, Miss_rate = 0.367, Pending_hits = 4458, Reservation_fails = 6901
L2_cache_bank[11]: Access = 42178, Miss = 15830, Miss_rate = 0.375, Pending_hits = 4657, Reservation_fails = 5075
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39963, Miss = 15793 (0.395), PendingHit = 4340 (0.109)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41151, Miss = 15786 (0.384), PendingHit = 4678 (0.114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41705, Miss = 15761 (0.378), PendingHit = 4374 (0.105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40874, Miss = 15786 (0.386), PendingHit = 4703 (0.115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42071, Miss = 15750 (0.374), PendingHit = 4558 (0.108)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39639, Miss = 15863 (0.4), PendingHit = 4454 (0.112)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41814, Miss = 15738 (0.376), PendingHit = 4511 (0.108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41290, Miss = 15825 (0.383), PendingHit = 4533 (0.11)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41188, Miss = 15787 (0.383), PendingHit = 4388 (0.107)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42013, Miss = 15828 (0.377), PendingHit = 4681 (0.111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43017, Miss = 15790 (0.367), PendingHit = 4458 (0.104)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42178, Miss = 15830 (0.375), PendingHit = 4657 (0.11)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.244
Stream 2: L2 Cache Miss Rate = 0.499
Stream 3: L2 Cache Miss Rate = 0.290
Stream 1: Accesses  = 219132
Stream 1: Misses  = 53438
Stream 2: Accesses  = 216932
Stream 2: Misses  = 108243
Stream 3: Accesses  = 279971
Stream 3: Misses  = 81294
Stream 1+2: Accesses  = 436064
Stream 1+2: Misses  = 161681
Stream 1+2+3: Accesses  = 716035
Stream 1+2+3: Misses  = 242975
Total Accesses  = 496903
MPKI-CORES
CORE_L2MPKI_0	0.239
CORE_L2MPKI_1	0.263
CORE_L2MPKI_2	0.268
CORE_L2MPKI_3	0.277
CORE_L2MPKI_4	0.272
CORE_L2MPKI_5	0.250
CORE_L2MPKI_6	0.268
CORE_L2MPKI_7	0.251
CORE_L2MPKI_8	0.278
CORE_L2MPKI_9	0.292
CORE_L2MPKI_10	0.267
CORE_L2MPKI_11	0.263
CORE_L2MPKI_12	0.264
CORE_L2MPKI_13	0.282
CORE_L2MPKI_14	0.233
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.264
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.276
CORE_L2MPKI_19	0.253
CORE_L2MPKI_20	1.106
CORE_L2MPKI_21	1.105
CORE_L2MPKI_22	1.100
CORE_L2MPKI_23	1.105
CORE_L2MPKI_24	1.110
CORE_L2MPKI_25	1.102
CORE_L2MPKI_26	1.104
CORE_L2MPKI_27	1.098
CORE_L2MPKI_28	1.101
CORE_L2MPKI_29	1.097
CORE_L2MPKI_30	1.092
CORE_L2MPKI_31	1.099
CORE_L2MPKI_32	1.094
CORE_L2MPKI_33	1.097
CORE_L2MPKI_34	1.099
CORE_L2MPKI_35	1.097
CORE_L2MPKI_36	1.099
CORE_L2MPKI_37	1.099
CORE_L2MPKI_38	1.095
CORE_L2MPKI_39	1.102
CORE_L2MPKI_40	0.104
CORE_L2MPKI_41	0.101
CORE_L2MPKI_42	0.101
CORE_L2MPKI_43	0.105
CORE_L2MPKI_44	0.103
CORE_L2MPKI_45	0.104
CORE_L2MPKI_46	0.104
CORE_L2MPKI_47	0.101
CORE_L2MPKI_48	0.102
CORE_L2MPKI_49	0.102
CORE_L2MPKI_50	0.100
CORE_L2MPKI_51	0.100
CORE_L2MPKI_52	0.102
CORE_L2MPKI_53	0.102
CORE_L2MPKI_54	0.101
CORE_L2MPKI_55	0.101
CORE_L2MPKI_56	0.103
CORE_L2MPKI_57	0.100
CORE_L2MPKI_58	0.100
CORE_L2MPKI_59	0.102
Avg_MPKI_Stream1= 0.264
Avg_MPKI_Stream2= 1.100
Avg_MPKI_Stream3= 0.102
MISSES-CORES
CORE_MISSES_0	2394
CORE_MISSES_1	2679
CORE_MISSES_2	2680
CORE_MISSES_3	2805
CORE_MISSES_4	2756
CORE_MISSES_5	2494
CORE_MISSES_6	2715
CORE_MISSES_7	2554
CORE_MISSES_8	2791
CORE_MISSES_9	2949
CORE_MISSES_10	2745
CORE_MISSES_11	2669
CORE_MISSES_12	2688
CORE_MISSES_13	2840
CORE_MISSES_14	2354
CORE_MISSES_15	2698
CORE_MISSES_16	2684
CORE_MISSES_17	2600
CORE_MISSES_18	2787
CORE_MISSES_19	2556
CORE_MISSES_20	5493
CORE_MISSES_21	5377
CORE_MISSES_22	5496
CORE_MISSES_23	5602
CORE_MISSES_24	5415
CORE_MISSES_25	5458
CORE_MISSES_26	5370
CORE_MISSES_27	5371
CORE_MISSES_28	5470
CORE_MISSES_29	5434
CORE_MISSES_30	5505
CORE_MISSES_31	5409
CORE_MISSES_32	5531
CORE_MISSES_33	5303
CORE_MISSES_34	5443
CORE_MISSES_35	5418
CORE_MISSES_36	5232
CORE_MISSES_37	5297
CORE_MISSES_38	5324
CORE_MISSES_39	5295
CORE_MISSES_40	1415
CORE_MISSES_41	1395
CORE_MISSES_42	1381
CORE_MISSES_43	1421
CORE_MISSES_44	1406
CORE_MISSES_45	1436
CORE_MISSES_46	1437
CORE_MISSES_47	1375
CORE_MISSES_48	1394
CORE_MISSES_49	1378
CORE_MISSES_50	1383
CORE_MISSES_51	1367
CORE_MISSES_52	1395
CORE_MISSES_53	1377
CORE_MISSES_54	1371
CORE_MISSES_55	1388
CORE_MISSES_56	1411
CORE_MISSES_57	1378
CORE_MISSES_58	1361
CORE_MISSES_59	1387
L2_MISSES = 189537
L2_total_cache_accesses = 496903
L2_total_cache_misses = 189537
L2_total_cache_miss_rate = 0.3814
L2_total_cache_pending_hits = 54335
L2_total_cache_reservation_fails = 54140
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12938
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3475
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 892
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 388
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35657
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1670895
icnt_total_pkts_simt_to_mem=1167766
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     539.7322
gpu_ipc_2 =     258.0560
gpu_ipc_3 =     672.0401
gpu_tot_sim_cycle_stream_1 = 410677
gpu_tot_sim_cycle_stream_2 = 410654
gpu_tot_sim_cycle_stream_3 = 410679
gpu_sim_insn_1 = 221655580
gpu_sim_insn_2 = 105971712
gpu_sim_insn_3 = 275992771
gpu_sim_cycle = 410682
gpu_sim_insn = 603620063
gpu_ipc =    1469.7991
gpu_tot_sim_cycle = 410682
gpu_tot_sim_insn = 603620063
gpu_tot_ipc =    1469.7991
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 762961
gpu_stall_icnt2sh    = 689243
gpu_total_sim_rate=373065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10732716
	L1I_total_cache_misses = 103688
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 11989, Miss = 11958, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 144322
	L1D_cache_core[1]: Access = 12070, Miss = 12040, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 140939
	L1D_cache_core[2]: Access = 12425, Miss = 12383, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 147904
	L1D_cache_core[3]: Access = 12406, Miss = 12384, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 145043
	L1D_cache_core[4]: Access = 12196, Miss = 12113, Miss_rate = 0.993, Pending_hits = 43, Reservation_fails = 142745
	L1D_cache_core[5]: Access = 12065, Miss = 12019, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 145396
	L1D_cache_core[6]: Access = 11891, Miss = 11851, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 139617
	L1D_cache_core[7]: Access = 11775, Miss = 11752, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 145799
	L1D_cache_core[8]: Access = 12189, Miss = 12158, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 145339
	L1D_cache_core[9]: Access = 11875, Miss = 11855, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 145410
	L1D_cache_core[10]: Access = 12039, Miss = 12013, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 139217
	L1D_cache_core[11]: Access = 11993, Miss = 11969, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 143527
	L1D_cache_core[12]: Access = 11626, Miss = 11583, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 136747
	L1D_cache_core[13]: Access = 11906, Miss = 11872, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 142420
	L1D_cache_core[14]: Access = 12086, Miss = 12062, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 141369
	L1D_cache_core[15]: Access = 11494, Miss = 11478, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 144958
	L1D_cache_core[16]: Access = 12177, Miss = 12109, Miss_rate = 0.994, Pending_hits = 37, Reservation_fails = 138806
	L1D_cache_core[17]: Access = 11724, Miss = 11683, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 145711
	L1D_cache_core[18]: Access = 11422, Miss = 11408, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 142490
	L1D_cache_core[19]: Access = 12163, Miss = 12130, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 140848
	L1D_cache_core[20]: Access = 11520, Miss = 9185, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 54519
	L1D_cache_core[21]: Access = 11424, Miss = 9203, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 60108
	L1D_cache_core[22]: Access = 11680, Miss = 9327, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 53782
	L1D_cache_core[23]: Access = 11776, Miss = 9440, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54429
	L1D_cache_core[24]: Access = 11328, Miss = 9029, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 57055
	L1D_cache_core[25]: Access = 11488, Miss = 9135, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 55195
	L1D_cache_core[26]: Access = 11360, Miss = 9105, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 55783
	L1D_cache_core[27]: Access = 11456, Miss = 9272, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 50330
	L1D_cache_core[28]: Access = 11552, Miss = 9251, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 51309
	L1D_cache_core[29]: Access = 11488, Miss = 9179, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 56425
	L1D_cache_core[30]: Access = 11680, Miss = 9174, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 50511
	L1D_cache_core[31]: Access = 11488, Miss = 9094, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 49615
	L1D_cache_core[32]: Access = 11872, Miss = 9645, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 52447
	L1D_cache_core[33]: Access = 11328, Miss = 9008, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 51881
	L1D_cache_core[34]: Access = 11584, Miss = 9228, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 50384
	L1D_cache_core[35]: Access = 11488, Miss = 9090, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 53009
	L1D_cache_core[36]: Access = 11168, Miss = 8842, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 50508
	L1D_cache_core[37]: Access = 11200, Miss = 8861, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54572
	L1D_cache_core[38]: Access = 11328, Miss = 9026, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 55966
	L1D_cache_core[39]: Access = 11168, Miss = 8933, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 56565
	L1D_cache_core[40]: Access = 3747, Miss = 3395, Miss_rate = 0.906, Pending_hits = 49, Reservation_fails = 41708
	L1D_cache_core[41]: Access = 3697, Miss = 3431, Miss_rate = 0.928, Pending_hits = 43, Reservation_fails = 43258
	L1D_cache_core[42]: Access = 3590, Miss = 3301, Miss_rate = 0.919, Pending_hits = 64, Reservation_fails = 43809
	L1D_cache_core[43]: Access = 3639, Miss = 3379, Miss_rate = 0.929, Pending_hits = 31, Reservation_fails = 41341
	L1D_cache_core[44]: Access = 3530, Miss = 3296, Miss_rate = 0.934, Pending_hits = 32, Reservation_fails = 45613
	L1D_cache_core[45]: Access = 3652, Miss = 3382, Miss_rate = 0.926, Pending_hits = 45, Reservation_fails = 43561
	L1D_cache_core[46]: Access = 3825, Miss = 3508, Miss_rate = 0.917, Pending_hits = 48, Reservation_fails = 46033
	L1D_cache_core[47]: Access = 3624, Miss = 3349, Miss_rate = 0.924, Pending_hits = 39, Reservation_fails = 42558
	L1D_cache_core[48]: Access = 3686, Miss = 3422, Miss_rate = 0.928, Pending_hits = 36, Reservation_fails = 44106
	L1D_cache_core[49]: Access = 3522, Miss = 3276, Miss_rate = 0.930, Pending_hits = 43, Reservation_fails = 43017
	L1D_cache_core[50]: Access = 3642, Miss = 3398, Miss_rate = 0.933, Pending_hits = 33, Reservation_fails = 41998
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 3656, Miss = 3404, Miss_rate = 0.931, Pending_hits = 41, Reservation_fails = 42612
	L1D_cache_core[53]: Access = 3498, Miss = 3253, Miss_rate = 0.930, Pending_hits = 45, Reservation_fails = 46516
	L1D_cache_core[54]: Access = 3504, Miss = 3223, Miss_rate = 0.920, Pending_hits = 51, Reservation_fails = 43212
	L1D_cache_core[55]: Access = 3718, Miss = 3443, Miss_rate = 0.926, Pending_hits = 35, Reservation_fails = 42801
	L1D_cache_core[56]: Access = 3665, Miss = 3413, Miss_rate = 0.931, Pending_hits = 28, Reservation_fails = 43962
	L1D_cache_core[57]: Access = 3739, Miss = 3464, Miss_rate = 0.926, Pending_hits = 32, Reservation_fails = 42396
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 3625, Miss = 3368, Miss_rate = 0.929, Pending_hits = 38, Reservation_fails = 44778
	L1D_total_cache_accesses = 540271
	L1D_total_cache_misses = 488030
	L1D_total_cache_miss_rate = 0.9033
	L1D_total_cache_pending_hits = 933
	L1D_total_cache_reservation_fails = 4759702
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 724996
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3184963
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 723241
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1574739
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10629028
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 103688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
14573, 18506, 18506, 18502, 18504, 18314, 18315, 14870, 14565, 18413, 18413, 18413, 18413, 18125, 18129, 14761, 14619, 18465, 18465, 18464, 18465, 18177, 18181, 14808, 
gpgpu_n_tot_thrd_icount = 670464096
gpgpu_n_tot_w_icount = 20952003
gpgpu_n_stall_shd_mem = 8613343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303405
gpgpu_n_mem_write_global = 230817
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 5836356
gpgpu_n_store_insn = 4949273
gpgpu_n_shmem_insn = 44523440
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 19315604
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4954302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10299660	W0_Idle:3464849	W0_Scoreboard:14564791	W1:117	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13382	W10:0	W11:0	W12:0	W13:13910	W14:559714	W15:0	W16:111160	W17:0	W18:55136	W19:0	W20:15771	W21:0	W22:0	W23:0	W24:1282691	W25:0	W26:42500	W27:0	W28:4049232	W29:2280960	W30:138549	W31:0	W32:12351402
Warp Occupancy Distribution:
Stall:5394616	W0_Idle:317404	W0_Scoreboard:2306965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13382	W10:0	W11:0	W12:0	W13:13910	W14:559714	W15:0	W16:27208	W17:0	W18:40880	W19:0	W20:15771	W21:0	W22:0	W23:0	W24:1282691	W25:0	W26:42500	W27:0	W28:1910832	W29:0	W30:138549	W31:0	W32:4362858
Warp Occupancy Distribution:
Stall:1660895	W0_Idle:2602999	W0_Scoreboard:8851770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311616
warp_utilization0: 0.425157
warp_utilization1: 0.511850
warp_utilization2: 0.201592
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2427240 {8:303405,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25935080 {40:33053,72:35671,136:162093,}
traffic_breakdown_coretomem[INST_ACC_R] = 142520 {8:17815,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41228944 {136:303154,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843992 {8:230499,}
traffic_breakdown_memtocore[INST_ACC_R] = 2422840 {136:17815,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 404 
averagemflatency_1 = 345 
averagemflatency_2= 401 
averagemflatency_3 = 616 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 42 
averagemrqlatency_3 = 53 
max_icnt2mem_latency = 2230 
max_icnt2sh_latency = 410681 
mrq_lat_table:163473 	8546 	12323 	21468 	48307 	63777 	62654 	40310 	14040 	1934 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	154929 	250924 	111050 	18183 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	195645 	72276 	58712 	71477 	92737 	43920 	18810 	2327 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	100349 	193494 	13297 	73 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	88810 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	435 	182 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.543515  2.716766  2.555680  2.610700  2.769602  2.821277  2.904407  2.731083  2.779174  2.789916  2.690334  2.657942  2.817949  2.767734  2.688475  2.793750 
dram[1]:  2.520787  2.682624  2.562430  2.593820  2.796703  2.829524  2.817964  2.746495  2.649455  2.806943  2.608721  2.680941  2.806084  2.764928  2.670489  2.711138 
dram[2]:  2.635417  2.652503  2.616392  2.599211  2.755396  2.821951  2.857930  2.808284  2.784091  2.845209  2.668252  2.628538  2.837717  2.826367  2.757353  2.780745 
dram[3]:  2.561045  2.600806  2.568144  2.545201  2.738067  2.715461  2.815487  2.848412  2.746746  2.679389  2.724602  2.583430  2.837404  2.856314  2.681133  2.656529 
dram[4]:  2.627315  2.547739  2.568451  2.633618  2.851351  2.698542  2.784185  2.708381  2.761905  2.743452  2.651632  2.683014  2.891403  2.799110  2.646643  2.708808 
dram[5]:  2.606690  2.621528  2.564334  2.589989  2.751790  2.787402  2.784442  2.676589  2.658410  2.726204  2.649050  2.666667  2.785804  2.772152  2.723105  2.668668 
average row locality = 436846/161314 = 2.708048
average row locality_1 = 222497/88783 = 2.506077
average row locality_2 = 124395/44558 = 2.791754
average row locality_3 = 89954/27973 = 3.215744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2329      2330      2331      2343      2334      2337      2376      2362      2336      2333      2285      2276      2263      2269      2277      2262 
dram[1]:      2321      2342      2336      2355      2318      2307      2365      2384      2329      2306      2277      2265      2266      2251      2268      2253 
dram[2]:      2343      2358      2343      2364      2338      2334      2361      2415      2338      2341      2262      2275      2269      2266      2273      2286 
dram[3]:      2316      2348      2322      2351      2319      2335      2352      2393      2327      2310      2265      2267      2272      2268      2264      2282 
dram[4]:      2341      2335      2335      2357      2346      2339      2361      2396      2329      2332      2272      2291      2302      2257      2302      2283 
dram[5]:      2337      2344      2334      2355      2334      2330      2374      2364      2335      2320      2269      2293      2275      2253      2266      2265 
total reads: 222369
bank skew: 2415/2251 = 1.07
chip skew: 37178/36943 = 1.01
number of total write accesses:
dram[0]:      2201      2207      2236      2244      2258      2305      2303      2331      2308      2315      2224      2192      2145      2140      2202      2210 
dram[1]:      2169      2197      2221      2262      2264      2274      2341      2318      2289      2303      2210      2180      2169      2152      2157      2177 
dram[2]:      2211      2199      2254      2248      2258      2294      2306      2331      2317      2291      2229      2183      2155      2141      2227      2191 
dram[3]:      2196      2167      2257      2210      2273      2287      2302      2361      2316      2253      2187      2192      2144      2169      2184      2175 
dram[4]:      2199      2228      2224      2267      2296      2289      2322      2326      2311      2277      2197      2195      2178      2148      2192      2238 
dram[5]:      2184      2187      2210      2250      2278      2272      2315      2312      2283      2320      2192      2203      2165      2133      2189      2181 
total reads: 214573
bank skew: 2361/2133 = 1.11
chip skew: 35887/35673 = 1.01
average mf latency per bank:
dram[0]:        491       498       489       507       492       520       486       511       473       500       493       506       466       491       508       523
dram[1]:        493       476       499       498       496       496       496       478       473       476       488       481       469       482       513       510
dram[2]:        493       497       507       500       517       512       506       493       494       487       484       496       479       468       520       520
dram[3]:        487       495       492       493       493       509       484       490       474       481       478       487       487       473       511       528
dram[4]:        500       502       506       505       509       514       489       508       488       498       504       501       476       492       525       524
dram[5]:        503       495       520       503       517       502       519       494       497       491       515       488       498       486       543       521
maximum mf latency per bank:
dram[0]:       2239      1960      1916      2283      1976      2538      2281      2900      2264      2472      2315      2076      1983      1984      2201      2161
dram[1]:       2463      2178      2016      2272      2019      1854      2130      2094      2244      2035      2021      2268      1874      2067      2334      2092
dram[2]:       1793      2263      2132      2619      1916      2457      2085      2408      2288      2378      2393      2143      2489      2340      2120      2390
dram[3]:       2207      1885      1964      2041      2065      2050      1774      2032      2876      1978      2298      2039      2351      2373      1918      2244
dram[4]:       2303      2232      1899      2279      2258      1952      2313      2024      2250      2352      2232      2366      2803      2247      2249      1956
dram[5]:       2114      2046      1663      1694      1781      2213      2185      2078      2038      2151      2013      1910      2138      2080      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349754 n_act=26738 n_pre=26725 n_req=50998 n_req_1=15130 n_req_2=20778 n_req_3=15090 n_rd=74069 n_write=64813 bw_util=0.3511 bw_util_1=0.09722 bw_util_2=0.1533 bw_util_3=0.1005 blp=5.931924 blp_1= 1.546472 blp_2= 2.729146 blp_3= 2.611410
 n_activity=492114 dram_eff=0.3867 dram_eff_1=0.1071 dram_eff_2=0.1689 dram_eff_3=0.1107
bk0: 4658a 382042i bk1: 4660a 378661i bk2: 4660a 368957i bk3: 4686a 363910i bk4: 4668a 365248i bk5: 4672a 361885i bk6: 4752a 355008i bk7: 4724a 353795i bk8: 4672a 370695i bk9: 4666a 367519i bk10: 4570a 372827i bk11: 4552a 369243i bk12: 4516a 374322i bk13: 4538a 368996i bk14: 4554a 360707i bk15: 4521a 363626i 
bw_dist = 0.097	0.153	0.101	0.557	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.40892
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349689 n_act=26885 n_pre=26875 n_req=50640 n_req_1=14908 n_req_2=20623 n_req_3=15109 n_rd=73866 n_write=64784 bw_util=0.3493 bw_util_1=0.09658 bw_util_2=0.1522 bw_util_3=0.1006 blp=5.897910 blp_1= 1.544358 blp_2= 2.694906 blp_3= 2.586193
 n_activity=491865 dram_eff=0.385 dram_eff_1=0.1064 dram_eff_2=0.1677 dram_eff_3=0.1109
bk0: 4640a 383033i bk1: 4684a 380717i bk2: 4670a 367841i bk3: 4708a 366382i bk4: 4634a 367412i bk5: 4614a 363397i bk6: 4730a 354042i bk7: 4768a 350378i bk8: 4658a 371028i bk9: 4612a 370795i bk10: 4554a 372398i bk11: 4530a 370354i bk12: 4524a 373701i bk13: 4498a 370319i bk14: 4536a 366408i bk15: 4506a 362338i 
bw_dist = 0.097	0.152	0.101	0.558	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.205
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349682 n_act=26640 n_pre=26626 n_req=51228 n_req_1=15100 n_req_2=20880 n_req_3=15248 n_rd=74308 n_write=64843 bw_util=0.3527 bw_util_1=0.09705 bw_util_2=0.1541 bw_util_3=0.1016 blp=5.959242 blp_1= 1.541519 blp_2= 2.705120 blp_3= 2.638674
 n_activity=491874 dram_eff=0.3888 dram_eff_1=0.107 dram_eff_2=0.1698 dram_eff_3=0.112
bk0: 4686a 381329i bk1: 4716a 376141i bk2: 4684a 365997i bk3: 4726a 362151i bk4: 4676a 364680i bk5: 4668a 357676i bk6: 4722a 353966i bk7: 4830a 346678i bk8: 4674a 373083i bk9: 4680a 367805i bk10: 4520a 372551i bk11: 4550a 369138i bk12: 4538a 373458i bk13: 4522a 372814i bk14: 4544a 365872i bk15: 4572a 362566i 
bw_dist = 0.097	0.154	0.102	0.555	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.42031
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349492 n_act=26965 n_pre=26952 n_req=50688 n_req_1=14908 n_req_2=20610 n_req_3=15170 n_rd=73953 n_write=64737 bw_util=0.3496 bw_util_1=0.09664 bw_util_2=0.1521 bw_util_3=0.1008 blp=5.912922 blp_1= 1.553795 blp_2= 2.693160 blp_3= 2.597437
 n_activity=492267 dram_eff=0.385 dram_eff_1=0.1064 dram_eff_2=0.1675 dram_eff_3=0.1111
bk0: 4630a 381959i bk1: 4696a 377239i bk2: 4644a 371494i bk3: 4700a 365982i bk4: 4634a 366236i bk5: 4664a 357224i bk6: 4703a 356422i bk7: 4786a 351448i bk8: 4652a 372309i bk9: 4620a 367936i bk10: 4530a 375791i bk11: 4534a 369155i bk12: 4542a 373598i bk13: 4530a 371817i bk14: 4526a 364042i bk15: 4562a 358513i 
bw_dist = 0.097	0.152	0.101	0.559	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14961
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=348851 n_act=27017 n_pre=27004 n_req=51271 n_req_1=15123 n_req_2=20896 n_req_3=15252 n_rd=74340 n_write=64887 bw_util=0.3529 bw_util_1=0.09715 bw_util_2=0.1542 bw_util_3=0.1016 blp=5.948986 blp_1= 1.549691 blp_2= 2.691979 blp_3= 2.641610
 n_activity=492565 dram_eff=0.3884 dram_eff_1=0.1069 dram_eff_2=0.1697 dram_eff_3=0.1118
bk0: 4682a 382310i bk1: 4670a 376717i bk2: 4670a 368382i bk3: 4712a 362241i bk4: 4692a 363928i bk5: 4678a 358412i bk6: 4722a 357524i bk7: 4788a 348808i bk8: 4656a 371775i bk9: 4664a 366857i bk10: 4542a 369785i bk11: 4580a 370714i bk12: 4602a 373778i bk13: 4512a 371632i bk14: 4604a 361830i bk15: 4566a 359655i 
bw_dist = 0.097	0.154	0.102	0.556	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.43957
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349153 n_act=27051 n_pre=27036 n_req=50749 n_req_1=14919 n_req_2=20702 n_req_3=15128 n_rd=74073 n_write=64786 bw_util=0.3502 bw_util_1=0.09663 bw_util_2=0.1528 bw_util_3=0.1008 blp=5.947402 blp_1= 1.542102 blp_2= 2.710870 blp_3= 2.601105
 n_activity=491682 dram_eff=0.3861 dram_eff_1=0.1065 dram_eff_2=0.1684 dram_eff_3=0.1112
bk0: 4672a 382433i bk1: 4686a 378512i bk2: 4668a 366505i bk3: 4710a 363480i bk4: 4668a 365670i bk5: 4660a 358247i bk6: 4748a 355637i bk7: 4728a 352675i bk8: 4666a 372451i bk9: 4639a 365861i bk10: 4536a 370453i bk11: 4586a 366341i bk12: 4544a 372992i bk13: 4500a 373118i bk14: 4532a 366466i bk15: 4530a 360125i 
bw_dist = 0.097	0.153	0.101	0.557	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.29696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44774, Miss = 18543, Miss_rate = 0.414, Pending_hits = 4610, Reservation_fails = 2738
L2_cache_bank[1]: Access = 46029, Miss = 18527, Miss_rate = 0.403, Pending_hits = 4985, Reservation_fails = 7678
L2_cache_bank[2]: Access = 46623, Miss = 18496, Miss_rate = 0.397, Pending_hits = 4639, Reservation_fails = 3178
L2_cache_bank[3]: Access = 45769, Miss = 18478, Miss_rate = 0.404, Pending_hits = 5001, Reservation_fails = 6293
L2_cache_bank[4]: Access = 46995, Miss = 18549, Miss_rate = 0.395, Pending_hits = 4832, Reservation_fails = 2847
L2_cache_bank[5]: Access = 44532, Miss = 18656, Miss_rate = 0.419, Pending_hits = 4707, Reservation_fails = 5794
L2_cache_bank[6]: Access = 46736, Miss = 18445, Miss_rate = 0.395, Pending_hits = 4845, Reservation_fails = 5145
L2_cache_bank[7]: Access = 46265, Miss = 18568, Miss_rate = 0.401, Pending_hits = 4810, Reservation_fails = 6070
L2_cache_bank[8]: Access = 46019, Miss = 18599, Miss_rate = 0.404, Pending_hits = 4645, Reservation_fails = 5846
L2_cache_bank[9]: Access = 46970, Miss = 18601, Miss_rate = 0.396, Pending_hits = 4986, Reservation_fails = 5975
L2_cache_bank[10]: Access = 47952, Miss = 18540, Miss_rate = 0.387, Pending_hits = 4714, Reservation_fails = 7871
L2_cache_bank[11]: Access = 47133, Miss = 18531, Miss_rate = 0.393, Pending_hits = 4980, Reservation_fails = 5944
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44774, Miss = 18543 (0.414), PendingHit = 4610 (0.103)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46029, Miss = 18527 (0.403), PendingHit = 4985 (0.108)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46623, Miss = 18496 (0.397), PendingHit = 4639 (0.0995)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45769, Miss = 18478 (0.404), PendingHit = 5001 (0.109)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46995, Miss = 18549 (0.395), PendingHit = 4832 (0.103)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44532, Miss = 18656 (0.419), PendingHit = 4707 (0.106)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46736, Miss = 18445 (0.395), PendingHit = 4845 (0.104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46265, Miss = 18568 (0.401), PendingHit = 4810 (0.104)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46019, Miss = 18599 (0.404), PendingHit = 4645 (0.101)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46970, Miss = 18601 (0.396), PendingHit = 4986 (0.106)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47952, Miss = 18540 (0.387), PendingHit = 4714 (0.0983)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47133, Miss = 18531 (0.393), PendingHit = 4980 (0.106)
L2 Cache Total Miss Rate = 0.400
Stream 1: L2 Cache Miss Rate = 0.242
Stream 2: L2 Cache Miss Rate = 0.512
Stream 3: L2 Cache Miss Rate = 0.319
Stream 1: Accesses  = 239282
Stream 1: Misses  = 57997
Stream 2: Accesses  = 233616
Stream 2: Misses  = 119694
Stream 3: Accesses  = 322181
Stream 3: Misses  = 102839
Stream 1+2: Accesses  = 472898
Stream 1+2: Misses  = 177691
Stream 1+2+3: Accesses  = 795079
Stream 1+2+3: Misses  = 280530
Total Accesses  = 555797
MPKI-CORES
CORE_L2MPKI_0	0.234
CORE_L2MPKI_1	0.263
CORE_L2MPKI_2	0.262
CORE_L2MPKI_3	0.263
CORE_L2MPKI_4	0.263
CORE_L2MPKI_5	0.252
CORE_L2MPKI_6	0.259
CORE_L2MPKI_7	0.251
CORE_L2MPKI_8	0.279
CORE_L2MPKI_9	0.284
CORE_L2MPKI_10	0.261
CORE_L2MPKI_11	0.270
CORE_L2MPKI_12	0.263
CORE_L2MPKI_13	0.278
CORE_L2MPKI_14	0.237
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.265
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.270
CORE_L2MPKI_19	0.258
CORE_L2MPKI_20	1.139
CORE_L2MPKI_21	1.137
CORE_L2MPKI_22	1.131
CORE_L2MPKI_23	1.136
CORE_L2MPKI_24	1.135
CORE_L2MPKI_25	1.138
CORE_L2MPKI_26	1.134
CORE_L2MPKI_27	1.126
CORE_L2MPKI_28	1.130
CORE_L2MPKI_29	1.129
CORE_L2MPKI_30	1.123
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.115
CORE_L2MPKI_33	1.129
CORE_L2MPKI_34	1.128
CORE_L2MPKI_35	1.126
CORE_L2MPKI_36	1.125
CORE_L2MPKI_37	1.128
CORE_L2MPKI_38	1.125
CORE_L2MPKI_39	1.132
CORE_L2MPKI_40	0.172
CORE_L2MPKI_41	0.167
CORE_L2MPKI_42	0.166
CORE_L2MPKI_43	0.171
CORE_L2MPKI_44	0.165
CORE_L2MPKI_45	0.167
CORE_L2MPKI_46	0.175
CORE_L2MPKI_47	0.164
CORE_L2MPKI_48	0.168
CORE_L2MPKI_49	0.165
CORE_L2MPKI_50	0.163
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.168
CORE_L2MPKI_53	0.160
CORE_L2MPKI_54	0.158
CORE_L2MPKI_55	0.167
CORE_L2MPKI_56	0.169
CORE_L2MPKI_57	0.167
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.166
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 1.130
Avg_MPKI_Stream3= 0.162
MISSES-CORES
CORE_MISSES_0	2577
CORE_MISSES_1	2938
CORE_MISSES_2	2849
CORE_MISSES_3	2907
CORE_MISSES_4	2921
CORE_MISSES_5	2769
CORE_MISSES_6	2886
CORE_MISSES_7	2791
CORE_MISSES_8	3089
CORE_MISSES_9	3120
CORE_MISSES_10	2927
CORE_MISSES_11	3011
CORE_MISSES_12	2943
CORE_MISSES_13	3064
CORE_MISSES_14	2635
CORE_MISSES_15	2910
CORE_MISSES_16	2966
CORE_MISSES_17	2839
CORE_MISSES_18	2989
CORE_MISSES_19	2866
CORE_MISSES_20	6062
CORE_MISSES_21	6001
CORE_MISSES_22	6104
CORE_MISSES_23	6178
CORE_MISSES_24	5939
CORE_MISSES_25	6040
CORE_MISSES_26	5949
CORE_MISSES_27	5957
CORE_MISSES_28	6029
CORE_MISSES_29	5990
CORE_MISSES_30	6061
CORE_MISSES_31	5975
CORE_MISSES_32	6118
CORE_MISSES_33	5907
CORE_MISSES_34	6036
CORE_MISSES_35	5976
CORE_MISSES_36	5806
CORE_MISSES_37	5839
CORE_MISSES_38	5887
CORE_MISSES_39	5840
CORE_MISSES_40	2361
CORE_MISSES_41	2329
CORE_MISSES_42	2290
CORE_MISSES_43	2331
CORE_MISSES_44	2280
CORE_MISSES_45	2321
CORE_MISSES_46	2433
CORE_MISSES_47	2265
CORE_MISSES_48	2321
CORE_MISSES_49	2237
CORE_MISSES_50	2270
CORE_MISSES_51	2054
CORE_MISSES_52	2319
CORE_MISSES_53	2181
CORE_MISSES_54	2169
CORE_MISSES_55	2335
CORE_MISSES_56	2331
CORE_MISSES_57	2326
CORE_MISSES_58	1396
CORE_MISSES_59	2293
L2_MISSES = 222533
L2_total_cache_accesses = 555797
L2_total_cache_misses = 222533
L2_total_cache_miss_rate = 0.4004
L2_total_cache_pending_hits = 57754
L2_total_cache_reservation_fails = 65379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18274
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 147355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6504
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 957
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 410
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38531
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1855479
icnt_total_pkts_simt_to_mem=1308863
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     539.7322
gpu_ipc_2 =     258.0560
gpu_ipc_3 =     672.0401
gpu_tot_sim_cycle_stream_1 = 410677
gpu_tot_sim_cycle_stream_2 = 410654
gpu_tot_sim_cycle_stream_3 = 410679
gpu_sim_insn_1 = 221655580
gpu_sim_insn_2 = 105971712
gpu_sim_insn_3 = 275992771
gpu_sim_cycle = 410682
gpu_sim_insn = 603620063
gpu_ipc =    1469.7991
gpu_tot_sim_cycle = 410682
gpu_tot_sim_insn = 603620063
gpu_tot_ipc =    1469.7991
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 762961
gpu_stall_icnt2sh    = 689243
gpu_total_sim_rate=373065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10732716
	L1I_total_cache_misses = 103688
	L1I_total_cache_miss_rate = 0.0097
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 11989, Miss = 11958, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 144322
	L1D_cache_core[1]: Access = 12070, Miss = 12040, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 140939
	L1D_cache_core[2]: Access = 12425, Miss = 12383, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 147904
	L1D_cache_core[3]: Access = 12406, Miss = 12384, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 145043
	L1D_cache_core[4]: Access = 12196, Miss = 12113, Miss_rate = 0.993, Pending_hits = 43, Reservation_fails = 142745
	L1D_cache_core[5]: Access = 12065, Miss = 12019, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 145396
	L1D_cache_core[6]: Access = 11891, Miss = 11851, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 139617
	L1D_cache_core[7]: Access = 11775, Miss = 11752, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 145799
	L1D_cache_core[8]: Access = 12189, Miss = 12158, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 145339
	L1D_cache_core[9]: Access = 11875, Miss = 11855, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 145410
	L1D_cache_core[10]: Access = 12039, Miss = 12013, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 139217
	L1D_cache_core[11]: Access = 11993, Miss = 11969, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 143527
	L1D_cache_core[12]: Access = 11626, Miss = 11583, Miss_rate = 0.996, Pending_hits = 2, Reservation_fails = 136747
	L1D_cache_core[13]: Access = 11906, Miss = 11872, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 142420
	L1D_cache_core[14]: Access = 12086, Miss = 12062, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 141369
	L1D_cache_core[15]: Access = 11494, Miss = 11478, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 144958
	L1D_cache_core[16]: Access = 12177, Miss = 12109, Miss_rate = 0.994, Pending_hits = 37, Reservation_fails = 138806
	L1D_cache_core[17]: Access = 11724, Miss = 11683, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 145711
	L1D_cache_core[18]: Access = 11422, Miss = 11408, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 142490
	L1D_cache_core[19]: Access = 12163, Miss = 12130, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 140848
	L1D_cache_core[20]: Access = 11520, Miss = 9185, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 54519
	L1D_cache_core[21]: Access = 11424, Miss = 9203, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 60108
	L1D_cache_core[22]: Access = 11680, Miss = 9327, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 53782
	L1D_cache_core[23]: Access = 11776, Miss = 9440, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54429
	L1D_cache_core[24]: Access = 11328, Miss = 9029, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 57055
	L1D_cache_core[25]: Access = 11488, Miss = 9135, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 55195
	L1D_cache_core[26]: Access = 11360, Miss = 9105, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 55783
	L1D_cache_core[27]: Access = 11456, Miss = 9272, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 50330
	L1D_cache_core[28]: Access = 11552, Miss = 9251, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 51309
	L1D_cache_core[29]: Access = 11488, Miss = 9179, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 56425
	L1D_cache_core[30]: Access = 11680, Miss = 9174, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 50511
	L1D_cache_core[31]: Access = 11488, Miss = 9094, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 49615
	L1D_cache_core[32]: Access = 11872, Miss = 9645, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 52447
	L1D_cache_core[33]: Access = 11328, Miss = 9008, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 51881
	L1D_cache_core[34]: Access = 11584, Miss = 9228, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 50384
	L1D_cache_core[35]: Access = 11488, Miss = 9090, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 53009
	L1D_cache_core[36]: Access = 11168, Miss = 8842, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 50508
	L1D_cache_core[37]: Access = 11200, Miss = 8861, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54572
	L1D_cache_core[38]: Access = 11328, Miss = 9026, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 55966
	L1D_cache_core[39]: Access = 11168, Miss = 8933, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 56565
	L1D_cache_core[40]: Access = 3747, Miss = 3395, Miss_rate = 0.906, Pending_hits = 49, Reservation_fails = 41708
	L1D_cache_core[41]: Access = 3697, Miss = 3431, Miss_rate = 0.928, Pending_hits = 43, Reservation_fails = 43258
	L1D_cache_core[42]: Access = 3590, Miss = 3301, Miss_rate = 0.919, Pending_hits = 64, Reservation_fails = 43809
	L1D_cache_core[43]: Access = 3639, Miss = 3379, Miss_rate = 0.929, Pending_hits = 31, Reservation_fails = 41341
	L1D_cache_core[44]: Access = 3530, Miss = 3296, Miss_rate = 0.934, Pending_hits = 32, Reservation_fails = 45613
	L1D_cache_core[45]: Access = 3652, Miss = 3382, Miss_rate = 0.926, Pending_hits = 45, Reservation_fails = 43561
	L1D_cache_core[46]: Access = 3825, Miss = 3508, Miss_rate = 0.917, Pending_hits = 48, Reservation_fails = 46033
	L1D_cache_core[47]: Access = 3624, Miss = 3349, Miss_rate = 0.924, Pending_hits = 39, Reservation_fails = 42558
	L1D_cache_core[48]: Access = 3686, Miss = 3422, Miss_rate = 0.928, Pending_hits = 36, Reservation_fails = 44106
	L1D_cache_core[49]: Access = 3522, Miss = 3276, Miss_rate = 0.930, Pending_hits = 43, Reservation_fails = 43017
	L1D_cache_core[50]: Access = 3642, Miss = 3398, Miss_rate = 0.933, Pending_hits = 33, Reservation_fails = 41998
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 3656, Miss = 3404, Miss_rate = 0.931, Pending_hits = 41, Reservation_fails = 42612
	L1D_cache_core[53]: Access = 3498, Miss = 3253, Miss_rate = 0.930, Pending_hits = 45, Reservation_fails = 46516
	L1D_cache_core[54]: Access = 3504, Miss = 3223, Miss_rate = 0.920, Pending_hits = 51, Reservation_fails = 43212
	L1D_cache_core[55]: Access = 3718, Miss = 3443, Miss_rate = 0.926, Pending_hits = 35, Reservation_fails = 42801
	L1D_cache_core[56]: Access = 3665, Miss = 3413, Miss_rate = 0.931, Pending_hits = 28, Reservation_fails = 43962
	L1D_cache_core[57]: Access = 3739, Miss = 3464, Miss_rate = 0.926, Pending_hits = 32, Reservation_fails = 42396
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 3625, Miss = 3368, Miss_rate = 0.929, Pending_hits = 38, Reservation_fails = 44778
	L1D_total_cache_accesses = 540271
	L1D_total_cache_misses = 488030
	L1D_total_cache_miss_rate = 0.9033
	L1D_total_cache_pending_hits = 933
	L1D_total_cache_reservation_fails = 4759702
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 724996
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3184963
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 723241
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1574739
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10629028
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 103688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
14573, 18506, 18506, 18502, 18504, 18314, 18315, 14870, 14565, 18413, 18413, 18413, 18413, 18125, 18129, 14761, 14619, 18465, 18465, 18464, 18465, 18177, 18181, 14808, 
gpgpu_n_tot_thrd_icount = 670464096
gpgpu_n_tot_w_icount = 20952003
gpgpu_n_stall_shd_mem = 8613343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303405
gpgpu_n_mem_write_global = 230817
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 5836356
gpgpu_n_store_insn = 4949273
gpgpu_n_shmem_insn = 44523440
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 19315604
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4954302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10299660	W0_Idle:3464849	W0_Scoreboard:14564791	W1:117	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13382	W10:0	W11:0	W12:0	W13:13910	W14:559714	W15:0	W16:111160	W17:0	W18:55136	W19:0	W20:15771	W21:0	W22:0	W23:0	W24:1282691	W25:0	W26:42500	W27:0	W28:4049232	W29:2280960	W30:138549	W31:0	W32:12351402
Warp Occupancy Distribution:
Stall:5394616	W0_Idle:317404	W0_Scoreboard:2306965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13382	W10:0	W11:0	W12:0	W13:13910	W14:559714	W15:0	W16:27208	W17:0	W18:40880	W19:0	W20:15771	W21:0	W22:0	W23:0	W24:1282691	W25:0	W26:42500	W27:0	W28:1910832	W29:0	W30:138549	W31:0	W32:4362858
Warp Occupancy Distribution:
Stall:1660895	W0_Idle:2602999	W0_Scoreboard:8851770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311616
warp_utilization0: 0.425157
warp_utilization1: 0.511850
warp_utilization2: 0.201592
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2427240 {8:303405,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25935080 {40:33053,72:35671,136:162093,}
traffic_breakdown_coretomem[INST_ACC_R] = 142520 {8:17815,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41228944 {136:303154,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843992 {8:230499,}
traffic_breakdown_memtocore[INST_ACC_R] = 2422840 {136:17815,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 404 
averagemflatency_1 = 345 
averagemflatency_2= 401 
averagemflatency_3 = 616 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 42 
averagemrqlatency_3 = 53 
max_icnt2mem_latency = 2230 
max_icnt2sh_latency = 410681 
mrq_lat_table:163473 	8546 	12323 	21468 	48307 	63777 	62654 	40310 	14040 	1934 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	154929 	250924 	111050 	18183 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	195645 	72276 	58712 	71477 	92737 	43920 	18810 	2327 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	100349 	193494 	13297 	73 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	88810 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	435 	182 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.543515  2.716766  2.555680  2.610700  2.769602  2.821277  2.904407  2.731083  2.779174  2.789916  2.690334  2.657942  2.817949  2.767734  2.688475  2.793750 
dram[1]:  2.520787  2.682624  2.562430  2.593820  2.796703  2.829524  2.817964  2.746495  2.649455  2.806943  2.608721  2.680941  2.806084  2.764928  2.670489  2.711138 
dram[2]:  2.635417  2.652503  2.616392  2.599211  2.755396  2.821951  2.857930  2.808284  2.784091  2.845209  2.668252  2.628538  2.837717  2.826367  2.757353  2.780745 
dram[3]:  2.561045  2.600806  2.568144  2.545201  2.738067  2.715461  2.815487  2.848412  2.746746  2.679389  2.724602  2.583430  2.837404  2.856314  2.681133  2.656529 
dram[4]:  2.627315  2.547739  2.568451  2.633618  2.851351  2.698542  2.784185  2.708381  2.761905  2.743452  2.651632  2.683014  2.891403  2.799110  2.646643  2.708808 
dram[5]:  2.606690  2.621528  2.564334  2.589989  2.751790  2.787402  2.784442  2.676589  2.658410  2.726204  2.649050  2.666667  2.785804  2.772152  2.723105  2.668668 
average row locality = 436846/161314 = 2.708048
average row locality_1 = 222497/88783 = 2.506077
average row locality_2 = 124395/44558 = 2.791754
average row locality_3 = 89954/27973 = 3.215744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2329      2330      2331      2343      2334      2337      2376      2362      2336      2333      2285      2276      2263      2269      2277      2262 
dram[1]:      2321      2342      2336      2355      2318      2307      2365      2384      2329      2306      2277      2265      2266      2251      2268      2253 
dram[2]:      2343      2358      2343      2364      2338      2334      2361      2415      2338      2341      2262      2275      2269      2266      2273      2286 
dram[3]:      2316      2348      2322      2351      2319      2335      2352      2393      2327      2310      2265      2267      2272      2268      2264      2282 
dram[4]:      2341      2335      2335      2357      2346      2339      2361      2396      2329      2332      2272      2291      2302      2257      2302      2283 
dram[5]:      2337      2344      2334      2355      2334      2330      2374      2364      2335      2320      2269      2293      2275      2253      2266      2265 
total reads: 222369
bank skew: 2415/2251 = 1.07
chip skew: 37178/36943 = 1.01
number of total write accesses:
dram[0]:      2201      2207      2236      2244      2258      2305      2303      2331      2308      2315      2224      2192      2145      2140      2202      2210 
dram[1]:      2169      2197      2221      2262      2264      2274      2341      2318      2289      2303      2210      2180      2169      2152      2157      2177 
dram[2]:      2211      2199      2254      2248      2258      2294      2306      2331      2317      2291      2229      2183      2155      2141      2227      2191 
dram[3]:      2196      2167      2257      2210      2273      2287      2302      2361      2316      2253      2187      2192      2144      2169      2184      2175 
dram[4]:      2199      2228      2224      2267      2296      2289      2322      2326      2311      2277      2197      2195      2178      2148      2192      2238 
dram[5]:      2184      2187      2210      2250      2278      2272      2315      2312      2283      2320      2192      2203      2165      2133      2189      2181 
total reads: 214573
bank skew: 2361/2133 = 1.11
chip skew: 35887/35673 = 1.01
average mf latency per bank:
dram[0]:        491       498       489       507       492       520       486       511       473       500       493       506       466       491       508       523
dram[1]:        493       476       499       498       496       496       496       478       473       476       488       481       469       482       513       510
dram[2]:        493       497       507       500       517       512       506       493       494       487       484       496       479       468       520       520
dram[3]:        487       495       492       493       493       509       484       490       474       481       478       487       487       473       511       528
dram[4]:        500       502       506       505       509       514       489       508       488       498       504       501       476       492       525       524
dram[5]:        503       495       520       503       517       502       519       494       497       491       515       488       498       486       543       521
maximum mf latency per bank:
dram[0]:       2239      1960      1916      2283      1976      2538      2281      2900      2264      2472      2315      2076      1983      1984      2201      2161
dram[1]:       2463      2178      2016      2272      2019      1854      2130      2094      2244      2035      2021      2268      1874      2067      2334      2092
dram[2]:       1793      2263      2132      2619      1916      2457      2085      2408      2288      2378      2393      2143      2489      2340      2120      2390
dram[3]:       2207      1885      1964      2041      2065      2050      1774      2032      2876      1978      2298      2039      2351      2373      1918      2244
dram[4]:       2303      2232      1899      2279      2258      1952      2313      2024      2250      2352      2232      2366      2803      2247      2249      1956
dram[5]:       2114      2046      1663      1694      1781      2213      2185      2078      2038      2151      2013      1910      2138      2080      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349754 n_act=26738 n_pre=26725 n_req=50998 n_req_1=15130 n_req_2=20778 n_req_3=15090 n_rd=74069 n_write=64813 bw_util=0.3511 bw_util_1=0.09722 bw_util_2=0.1533 bw_util_3=0.1005 blp=5.931924 blp_1= 1.546472 blp_2= 2.729146 blp_3= 2.611410
 n_activity=492114 dram_eff=0.3867 dram_eff_1=0.1071 dram_eff_2=0.1689 dram_eff_3=0.1107
bk0: 4658a 382042i bk1: 4660a 378661i bk2: 4660a 368957i bk3: 4686a 363910i bk4: 4668a 365248i bk5: 4672a 361885i bk6: 4752a 355008i bk7: 4724a 353795i bk8: 4672a 370695i bk9: 4666a 367519i bk10: 4570a 372827i bk11: 4552a 369243i bk12: 4516a 374322i bk13: 4538a 368996i bk14: 4554a 360707i bk15: 4521a 363626i 
bw_dist = 0.097	0.153	0.101	0.557	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.40892
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349689 n_act=26885 n_pre=26875 n_req=50640 n_req_1=14908 n_req_2=20623 n_req_3=15109 n_rd=73866 n_write=64784 bw_util=0.3493 bw_util_1=0.09658 bw_util_2=0.1522 bw_util_3=0.1006 blp=5.897910 blp_1= 1.544358 blp_2= 2.694906 blp_3= 2.586193
 n_activity=491865 dram_eff=0.385 dram_eff_1=0.1064 dram_eff_2=0.1677 dram_eff_3=0.1109
bk0: 4640a 383033i bk1: 4684a 380717i bk2: 4670a 367841i bk3: 4708a 366382i bk4: 4634a 367412i bk5: 4614a 363397i bk6: 4730a 354042i bk7: 4768a 350378i bk8: 4658a 371028i bk9: 4612a 370795i bk10: 4554a 372398i bk11: 4530a 370354i bk12: 4524a 373701i bk13: 4498a 370319i bk14: 4536a 366408i bk15: 4506a 362338i 
bw_dist = 0.097	0.152	0.101	0.558	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.205
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349682 n_act=26640 n_pre=26626 n_req=51228 n_req_1=15100 n_req_2=20880 n_req_3=15248 n_rd=74308 n_write=64843 bw_util=0.3527 bw_util_1=0.09705 bw_util_2=0.1541 bw_util_3=0.1016 blp=5.959242 blp_1= 1.541519 blp_2= 2.705120 blp_3= 2.638674
 n_activity=491874 dram_eff=0.3888 dram_eff_1=0.107 dram_eff_2=0.1698 dram_eff_3=0.112
bk0: 4686a 381329i bk1: 4716a 376141i bk2: 4684a 365997i bk3: 4726a 362151i bk4: 4676a 364680i bk5: 4668a 357676i bk6: 4722a 353966i bk7: 4830a 346678i bk8: 4674a 373083i bk9: 4680a 367805i bk10: 4520a 372551i bk11: 4550a 369138i bk12: 4538a 373458i bk13: 4522a 372814i bk14: 4544a 365872i bk15: 4572a 362566i 
bw_dist = 0.097	0.154	0.102	0.555	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.42031
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349492 n_act=26965 n_pre=26952 n_req=50688 n_req_1=14908 n_req_2=20610 n_req_3=15170 n_rd=73953 n_write=64737 bw_util=0.3496 bw_util_1=0.09664 bw_util_2=0.1521 bw_util_3=0.1008 blp=5.912922 blp_1= 1.553795 blp_2= 2.693160 blp_3= 2.597437
 n_activity=492267 dram_eff=0.385 dram_eff_1=0.1064 dram_eff_2=0.1675 dram_eff_3=0.1111
bk0: 4630a 381959i bk1: 4696a 377239i bk2: 4644a 371494i bk3: 4700a 365982i bk4: 4634a 366236i bk5: 4664a 357224i bk6: 4703a 356422i bk7: 4786a 351448i bk8: 4652a 372309i bk9: 4620a 367936i bk10: 4530a 375791i bk11: 4534a 369155i bk12: 4542a 373598i bk13: 4530a 371817i bk14: 4526a 364042i bk15: 4562a 358513i 
bw_dist = 0.097	0.152	0.101	0.559	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14961
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=348851 n_act=27017 n_pre=27004 n_req=51271 n_req_1=15123 n_req_2=20896 n_req_3=15252 n_rd=74340 n_write=64887 bw_util=0.3529 bw_util_1=0.09715 bw_util_2=0.1542 bw_util_3=0.1016 blp=5.948986 blp_1= 1.549691 blp_2= 2.691979 blp_3= 2.641610
 n_activity=492565 dram_eff=0.3884 dram_eff_1=0.1069 dram_eff_2=0.1697 dram_eff_3=0.1118
bk0: 4682a 382310i bk1: 4670a 376717i bk2: 4670a 368382i bk3: 4712a 362241i bk4: 4692a 363928i bk5: 4678a 358412i bk6: 4722a 357524i bk7: 4788a 348808i bk8: 4656a 371775i bk9: 4664a 366857i bk10: 4542a 369785i bk11: 4580a 370714i bk12: 4602a 373778i bk13: 4512a 371632i bk14: 4604a 361830i bk15: 4566a 359655i 
bw_dist = 0.097	0.154	0.102	0.556	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.43957
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542099 n_nop=349153 n_act=27051 n_pre=27036 n_req=50749 n_req_1=14919 n_req_2=20702 n_req_3=15128 n_rd=74073 n_write=64786 bw_util=0.3502 bw_util_1=0.09663 bw_util_2=0.1528 bw_util_3=0.1008 blp=5.947402 blp_1= 1.542102 blp_2= 2.710870 blp_3= 2.601105
 n_activity=491682 dram_eff=0.3861 dram_eff_1=0.1065 dram_eff_2=0.1684 dram_eff_3=0.1112
bk0: 4672a 382433i bk1: 4686a 378512i bk2: 4668a 366505i bk3: 4710a 363480i bk4: 4668a 365670i bk5: 4660a 358247i bk6: 4748a 355637i bk7: 4728a 352675i bk8: 4666a 372451i bk9: 4639a 365861i bk10: 4536a 370453i bk11: 4586a 366341i bk12: 4544a 372992i bk13: 4500a 373118i bk14: 4532a 366466i bk15: 4530a 360125i 
bw_dist = 0.097	0.153	0.101	0.557	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.29696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44774, Miss = 18543, Miss_rate = 0.414, Pending_hits = 4610, Reservation_fails = 2738
L2_cache_bank[1]: Access = 46029, Miss = 18527, Miss_rate = 0.403, Pending_hits = 4985, Reservation_fails = 7678
L2_cache_bank[2]: Access = 46623, Miss = 18496, Miss_rate = 0.397, Pending_hits = 4639, Reservation_fails = 3178
L2_cache_bank[3]: Access = 45769, Miss = 18478, Miss_rate = 0.404, Pending_hits = 5001, Reservation_fails = 6293
L2_cache_bank[4]: Access = 46995, Miss = 18549, Miss_rate = 0.395, Pending_hits = 4832, Reservation_fails = 2847
L2_cache_bank[5]: Access = 44532, Miss = 18656, Miss_rate = 0.419, Pending_hits = 4707, Reservation_fails = 5794
L2_cache_bank[6]: Access = 46736, Miss = 18445, Miss_rate = 0.395, Pending_hits = 4845, Reservation_fails = 5145
L2_cache_bank[7]: Access = 46265, Miss = 18568, Miss_rate = 0.401, Pending_hits = 4810, Reservation_fails = 6070
L2_cache_bank[8]: Access = 46019, Miss = 18599, Miss_rate = 0.404, Pending_hits = 4645, Reservation_fails = 5846
L2_cache_bank[9]: Access = 46970, Miss = 18601, Miss_rate = 0.396, Pending_hits = 4986, Reservation_fails = 5975
L2_cache_bank[10]: Access = 47952, Miss = 18540, Miss_rate = 0.387, Pending_hits = 4714, Reservation_fails = 7871
L2_cache_bank[11]: Access = 47133, Miss = 18531, Miss_rate = 0.393, Pending_hits = 4980, Reservation_fails = 5944
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44774, Miss = 18543 (0.414), PendingHit = 4610 (0.103)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46029, Miss = 18527 (0.403), PendingHit = 4985 (0.108)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46623, Miss = 18496 (0.397), PendingHit = 4639 (0.0995)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45769, Miss = 18478 (0.404), PendingHit = 5001 (0.109)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46995, Miss = 18549 (0.395), PendingHit = 4832 (0.103)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44532, Miss = 18656 (0.419), PendingHit = 4707 (0.106)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46736, Miss = 18445 (0.395), PendingHit = 4845 (0.104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46265, Miss = 18568 (0.401), PendingHit = 4810 (0.104)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46019, Miss = 18599 (0.404), PendingHit = 4645 (0.101)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46970, Miss = 18601 (0.396), PendingHit = 4986 (0.106)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47952, Miss = 18540 (0.387), PendingHit = 4714 (0.0983)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47133, Miss = 18531 (0.393), PendingHit = 4980 (0.106)
L2 Cache Total Miss Rate = 0.400
Stream 1: L2 Cache Miss Rate = 0.242
Stream 2: L2 Cache Miss Rate = 0.512
Stream 3: L2 Cache Miss Rate = 0.319
Stream 1: Accesses  = 239282
Stream 1: Misses  = 57997
Stream 2: Accesses  = 233616
Stream 2: Misses  = 119694
Stream 3: Accesses  = 322181
Stream 3: Misses  = 102839
Stream 1+2: Accesses  = 472898
Stream 1+2: Misses  = 177691
Stream 1+2+3: Accesses  = 795079
Stream 1+2+3: Misses  = 280530
Total Accesses  = 555797
MPKI-CORES
CORE_L2MPKI_0	0.234
CORE_L2MPKI_1	0.263
CORE_L2MPKI_2	0.262
CORE_L2MPKI_3	0.263
CORE_L2MPKI_4	0.263
CORE_L2MPKI_5	0.252
CORE_L2MPKI_6	0.259
CORE_L2MPKI_7	0.251
CORE_L2MPKI_8	0.279
CORE_L2MPKI_9	0.284
CORE_L2MPKI_10	0.261
CORE_L2MPKI_11	0.270
CORE_L2MPKI_12	0.263
CORE_L2MPKI_13	0.278
CORE_L2MPKI_14	0.237
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.265
CORE_L2MPKI_17	0.258
CORE_L2MPKI_18	0.270
CORE_L2MPKI_19	0.258
CORE_L2MPKI_20	1.139
CORE_L2MPKI_21	1.137
CORE_L2MPKI_22	1.131
CORE_L2MPKI_23	1.136
CORE_L2MPKI_24	1.135
CORE_L2MPKI_25	1.138
CORE_L2MPKI_26	1.134
CORE_L2MPKI_27	1.126
CORE_L2MPKI_28	1.130
CORE_L2MPKI_29	1.129
CORE_L2MPKI_30	1.123
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.115
CORE_L2MPKI_33	1.129
CORE_L2MPKI_34	1.128
CORE_L2MPKI_35	1.126
CORE_L2MPKI_36	1.125
CORE_L2MPKI_37	1.128
CORE_L2MPKI_38	1.125
CORE_L2MPKI_39	1.132
CORE_L2MPKI_40	0.172
CORE_L2MPKI_41	0.167
CORE_L2MPKI_42	0.166
CORE_L2MPKI_43	0.171
CORE_L2MPKI_44	0.165
CORE_L2MPKI_45	0.167
CORE_L2MPKI_46	0.175
CORE_L2MPKI_47	0.164
CORE_L2MPKI_48	0.168
CORE_L2MPKI_49	0.165
CORE_L2MPKI_50	0.163
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.168
CORE_L2MPKI_53	0.160
CORE_L2MPKI_54	0.158
CORE_L2MPKI_55	0.167
CORE_L2MPKI_56	0.169
CORE_L2MPKI_57	0.167
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.166
Avg_MPKI_Stream1= 0.262
Avg_MPKI_Stream2= 1.130
Avg_MPKI_Stream3= 0.162
MISSES-CORES
CORE_MISSES_0	2577
CORE_MISSES_1	2938
CORE_MISSES_2	2849
CORE_MISSES_3	2907
CORE_MISSES_4	2921
CORE_MISSES_5	2769
CORE_MISSES_6	2886
CORE_MISSES_7	2791
CORE_MISSES_8	3089
CORE_MISSES_9	3120
CORE_MISSES_10	2927
CORE_MISSES_11	3011
CORE_MISSES_12	2943
CORE_MISSES_13	3064
CORE_MISSES_14	2635
CORE_MISSES_15	2910
CORE_MISSES_16	2966
CORE_MISSES_17	2839
CORE_MISSES_18	2989
CORE_MISSES_19	2866
CORE_MISSES_20	6062
CORE_MISSES_21	6001
CORE_MISSES_22	6104
CORE_MISSES_23	6178
CORE_MISSES_24	5939
CORE_MISSES_25	6040
CORE_MISSES_26	5949
CORE_MISSES_27	5957
CORE_MISSES_28	6029
CORE_MISSES_29	5990
CORE_MISSES_30	6061
CORE_MISSES_31	5975
CORE_MISSES_32	6118
CORE_MISSES_33	5907
CORE_MISSES_34	6036
CORE_MISSES_35	5976
CORE_MISSES_36	5806
CORE_MISSES_37	5839
CORE_MISSES_38	5887
CORE_MISSES_39	5840
CORE_MISSES_40	2361
CORE_MISSES_41	2329
CORE_MISSES_42	2290
CORE_MISSES_43	2331
CORE_MISSES_44	2280
CORE_MISSES_45	2321
CORE_MISSES_46	2433
CORE_MISSES_47	2265
CORE_MISSES_48	2321
CORE_MISSES_49	2237
CORE_MISSES_50	2270
CORE_MISSES_51	2054
CORE_MISSES_52	2319
CORE_MISSES_53	2181
CORE_MISSES_54	2169
CORE_MISSES_55	2335
CORE_MISSES_56	2331
CORE_MISSES_57	2326
CORE_MISSES_58	1396
CORE_MISSES_59	2293
L2_MISSES = 222533
L2_total_cache_accesses = 555797
L2_total_cache_misses = 222533
L2_total_cache_miss_rate = 0.4004
L2_total_cache_pending_hits = 57754
L2_total_cache_reservation_fails = 65379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18274
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 147355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6504
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 957
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 410
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38531
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1855479
icnt_total_pkts_simt_to_mem=1308863
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     526.1431
gpu_ipc_2 =     247.9925
gpu_ipc_3 =     605.5717
gpu_tot_sim_cycle_stream_1 = 457866
gpu_tot_sim_cycle_stream_2 = 457841
gpu_tot_sim_cycle_stream_3 = 457868
gpu_sim_insn_1 = 240903035
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 277271873
gpu_sim_cycle = 457871
gpu_sim_insn = 631716028
gpu_ipc =    1379.6813
gpu_tot_sim_cycle = 457871
gpu_tot_sim_insn = 631716028
gpu_tot_ipc =    1379.6813
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 935832
gpu_stall_icnt2sh    = 724535
gpu_total_sim_rate=362638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11257349
	L1I_total_cache_misses = 107909
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 13117, Miss = 13086, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 169171
	L1D_cache_core[1]: Access = 13080, Miss = 13050, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 164891
	L1D_cache_core[2]: Access = 13459, Miss = 13417, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 171560
	L1D_cache_core[3]: Access = 13360, Miss = 13338, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 171986
	L1D_cache_core[4]: Access = 13204, Miss = 13119, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 167806
	L1D_cache_core[5]: Access = 13035, Miss = 12989, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 170058
	L1D_cache_core[6]: Access = 12997, Miss = 12957, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 166772
	L1D_cache_core[7]: Access = 12631, Miss = 12607, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 168520
	L1D_cache_core[8]: Access = 13135, Miss = 13104, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 170932
	L1D_cache_core[9]: Access = 12975, Miss = 12955, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 170994
	L1D_cache_core[10]: Access = 13071, Miss = 13045, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 162701
	L1D_cache_core[11]: Access = 12979, Miss = 12955, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 167537
	L1D_cache_core[12]: Access = 12596, Miss = 12552, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 161337
	L1D_cache_core[13]: Access = 12846, Miss = 12812, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 166546
	L1D_cache_core[14]: Access = 13123, Miss = 13099, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 162077
	L1D_cache_core[15]: Access = 12491, Miss = 12475, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 167743
	L1D_cache_core[16]: Access = 13146, Miss = 13078, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 165043
	L1D_cache_core[17]: Access = 12632, Miss = 12591, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 169238
	L1D_cache_core[18]: Access = 12381, Miss = 12367, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 167510
	L1D_cache_core[19]: Access = 13199, Miss = 13166, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 167344
	L1D_cache_core[20]: Access = 12352, Miss = 9840, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 64569
	L1D_cache_core[21]: Access = 12192, Miss = 9814, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 72969
	L1D_cache_core[22]: Access = 12480, Miss = 9982, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 66720
	L1D_cache_core[23]: Access = 12608, Miss = 10124, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 71891
	L1D_cache_core[24]: Access = 12224, Miss = 9753, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 68507
	L1D_cache_core[25]: Access = 12256, Miss = 9746, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 68783
	L1D_cache_core[26]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69702
	L1D_cache_core[27]: Access = 12256, Miss = 9903, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 61881
	L1D_cache_core[28]: Access = 12480, Miss = 9983, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 62375
	L1D_cache_core[29]: Access = 12352, Miss = 9857, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69510
	L1D_cache_core[30]: Access = 12480, Miss = 9823, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 63177
	L1D_cache_core[31]: Access = 12320, Miss = 9764, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 62882
	L1D_cache_core[32]: Access = 12672, Miss = 10279, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 66601
	L1D_cache_core[33]: Access = 12096, Miss = 9608, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 66429
	L1D_cache_core[34]: Access = 12352, Miss = 9828, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 66389
	L1D_cache_core[35]: Access = 12352, Miss = 9774, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 64905
	L1D_cache_core[36]: Access = 12032, Miss = 9520, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 61361
	L1D_cache_core[37]: Access = 11968, Miss = 9469, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 66686
	L1D_cache_core[38]: Access = 12224, Miss = 9736, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 65597
	L1D_cache_core[39]: Access = 11936, Miss = 9538, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 70488
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 5478, Miss = 4909, Miss_rate = 0.896, Pending_hits = 43, Reservation_fails = 88662
	L1D_cache_core[42]: Access = 5186, Miss = 4640, Miss_rate = 0.895, Pending_hits = 64, Reservation_fails = 89401
	L1D_cache_core[43]: Access = 5375, Miss = 4816, Miss_rate = 0.896, Pending_hits = 31, Reservation_fails = 86794
	L1D_cache_core[44]: Access = 5355, Miss = 4827, Miss_rate = 0.901, Pending_hits = 32, Reservation_fails = 90976
	L1D_cache_core[45]: Access = 5512, Miss = 4905, Miss_rate = 0.890, Pending_hits = 46, Reservation_fails = 88887
	L1D_cache_core[46]: Access = 5679, Miss = 4983, Miss_rate = 0.877, Pending_hits = 48, Reservation_fails = 88778
	L1D_cache_core[47]: Access = 5269, Miss = 4735, Miss_rate = 0.899, Pending_hits = 39, Reservation_fails = 88101
	L1D_cache_core[48]: Access = 5459, Miss = 4914, Miss_rate = 0.900, Pending_hits = 36, Reservation_fails = 89520
	L1D_cache_core[49]: Access = 5295, Miss = 4747, Miss_rate = 0.897, Pending_hits = 43, Reservation_fails = 88432
	L1D_cache_core[50]: Access = 5472, Miss = 4940, Miss_rate = 0.903, Pending_hits = 33, Reservation_fails = 87354
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 5423, Miss = 4876, Miss_rate = 0.899, Pending_hits = 41, Reservation_fails = 88033
	L1D_cache_core[53]: Access = 5364, Miss = 4822, Miss_rate = 0.899, Pending_hits = 45, Reservation_fails = 91837
	L1D_cache_core[54]: Access = 5298, Miss = 4709, Miss_rate = 0.889, Pending_hits = 51, Reservation_fails = 88588
	L1D_cache_core[55]: Access = 5525, Miss = 4931, Miss_rate = 0.892, Pending_hits = 35, Reservation_fails = 88182
	L1D_cache_core[56]: Access = 5389, Miss = 4864, Miss_rate = 0.903, Pending_hits = 28, Reservation_fails = 89425
	L1D_cache_core[57]: Access = 5602, Miss = 4998, Miss_rate = 0.892, Pending_hits = 32, Reservation_fails = 87722
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 5408, Miss = 4865, Miss_rate = 0.900, Pending_hits = 38, Reservation_fails = 90182
	L1D_total_cache_accesses = 607749
	L1D_total_cache_misses = 546843
	L1D_total_cache_miss_rate = 0.8998
	L1D_total_cache_pending_hits = 935
	L1D_total_cache_reservation_fails = 6295502
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 778991
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4032804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 777236
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2262698
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11149440
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107909
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
15742, 20108, 20108, 20104, 20104, 19917, 19917, 16045, 15778, 20058, 20058, 20058, 20058, 19772, 19772, 15975, 15840, 20097, 20097, 20086, 20093, 19792, 19796, 15986, 
gpgpu_n_tot_thrd_icount = 703168032
gpgpu_n_tot_w_icount = 21974001
gpgpu_n_stall_shd_mem = 10175839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 334887
gpgpu_n_mem_write_global = 261529
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6491264
gpgpu_n_store_insn = 5548131
gpgpu_n_shmem_insn = 47186121
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3440640
gpgpu_n_param_mem_insn = 20765148
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6516798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13094060	W0_Idle:4089152	W0_Scoreboard:15786798	W1:2772	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:14458	W10:0	W11:0	W12:0	W13:14957	W14:604630	W15:0	W16:114587	W17:0	W18:58400	W19:0	W20:16947	W21:0	W22:0	W23:0	W24:1449632	W25:0	W26:45737	W27:0	W28:4203737	W29:2280960	W30:148993	W31:0	W32:12980684
Warp Occupancy Distribution:
Stall:6272625	W0_Idle:326329	W0_Scoreboard:2564834	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:14458	W10:0	W11:0	W12:0	W13:14957	W14:604630	W15:0	W16:30635	W17:0	W18:44144	W19:0	W20:16947	W21:0	W22:0	W23:0	W24:1449632	W25:0	W26:45737	W27:0	W28:2065337	W29:0	W30:148993	W31:0	W32:4715582
Warp Occupancy Distribution:
Stall:2045892	W0_Idle:2951066	W0_Scoreboard:9769722	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.399940
warp_utilization1: 0.499652
warp_utilization2: 0.193731
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2679096 {8:334887,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29040008 {40:39590,72:42614,136:179325,}
traffic_breakdown_coretomem[INST_ACC_R] = 144920 {8:18115,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45502880 {136:334580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2090200 {8:261275,}
traffic_breakdown_memtocore[INST_ACC_R] = 2463640 {136:18115,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 437 
averagemflatency_1 = 360 
averagemflatency_2= 423 
averagemflatency_3 = 683 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 44 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 457870 
mrq_lat_table:181658 	9220 	13509 	23967 	55233 	74643 	75577 	48980 	16448 	2114 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	160451 	264773 	141529 	30405 	304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	201215 	74892 	61570 	78484 	102924 	62143 	32806 	4366 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115739 	209117 	13707 	76 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	119586 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	437 	272 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.418776  2.557281  2.426716  2.452137  2.559124  2.608284  2.664977  2.527804  2.573307  2.575640  2.497827  2.467819  2.632037  2.569513  2.542564  2.640081 
dram[1]:  2.405355  2.515122  2.438785  2.457024  2.614221  2.661199  2.610589  2.579980  2.486948  2.583945  2.422212  2.470787  2.605999  2.565453  2.526445  2.563745 
dram[2]:  2.505453  2.499525  2.487240  2.479831  2.572989  2.621325  2.612215  2.599804  2.591445  2.611440  2.478386  2.441782  2.623277  2.605316  2.603568  2.592481 
dram[3]:  2.423807  2.473062  2.457422  2.413413  2.560951  2.559922  2.623817  2.646323  2.537831  2.511005  2.521120  2.403401  2.655831  2.646403  2.540660  2.515152 
dram[4]:  2.478507  2.415285  2.440592  2.519734  2.663442  2.538014  2.579050  2.520398  2.534004  2.557393  2.455497  2.511514  2.689280  2.574850  2.494974  2.584275 
dram[5]:  2.474657  2.488857  2.425346  2.477914  2.549926  2.607677  2.586850  2.492439  2.491509  2.554585  2.454111  2.469124  2.618494  2.591919  2.555007  2.533562 
average row locality = 501363/197762 = 2.535184
average row locality_1 = 241379/101579 = 2.376269
average row locality_2 = 140300/51077 = 2.746833
average row locality_3 = 119684/45106 = 2.653394
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2716      2732      2686      2726      2708      2676      2690      2677      2712      2720      2673      2647      2661      2685      2663      2660 
dram[1]:      2697      2718      2688      2742      2652      2657      2668      2679      2688      2680      2668      2636      2628      2692      2660      2636 
dram[2]:      2732      2739      2709      2736      2675      2696      2679      2714      2693      2716      2649      2638      2655      2693      2683      2662 
dram[3]:      2704      2728      2706      2725      2660      2663      2678      2670      2681      2695      2656      2625      2659      2689      2648      2653 
dram[4]:      2724      2701      2724      2735      2701      2685      2680      2714      2707      2700      2664      2661      2689      2661      2696      2676 
dram[5]:      2715      2731      2718      2723      2664      2682      2682      2686      2715      2677      2645      2671      2674      2647      2652      2646 
total reads: 257776
bank skew: 2742/2625 = 1.04
chip skew: 43118/42789 = 1.01
number of total write accesses:
dram[0]:      2540      2536      2551      2551      2552      2551      2568      2601      2571      2610      2500      2491      2484      2490      2535      2571 
dram[1]:      2516      2521      2531      2575      2534      2535      2608      2584      2554      2599      2501      2482      2498      2522      2500      2513 
dram[2]:      2552      2525      2555      2556      2507      2565      2583      2600      2578      2580      2511      2458      2484      2503      2574      2515 
dram[3]:      2529      2511      2575      2529      2510      2549      2588      2620      2586      2553      2477      2464      2488      2538      2508      2495 
dram[4]:      2524      2546      2559      2564      2530      2559      2589      2600      2584      2558      2495      2468      2504      2500      2516      2585 
dram[5]:      2509      2518      2546      2550      2520      2550      2590      2590      2567      2588      2494      2487      2509      2486      2527      2530 
total reads: 243683
bank skew: 2620/2458 = 1.07
chip skew: 40702/40520 = 1.00
average mf latency per bank:
dram[0]:        531       533       525       554       527       554       526       547       525       548       540       552       517       542       546       566
dram[1]:        504       493       512       516       518       525       513       502       500       503       511       507       496       515       527       529
dram[2]:        508       515       525       519       538       528       528       512       522       512       510       522       505       501       539       537
dram[3]:        504       506       514       513       528       530       505       509       503       511       512       510       512       505       531       544
dram[4]:        525       519       524       532       534       537       515       531       522       530       533       531       511       524       548       548
dram[5]:        511       510       533       522       535       532       530       515       520       524       530       515       518       515       553       540
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2167      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2306      2016      2272      2019      1854      2130      2094      2244      2035      2021      2268      2070      2067      2334      2092
dram[2]:       1915      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2143      2489      2340      2214      2390
dram[3]:       2207      2283      2043      2280      2623      2105      2103      2318      2876      2154      2540      2039      2351      2373      2216      2244
dram[4]:       2303      2232      2069      2279      2258      2353      2313      2024      2250      2352      2268      2366      2803      2433      2305      2275
dram[5]:       2114      2046      2370      1986      2276      2238      2185      2168      2038      2151      2013      2289      2138      2195      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379129 n_act=32926 n_pre=32910 n_req=59861 n_req_1=16164 n_req_2=23552 n_req_3=20145 n_rd=86032 n_write=73392 bw_util=0.3696 bw_util_1=0.09329 bw_util_2=0.1559 bw_util_3=0.1204 blp=6.319500 blp_1= 1.537778 blp_2= 2.755697 blp_3= 2.987372
 n_activity=554404 dram_eff=0.4029 dram_eff_1=0.1017 dram_eff_2=0.1699 dram_eff_3=0.1313
bk0: 5432a 407154i bk1: 5464a 403431i bk2: 5364a 396082i bk3: 5450a 388727i bk4: 5414a 390385i bk5: 5352a 390853i bk6: 5380a 383889i bk7: 5348a 382865i bk8: 5424a 402529i bk9: 5436a 395192i bk10: 5346a 400785i bk11: 5292a 396418i bk12: 5318a 398283i bk13: 5370a 390912i bk14: 5324a 384739i bk15: 5318a 385503i 
bw_dist = 0.093	0.156	0.120	0.548	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0535
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379570 n_act=32948 n_pre=32934 n_req=59235 n_req_1=15961 n_req_2=23135 n_req_3=20139 n_rd=85556 n_write=73381 bw_util=0.3663 bw_util_1=0.09287 bw_util_2=0.1531 bw_util_3=0.1203 blp=6.249313 blp_1= 1.530661 blp_2= 2.694092 blp_3= 2.945989
 n_activity=554143 dram_eff=0.3995 dram_eff_1=0.1013 dram_eff_2=0.167 dram_eff_3=0.1313
bk0: 5390a 410824i bk1: 5436a 408767i bk2: 5376a 396380i bk3: 5484a 392124i bk4: 5300a 397690i bk5: 5314a 392800i bk6: 5336a 386004i bk7: 5352a 382011i bk8: 5374a 404644i bk9: 5360a 399454i bk10: 5334a 399320i bk11: 5272a 397624i bk12: 5256a 399217i bk13: 5380a 391123i bk14: 5320a 388371i bk15: 5272a 385913i 
bw_dist = 0.093	0.153	0.120	0.551	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.80843
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379537 n_act=32736 n_pre=32721 n_req=59937 n_req_1=16134 n_req_2=23608 n_req_3=20195 n_rd=86118 n_write=73277 bw_util=0.3701 bw_util_1=0.0932 bw_util_2=0.1562 bw_util_3=0.1207 blp=6.301593 blp_1= 1.529825 blp_2= 2.724191 blp_3= 2.961686
 n_activity=554119 dram_eff=0.4037 dram_eff_1=0.1017 dram_eff_2=0.1704 dram_eff_3=0.1316
bk0: 5464a 408142i bk1: 5478a 403623i bk2: 5414a 394924i bk3: 5468a 390235i bk4: 5350a 395923i bk5: 5392a 386283i bk6: 5358a 383302i bk7: 5428a 376030i bk8: 5386a 405847i bk9: 5432a 397785i bk10: 5298a 401509i bk11: 5276a 397557i bk12: 5310a 399320i bk13: 5384a 393385i bk14: 5362a 389146i bk15: 5318a 386504i 
bw_dist = 0.093	0.156	0.121	0.547	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.96855
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379516 n_act=32965 n_pre=32950 n_req=59265 n_req_1=15953 n_req_2=23170 n_req_3=20142 n_rd=85648 n_write=73310 bw_util=0.3666 bw_util_1=0.0929 bw_util_2=0.1533 bw_util_3=0.1203 blp=6.259458 blp_1= 1.543531 blp_2= 2.700709 blp_3= 2.947793
 n_activity=554531 dram_eff=0.3995 dram_eff_1=0.1012 dram_eff_2=0.1671 dram_eff_3=0.1311
bk0: 5408a 408387i bk1: 5446a 404663i bk2: 5412a 398837i bk3: 5450a 392829i bk4: 5316a 397874i bk5: 5326a 387850i bk6: 5356a 385877i bk7: 5340a 383512i bk8: 5360a 403721i bk9: 5388a 397550i bk10: 5312a 401649i bk11: 5248a 399759i bk12: 5318a 397808i bk13: 5374a 392819i bk14: 5294a 387799i bk15: 5300a 383591i 
bw_dist = 0.093	0.153	0.120	0.551	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.73073
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=378715 n_act=33075 n_pre=33064 n_req=60010 n_req_1=16158 n_req_2=23655 n_req_3=20197 n_rd=86208 n_write=73327 bw_util=0.3705 bw_util_1=0.09326 bw_util_2=0.1566 bw_util_3=0.1207 blp=6.295077 blp_1= 1.533927 blp_2= 2.718485 blp_3= 2.962130
 n_activity=554855 dram_eff=0.4036 dram_eff_1=0.1016 dram_eff_2=0.1705 dram_eff_3=0.1315
bk0: 5446a 408512i bk1: 5400a 404833i bk2: 5442a 393721i bk3: 5470a 389051i bk4: 5400a 395238i bk5: 5366a 387366i bk6: 5358a 387760i bk7: 5426a 379182i bk8: 5414a 404160i bk9: 5400a 397620i bk10: 5328a 398036i bk11: 5320a 400692i bk12: 5378a 399273i bk13: 5320a 392413i bk14: 5392a 384788i bk15: 5348a 382791i 
bw_dist = 0.093	0.157	0.121	0.548	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.033
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379018 n_act=33100 n_pre=33084 n_req=59421 n_req_1=15965 n_req_2=23284 n_req_3=20172 n_rd=85834 n_write=73353 bw_util=0.3675 bw_util_1=0.09289 bw_util_2=0.1541 bw_util_3=0.1205 blp=6.302359 blp_1= 1.528513 blp_2= 2.722190 blp_3= 2.960834
 n_activity=553924 dram_eff=0.401 dram_eff_1=0.1014 dram_eff_2=0.1681 dram_eff_3=0.1315
bk0: 5430a 410808i bk1: 5462a 403502i bk2: 5436a 390777i bk3: 5446a 391324i bk4: 5328a 397025i bk5: 5364a 385293i bk6: 5364a 386125i bk7: 5370a 382570i bk8: 5430a 403636i bk9: 5352a 398483i bk10: 5284a 398750i bk11: 5342a 394491i bk12: 5346a 397982i bk13: 5292a 396262i bk14: 5304a 388674i bk15: 5284a 382705i 
bw_dist = 0.093	0.154	0.121	0.549	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49836, Miss = 21521, Miss_rate = 0.432, Pending_hits = 4828, Reservation_fails = 3163
L2_cache_bank[1]: Access = 51310, Miss = 21535, Miss_rate = 0.420, Pending_hits = 5281, Reservation_fails = 8501
L2_cache_bank[2]: Access = 51778, Miss = 21354, Miss_rate = 0.412, Pending_hits = 4892, Reservation_fails = 3553
L2_cache_bank[3]: Access = 51025, Miss = 21450, Miss_rate = 0.420, Pending_hits = 5263, Reservation_fails = 7535
L2_cache_bank[4]: Access = 52177, Miss = 21486, Miss_rate = 0.412, Pending_hits = 5061, Reservation_fails = 3128
L2_cache_bank[5]: Access = 49683, Miss = 21606, Miss_rate = 0.435, Pending_hits = 4912, Reservation_fails = 6736
L2_cache_bank[6]: Access = 51907, Miss = 21397, Miss_rate = 0.412, Pending_hits = 5068, Reservation_fails = 6003
L2_cache_bank[7]: Access = 51538, Miss = 21450, Miss_rate = 0.416, Pending_hits = 5066, Reservation_fails = 7024
L2_cache_bank[8]: Access = 51143, Miss = 21591, Miss_rate = 0.422, Pending_hits = 4853, Reservation_fails = 6830
L2_cache_bank[9]: Access = 52260, Miss = 21538, Miss_rate = 0.412, Pending_hits = 5234, Reservation_fails = 6826
L2_cache_bank[10]: Access = 53192, Miss = 21471, Miss_rate = 0.404, Pending_hits = 4995, Reservation_fails = 9064
L2_cache_bank[11]: Access = 52396, Miss = 21465, Miss_rate = 0.410, Pending_hits = 5206, Reservation_fails = 6848
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49836, Miss = 21521 (0.432), PendingHit = 4828 (0.0969)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51310, Miss = 21535 (0.42), PendingHit = 5281 (0.103)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51778, Miss = 21354 (0.412), PendingHit = 4892 (0.0945)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51025, Miss = 21450 (0.42), PendingHit = 5263 (0.103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52177, Miss = 21486 (0.412), PendingHit = 5061 (0.097)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49683, Miss = 21606 (0.435), PendingHit = 4912 (0.0989)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51907, Miss = 21397 (0.412), PendingHit = 5068 (0.0976)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51538, Miss = 21450 (0.416), PendingHit = 5066 (0.0983)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51143, Miss = 21591 (0.422), PendingHit = 4853 (0.0949)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52260, Miss = 21538 (0.412), PendingHit = 5234 (0.1)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53192, Miss = 21471 (0.404), PendingHit = 4995 (0.0939)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52396, Miss = 21465 (0.41), PendingHit = 5206 (0.0994)
L2 Cache Total Miss Rate = 0.417
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 259243
Stream 1: Misses  = 62374
Stream 2: Accesses  = 250300
Stream 2: Misses  = 131755
Stream 3: Accesses  = 367945
Stream 3: Misses  = 126109
Stream 1+2: Accesses  = 509543
Stream 1+2: Misses  = 194129
Stream 1+2+3: Accesses  = 877488
Stream 1+2+3: Misses  = 320238
Total Accesses  = 618245
MPKI-CORES
CORE_L2MPKI_0	0.234
CORE_L2MPKI_1	0.265
CORE_L2MPKI_2	0.256
CORE_L2MPKI_3	0.259
CORE_L2MPKI_4	0.261
CORE_L2MPKI_5	0.253
CORE_L2MPKI_6	0.260
CORE_L2MPKI_7	0.252
CORE_L2MPKI_8	0.276
CORE_L2MPKI_9	0.272
CORE_L2MPKI_10	0.262
CORE_L2MPKI_11	0.270
CORE_L2MPKI_12	0.262
CORE_L2MPKI_13	0.274
CORE_L2MPKI_14	0.234
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.253
CORE_L2MPKI_17	0.252
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.255
CORE_L2MPKI_20	1.170
CORE_L2MPKI_21	1.168
CORE_L2MPKI_22	1.159
CORE_L2MPKI_23	1.169
CORE_L2MPKI_24	1.166
CORE_L2MPKI_25	1.172
CORE_L2MPKI_26	1.166
CORE_L2MPKI_27	1.156
CORE_L2MPKI_28	1.159
CORE_L2MPKI_29	1.161
CORE_L2MPKI_30	1.157
CORE_L2MPKI_31	1.157
CORE_L2MPKI_32	1.144
CORE_L2MPKI_33	1.159
CORE_L2MPKI_34	1.160
CORE_L2MPKI_35	1.156
CORE_L2MPKI_36	1.158
CORE_L2MPKI_37	1.160
CORE_L2MPKI_38	1.151
CORE_L2MPKI_39	1.161
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.244
CORE_L2MPKI_42	0.237
CORE_L2MPKI_43	0.248
CORE_L2MPKI_44	0.247
CORE_L2MPKI_45	0.244
CORE_L2MPKI_46	0.247
CORE_L2MPKI_47	0.238
CORE_L2MPKI_48	0.247
CORE_L2MPKI_49	0.242
CORE_L2MPKI_50	0.242
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.245
CORE_L2MPKI_53	0.244
CORE_L2MPKI_54	0.236
CORE_L2MPKI_55	0.245
CORE_L2MPKI_56	0.246
CORE_L2MPKI_57	0.245
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.245
Avg_MPKI_Stream1= 0.259
Avg_MPKI_Stream2= 1.160
Avg_MPKI_Stream3= 0.230
MISSES-CORES
CORE_MISSES_0	2802
CORE_MISSES_1	3224
CORE_MISSES_2	3042
CORE_MISSES_3	3087
CORE_MISSES_4	3147
CORE_MISSES_5	3022
CORE_MISSES_6	3130
CORE_MISSES_7	3051
CORE_MISSES_8	3315
CORE_MISSES_9	3242
CORE_MISSES_10	3198
CORE_MISSES_11	3264
CORE_MISSES_12	3177
CORE_MISSES_13	3295
CORE_MISSES_14	2852
CORE_MISSES_15	3189
CORE_MISSES_16	3063
CORE_MISSES_17	3025
CORE_MISSES_18	3188
CORE_MISSES_19	3061
CORE_MISSES_20	6677
CORE_MISSES_21	6578
CORE_MISSES_22	6683
CORE_MISSES_23	6809
CORE_MISSES_24	6583
CORE_MISSES_25	6636
CORE_MISSES_26	6534
CORE_MISSES_27	6545
CORE_MISSES_28	6685
CORE_MISSES_29	6627
CORE_MISSES_30	6669
CORE_MISSES_31	6588
CORE_MISSES_32	6697
CORE_MISSES_33	6476
CORE_MISSES_34	6618
CORE_MISSES_35	6595
CORE_MISSES_36	6437
CORE_MISSES_37	6415
CORE_MISSES_38	6498
CORE_MISSES_39	6405
CORE_MISSES_40	2800
CORE_MISSES_41	3422
CORE_MISSES_42	3285
CORE_MISSES_43	3391
CORE_MISSES_44	3418
CORE_MISSES_45	3418
CORE_MISSES_46	3452
CORE_MISSES_47	3299
CORE_MISSES_48	3416
CORE_MISSES_49	3309
CORE_MISSES_50	3404
CORE_MISSES_51	2054
CORE_MISSES_52	3399
CORE_MISSES_53	3339
CORE_MISSES_54	3265
CORE_MISSES_55	3428
CORE_MISSES_56	3407
CORE_MISSES_57	3442
CORE_MISSES_58	1396
CORE_MISSES_59	3391
L2_MISSES = 257864
L2_total_cache_accesses = 618245
L2_total_cache_misses = 257864
L2_total_cache_miss_rate = 0.4171
L2_total_cache_pending_hits = 60659
L2_total_cache_reservation_fails = 75211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22579
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9306
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16690
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41256
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2044885
icnt_total_pkts_simt_to_mem=1460708
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     526.1431
gpu_ipc_2 =     247.9925
gpu_ipc_3 =     605.5717
gpu_tot_sim_cycle_stream_1 = 457866
gpu_tot_sim_cycle_stream_2 = 457841
gpu_tot_sim_cycle_stream_3 = 457868
gpu_sim_insn_1 = 240903035
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 277271873
gpu_sim_cycle = 457871
gpu_sim_insn = 631716028
gpu_ipc =    1379.6813
gpu_tot_sim_cycle = 457871
gpu_tot_sim_insn = 631716028
gpu_tot_ipc =    1379.6813
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 935832
gpu_stall_icnt2sh    = 724535
gpu_total_sim_rate=362638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11257349
	L1I_total_cache_misses = 107909
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 13117, Miss = 13086, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 169171
	L1D_cache_core[1]: Access = 13080, Miss = 13050, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 164891
	L1D_cache_core[2]: Access = 13459, Miss = 13417, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 171560
	L1D_cache_core[3]: Access = 13360, Miss = 13338, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 171986
	L1D_cache_core[4]: Access = 13204, Miss = 13119, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 167806
	L1D_cache_core[5]: Access = 13035, Miss = 12989, Miss_rate = 0.996, Pending_hits = 12, Reservation_fails = 170058
	L1D_cache_core[6]: Access = 12997, Miss = 12957, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 166772
	L1D_cache_core[7]: Access = 12631, Miss = 12607, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 168520
	L1D_cache_core[8]: Access = 13135, Miss = 13104, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 170932
	L1D_cache_core[9]: Access = 12975, Miss = 12955, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 170994
	L1D_cache_core[10]: Access = 13071, Miss = 13045, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 162701
	L1D_cache_core[11]: Access = 12979, Miss = 12955, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 167537
	L1D_cache_core[12]: Access = 12596, Miss = 12552, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 161337
	L1D_cache_core[13]: Access = 12846, Miss = 12812, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 166546
	L1D_cache_core[14]: Access = 13123, Miss = 13099, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 162077
	L1D_cache_core[15]: Access = 12491, Miss = 12475, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 167743
	L1D_cache_core[16]: Access = 13146, Miss = 13078, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 165043
	L1D_cache_core[17]: Access = 12632, Miss = 12591, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 169238
	L1D_cache_core[18]: Access = 12381, Miss = 12367, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 167510
	L1D_cache_core[19]: Access = 13199, Miss = 13166, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 167344
	L1D_cache_core[20]: Access = 12352, Miss = 9840, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 64569
	L1D_cache_core[21]: Access = 12192, Miss = 9814, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 72969
	L1D_cache_core[22]: Access = 12480, Miss = 9982, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 66720
	L1D_cache_core[23]: Access = 12608, Miss = 10124, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 71891
	L1D_cache_core[24]: Access = 12224, Miss = 9753, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 68507
	L1D_cache_core[25]: Access = 12256, Miss = 9746, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 68783
	L1D_cache_core[26]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69702
	L1D_cache_core[27]: Access = 12256, Miss = 9903, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 61881
	L1D_cache_core[28]: Access = 12480, Miss = 9983, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 62375
	L1D_cache_core[29]: Access = 12352, Miss = 9857, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69510
	L1D_cache_core[30]: Access = 12480, Miss = 9823, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 63177
	L1D_cache_core[31]: Access = 12320, Miss = 9764, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 62882
	L1D_cache_core[32]: Access = 12672, Miss = 10279, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 66601
	L1D_cache_core[33]: Access = 12096, Miss = 9608, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 66429
	L1D_cache_core[34]: Access = 12352, Miss = 9828, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 66389
	L1D_cache_core[35]: Access = 12352, Miss = 9774, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 64905
	L1D_cache_core[36]: Access = 12032, Miss = 9520, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 61361
	L1D_cache_core[37]: Access = 11968, Miss = 9469, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 66686
	L1D_cache_core[38]: Access = 12224, Miss = 9736, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 65597
	L1D_cache_core[39]: Access = 11936, Miss = 9538, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 70488
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 5478, Miss = 4909, Miss_rate = 0.896, Pending_hits = 43, Reservation_fails = 88662
	L1D_cache_core[42]: Access = 5186, Miss = 4640, Miss_rate = 0.895, Pending_hits = 64, Reservation_fails = 89401
	L1D_cache_core[43]: Access = 5375, Miss = 4816, Miss_rate = 0.896, Pending_hits = 31, Reservation_fails = 86794
	L1D_cache_core[44]: Access = 5355, Miss = 4827, Miss_rate = 0.901, Pending_hits = 32, Reservation_fails = 90976
	L1D_cache_core[45]: Access = 5512, Miss = 4905, Miss_rate = 0.890, Pending_hits = 46, Reservation_fails = 88887
	L1D_cache_core[46]: Access = 5679, Miss = 4983, Miss_rate = 0.877, Pending_hits = 48, Reservation_fails = 88778
	L1D_cache_core[47]: Access = 5269, Miss = 4735, Miss_rate = 0.899, Pending_hits = 39, Reservation_fails = 88101
	L1D_cache_core[48]: Access = 5459, Miss = 4914, Miss_rate = 0.900, Pending_hits = 36, Reservation_fails = 89520
	L1D_cache_core[49]: Access = 5295, Miss = 4747, Miss_rate = 0.897, Pending_hits = 43, Reservation_fails = 88432
	L1D_cache_core[50]: Access = 5472, Miss = 4940, Miss_rate = 0.903, Pending_hits = 33, Reservation_fails = 87354
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 5423, Miss = 4876, Miss_rate = 0.899, Pending_hits = 41, Reservation_fails = 88033
	L1D_cache_core[53]: Access = 5364, Miss = 4822, Miss_rate = 0.899, Pending_hits = 45, Reservation_fails = 91837
	L1D_cache_core[54]: Access = 5298, Miss = 4709, Miss_rate = 0.889, Pending_hits = 51, Reservation_fails = 88588
	L1D_cache_core[55]: Access = 5525, Miss = 4931, Miss_rate = 0.892, Pending_hits = 35, Reservation_fails = 88182
	L1D_cache_core[56]: Access = 5389, Miss = 4864, Miss_rate = 0.903, Pending_hits = 28, Reservation_fails = 89425
	L1D_cache_core[57]: Access = 5602, Miss = 4998, Miss_rate = 0.892, Pending_hits = 32, Reservation_fails = 87722
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 5408, Miss = 4865, Miss_rate = 0.900, Pending_hits = 38, Reservation_fails = 90182
	L1D_total_cache_accesses = 607749
	L1D_total_cache_misses = 546843
	L1D_total_cache_miss_rate = 0.8998
	L1D_total_cache_pending_hits = 935
	L1D_total_cache_reservation_fails = 6295502
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 778991
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4032804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 777236
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2262698
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11149440
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107909
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
15742, 20108, 20108, 20104, 20104, 19917, 19917, 16045, 15778, 20058, 20058, 20058, 20058, 19772, 19772, 15975, 15840, 20097, 20097, 20086, 20093, 19792, 19796, 15986, 
gpgpu_n_tot_thrd_icount = 703168032
gpgpu_n_tot_w_icount = 21974001
gpgpu_n_stall_shd_mem = 10175839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 334887
gpgpu_n_mem_write_global = 261529
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6491264
gpgpu_n_store_insn = 5548131
gpgpu_n_shmem_insn = 47186121
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3440640
gpgpu_n_param_mem_insn = 20765148
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6516798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13094060	W0_Idle:4089152	W0_Scoreboard:15786798	W1:2772	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:14458	W10:0	W11:0	W12:0	W13:14957	W14:604630	W15:0	W16:114587	W17:0	W18:58400	W19:0	W20:16947	W21:0	W22:0	W23:0	W24:1449632	W25:0	W26:45737	W27:0	W28:4203737	W29:2280960	W30:148993	W31:0	W32:12980684
Warp Occupancy Distribution:
Stall:6272625	W0_Idle:326329	W0_Scoreboard:2564834	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:14458	W10:0	W11:0	W12:0	W13:14957	W14:604630	W15:0	W16:30635	W17:0	W18:44144	W19:0	W20:16947	W21:0	W22:0	W23:0	W24:1449632	W25:0	W26:45737	W27:0	W28:2065337	W29:0	W30:148993	W31:0	W32:4715582
Warp Occupancy Distribution:
Stall:2045892	W0_Idle:2951066	W0_Scoreboard:9769722	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.399940
warp_utilization1: 0.499652
warp_utilization2: 0.193731
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2679096 {8:334887,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29040008 {40:39590,72:42614,136:179325,}
traffic_breakdown_coretomem[INST_ACC_R] = 144920 {8:18115,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45502880 {136:334580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2090200 {8:261275,}
traffic_breakdown_memtocore[INST_ACC_R] = 2463640 {136:18115,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 437 
averagemflatency_1 = 360 
averagemflatency_2= 423 
averagemflatency_3 = 683 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 44 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 457870 
mrq_lat_table:181658 	9220 	13509 	23967 	55233 	74643 	75577 	48980 	16448 	2114 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	160451 	264773 	141529 	30405 	304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	201215 	74892 	61570 	78484 	102924 	62143 	32806 	4366 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115739 	209117 	13707 	76 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	119586 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	437 	272 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.418776  2.557281  2.426716  2.452137  2.559124  2.608284  2.664977  2.527804  2.573307  2.575640  2.497827  2.467819  2.632037  2.569513  2.542564  2.640081 
dram[1]:  2.405355  2.515122  2.438785  2.457024  2.614221  2.661199  2.610589  2.579980  2.486948  2.583945  2.422212  2.470787  2.605999  2.565453  2.526445  2.563745 
dram[2]:  2.505453  2.499525  2.487240  2.479831  2.572989  2.621325  2.612215  2.599804  2.591445  2.611440  2.478386  2.441782  2.623277  2.605316  2.603568  2.592481 
dram[3]:  2.423807  2.473062  2.457422  2.413413  2.560951  2.559922  2.623817  2.646323  2.537831  2.511005  2.521120  2.403401  2.655831  2.646403  2.540660  2.515152 
dram[4]:  2.478507  2.415285  2.440592  2.519734  2.663442  2.538014  2.579050  2.520398  2.534004  2.557393  2.455497  2.511514  2.689280  2.574850  2.494974  2.584275 
dram[5]:  2.474657  2.488857  2.425346  2.477914  2.549926  2.607677  2.586850  2.492439  2.491509  2.554585  2.454111  2.469124  2.618494  2.591919  2.555007  2.533562 
average row locality = 501363/197762 = 2.535184
average row locality_1 = 241379/101579 = 2.376269
average row locality_2 = 140300/51077 = 2.746833
average row locality_3 = 119684/45106 = 2.653394
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2716      2732      2686      2726      2708      2676      2690      2677      2712      2720      2673      2647      2661      2685      2663      2660 
dram[1]:      2697      2718      2688      2742      2652      2657      2668      2679      2688      2680      2668      2636      2628      2692      2660      2636 
dram[2]:      2732      2739      2709      2736      2675      2696      2679      2714      2693      2716      2649      2638      2655      2693      2683      2662 
dram[3]:      2704      2728      2706      2725      2660      2663      2678      2670      2681      2695      2656      2625      2659      2689      2648      2653 
dram[4]:      2724      2701      2724      2735      2701      2685      2680      2714      2707      2700      2664      2661      2689      2661      2696      2676 
dram[5]:      2715      2731      2718      2723      2664      2682      2682      2686      2715      2677      2645      2671      2674      2647      2652      2646 
total reads: 257776
bank skew: 2742/2625 = 1.04
chip skew: 43118/42789 = 1.01
number of total write accesses:
dram[0]:      2540      2536      2551      2551      2552      2551      2568      2601      2571      2610      2500      2491      2484      2490      2535      2571 
dram[1]:      2516      2521      2531      2575      2534      2535      2608      2584      2554      2599      2501      2482      2498      2522      2500      2513 
dram[2]:      2552      2525      2555      2556      2507      2565      2583      2600      2578      2580      2511      2458      2484      2503      2574      2515 
dram[3]:      2529      2511      2575      2529      2510      2549      2588      2620      2586      2553      2477      2464      2488      2538      2508      2495 
dram[4]:      2524      2546      2559      2564      2530      2559      2589      2600      2584      2558      2495      2468      2504      2500      2516      2585 
dram[5]:      2509      2518      2546      2550      2520      2550      2590      2590      2567      2588      2494      2487      2509      2486      2527      2530 
total reads: 243683
bank skew: 2620/2458 = 1.07
chip skew: 40702/40520 = 1.00
average mf latency per bank:
dram[0]:        531       533       525       554       527       554       526       547       525       548       540       552       517       542       546       566
dram[1]:        504       493       512       516       518       525       513       502       500       503       511       507       496       515       527       529
dram[2]:        508       515       525       519       538       528       528       512       522       512       510       522       505       501       539       537
dram[3]:        504       506       514       513       528       530       505       509       503       511       512       510       512       505       531       544
dram[4]:        525       519       524       532       534       537       515       531       522       530       533       531       511       524       548       548
dram[5]:        511       510       533       522       535       532       530       515       520       524       530       515       518       515       553       540
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2167      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2306      2016      2272      2019      1854      2130      2094      2244      2035      2021      2268      2070      2067      2334      2092
dram[2]:       1915      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2143      2489      2340      2214      2390
dram[3]:       2207      2283      2043      2280      2623      2105      2103      2318      2876      2154      2540      2039      2351      2373      2216      2244
dram[4]:       2303      2232      2069      2279      2258      2353      2313      2024      2250      2352      2268      2366      2803      2433      2305      2275
dram[5]:       2114      2046      2370      1986      2276      2238      2185      2168      2038      2151      2013      2289      2138      2195      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379129 n_act=32926 n_pre=32910 n_req=59861 n_req_1=16164 n_req_2=23552 n_req_3=20145 n_rd=86032 n_write=73392 bw_util=0.3696 bw_util_1=0.09329 bw_util_2=0.1559 bw_util_3=0.1204 blp=6.319500 blp_1= 1.537778 blp_2= 2.755697 blp_3= 2.987372
 n_activity=554404 dram_eff=0.4029 dram_eff_1=0.1017 dram_eff_2=0.1699 dram_eff_3=0.1313
bk0: 5432a 407154i bk1: 5464a 403431i bk2: 5364a 396082i bk3: 5450a 388727i bk4: 5414a 390385i bk5: 5352a 390853i bk6: 5380a 383889i bk7: 5348a 382865i bk8: 5424a 402529i bk9: 5436a 395192i bk10: 5346a 400785i bk11: 5292a 396418i bk12: 5318a 398283i bk13: 5370a 390912i bk14: 5324a 384739i bk15: 5318a 385503i 
bw_dist = 0.093	0.156	0.120	0.548	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0535
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379570 n_act=32948 n_pre=32934 n_req=59235 n_req_1=15961 n_req_2=23135 n_req_3=20139 n_rd=85556 n_write=73381 bw_util=0.3663 bw_util_1=0.09287 bw_util_2=0.1531 bw_util_3=0.1203 blp=6.249313 blp_1= 1.530661 blp_2= 2.694092 blp_3= 2.945989
 n_activity=554143 dram_eff=0.3995 dram_eff_1=0.1013 dram_eff_2=0.167 dram_eff_3=0.1313
bk0: 5390a 410824i bk1: 5436a 408767i bk2: 5376a 396380i bk3: 5484a 392124i bk4: 5300a 397690i bk5: 5314a 392800i bk6: 5336a 386004i bk7: 5352a 382011i bk8: 5374a 404644i bk9: 5360a 399454i bk10: 5334a 399320i bk11: 5272a 397624i bk12: 5256a 399217i bk13: 5380a 391123i bk14: 5320a 388371i bk15: 5272a 385913i 
bw_dist = 0.093	0.153	0.120	0.551	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.80843
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379537 n_act=32736 n_pre=32721 n_req=59937 n_req_1=16134 n_req_2=23608 n_req_3=20195 n_rd=86118 n_write=73277 bw_util=0.3701 bw_util_1=0.0932 bw_util_2=0.1562 bw_util_3=0.1207 blp=6.301593 blp_1= 1.529825 blp_2= 2.724191 blp_3= 2.961686
 n_activity=554119 dram_eff=0.4037 dram_eff_1=0.1017 dram_eff_2=0.1704 dram_eff_3=0.1316
bk0: 5464a 408142i bk1: 5478a 403623i bk2: 5414a 394924i bk3: 5468a 390235i bk4: 5350a 395923i bk5: 5392a 386283i bk6: 5358a 383302i bk7: 5428a 376030i bk8: 5386a 405847i bk9: 5432a 397785i bk10: 5298a 401509i bk11: 5276a 397557i bk12: 5310a 399320i bk13: 5384a 393385i bk14: 5362a 389146i bk15: 5318a 386504i 
bw_dist = 0.093	0.156	0.121	0.547	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.96855
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379516 n_act=32965 n_pre=32950 n_req=59265 n_req_1=15953 n_req_2=23170 n_req_3=20142 n_rd=85648 n_write=73310 bw_util=0.3666 bw_util_1=0.0929 bw_util_2=0.1533 bw_util_3=0.1203 blp=6.259458 blp_1= 1.543531 blp_2= 2.700709 blp_3= 2.947793
 n_activity=554531 dram_eff=0.3995 dram_eff_1=0.1012 dram_eff_2=0.1671 dram_eff_3=0.1311
bk0: 5408a 408387i bk1: 5446a 404663i bk2: 5412a 398837i bk3: 5450a 392829i bk4: 5316a 397874i bk5: 5326a 387850i bk6: 5356a 385877i bk7: 5340a 383512i bk8: 5360a 403721i bk9: 5388a 397550i bk10: 5312a 401649i bk11: 5248a 399759i bk12: 5318a 397808i bk13: 5374a 392819i bk14: 5294a 387799i bk15: 5300a 383591i 
bw_dist = 0.093	0.153	0.120	0.551	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.73073
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=378715 n_act=33075 n_pre=33064 n_req=60010 n_req_1=16158 n_req_2=23655 n_req_3=20197 n_rd=86208 n_write=73327 bw_util=0.3705 bw_util_1=0.09326 bw_util_2=0.1566 bw_util_3=0.1207 blp=6.295077 blp_1= 1.533927 blp_2= 2.718485 blp_3= 2.962130
 n_activity=554855 dram_eff=0.4036 dram_eff_1=0.1016 dram_eff_2=0.1705 dram_eff_3=0.1315
bk0: 5446a 408512i bk1: 5400a 404833i bk2: 5442a 393721i bk3: 5470a 389051i bk4: 5400a 395238i bk5: 5366a 387366i bk6: 5358a 387760i bk7: 5426a 379182i bk8: 5414a 404160i bk9: 5400a 397620i bk10: 5328a 398036i bk11: 5320a 400692i bk12: 5378a 399273i bk13: 5320a 392413i bk14: 5392a 384788i bk15: 5348a 382791i 
bw_dist = 0.093	0.157	0.121	0.548	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.033
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604389 n_nop=379018 n_act=33100 n_pre=33084 n_req=59421 n_req_1=15965 n_req_2=23284 n_req_3=20172 n_rd=85834 n_write=73353 bw_util=0.3675 bw_util_1=0.09289 bw_util_2=0.1541 bw_util_3=0.1205 blp=6.302359 blp_1= 1.528513 blp_2= 2.722190 blp_3= 2.960834
 n_activity=553924 dram_eff=0.401 dram_eff_1=0.1014 dram_eff_2=0.1681 dram_eff_3=0.1315
bk0: 5430a 410808i bk1: 5462a 403502i bk2: 5436a 390777i bk3: 5446a 391324i bk4: 5328a 397025i bk5: 5364a 385293i bk6: 5364a 386125i bk7: 5370a 382570i bk8: 5430a 403636i bk9: 5352a 398483i bk10: 5284a 398750i bk11: 5342a 394491i bk12: 5346a 397982i bk13: 5292a 396262i bk14: 5304a 388674i bk15: 5284a 382705i 
bw_dist = 0.093	0.154	0.121	0.549	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49836, Miss = 21521, Miss_rate = 0.432, Pending_hits = 4828, Reservation_fails = 3163
L2_cache_bank[1]: Access = 51310, Miss = 21535, Miss_rate = 0.420, Pending_hits = 5281, Reservation_fails = 8501
L2_cache_bank[2]: Access = 51778, Miss = 21354, Miss_rate = 0.412, Pending_hits = 4892, Reservation_fails = 3553
L2_cache_bank[3]: Access = 51025, Miss = 21450, Miss_rate = 0.420, Pending_hits = 5263, Reservation_fails = 7535
L2_cache_bank[4]: Access = 52177, Miss = 21486, Miss_rate = 0.412, Pending_hits = 5061, Reservation_fails = 3128
L2_cache_bank[5]: Access = 49683, Miss = 21606, Miss_rate = 0.435, Pending_hits = 4912, Reservation_fails = 6736
L2_cache_bank[6]: Access = 51907, Miss = 21397, Miss_rate = 0.412, Pending_hits = 5068, Reservation_fails = 6003
L2_cache_bank[7]: Access = 51538, Miss = 21450, Miss_rate = 0.416, Pending_hits = 5066, Reservation_fails = 7024
L2_cache_bank[8]: Access = 51143, Miss = 21591, Miss_rate = 0.422, Pending_hits = 4853, Reservation_fails = 6830
L2_cache_bank[9]: Access = 52260, Miss = 21538, Miss_rate = 0.412, Pending_hits = 5234, Reservation_fails = 6826
L2_cache_bank[10]: Access = 53192, Miss = 21471, Miss_rate = 0.404, Pending_hits = 4995, Reservation_fails = 9064
L2_cache_bank[11]: Access = 52396, Miss = 21465, Miss_rate = 0.410, Pending_hits = 5206, Reservation_fails = 6848
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49836, Miss = 21521 (0.432), PendingHit = 4828 (0.0969)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51310, Miss = 21535 (0.42), PendingHit = 5281 (0.103)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51778, Miss = 21354 (0.412), PendingHit = 4892 (0.0945)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51025, Miss = 21450 (0.42), PendingHit = 5263 (0.103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52177, Miss = 21486 (0.412), PendingHit = 5061 (0.097)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49683, Miss = 21606 (0.435), PendingHit = 4912 (0.0989)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51907, Miss = 21397 (0.412), PendingHit = 5068 (0.0976)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51538, Miss = 21450 (0.416), PendingHit = 5066 (0.0983)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51143, Miss = 21591 (0.422), PendingHit = 4853 (0.0949)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52260, Miss = 21538 (0.412), PendingHit = 5234 (0.1)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53192, Miss = 21471 (0.404), PendingHit = 4995 (0.0939)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52396, Miss = 21465 (0.41), PendingHit = 5206 (0.0994)
L2 Cache Total Miss Rate = 0.417
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 259243
Stream 1: Misses  = 62374
Stream 2: Accesses  = 250300
Stream 2: Misses  = 131755
Stream 3: Accesses  = 367945
Stream 3: Misses  = 126109
Stream 1+2: Accesses  = 509543
Stream 1+2: Misses  = 194129
Stream 1+2+3: Accesses  = 877488
Stream 1+2+3: Misses  = 320238
Total Accesses  = 618245
MPKI-CORES
CORE_L2MPKI_0	0.234
CORE_L2MPKI_1	0.265
CORE_L2MPKI_2	0.256
CORE_L2MPKI_3	0.259
CORE_L2MPKI_4	0.261
CORE_L2MPKI_5	0.253
CORE_L2MPKI_6	0.260
CORE_L2MPKI_7	0.252
CORE_L2MPKI_8	0.276
CORE_L2MPKI_9	0.272
CORE_L2MPKI_10	0.262
CORE_L2MPKI_11	0.270
CORE_L2MPKI_12	0.262
CORE_L2MPKI_13	0.274
CORE_L2MPKI_14	0.234
CORE_L2MPKI_15	0.264
CORE_L2MPKI_16	0.253
CORE_L2MPKI_17	0.252
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.255
CORE_L2MPKI_20	1.170
CORE_L2MPKI_21	1.168
CORE_L2MPKI_22	1.159
CORE_L2MPKI_23	1.169
CORE_L2MPKI_24	1.166
CORE_L2MPKI_25	1.172
CORE_L2MPKI_26	1.166
CORE_L2MPKI_27	1.156
CORE_L2MPKI_28	1.159
CORE_L2MPKI_29	1.161
CORE_L2MPKI_30	1.157
CORE_L2MPKI_31	1.157
CORE_L2MPKI_32	1.144
CORE_L2MPKI_33	1.159
CORE_L2MPKI_34	1.160
CORE_L2MPKI_35	1.156
CORE_L2MPKI_36	1.158
CORE_L2MPKI_37	1.160
CORE_L2MPKI_38	1.151
CORE_L2MPKI_39	1.161
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.244
CORE_L2MPKI_42	0.237
CORE_L2MPKI_43	0.248
CORE_L2MPKI_44	0.247
CORE_L2MPKI_45	0.244
CORE_L2MPKI_46	0.247
CORE_L2MPKI_47	0.238
CORE_L2MPKI_48	0.247
CORE_L2MPKI_49	0.242
CORE_L2MPKI_50	0.242
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.245
CORE_L2MPKI_53	0.244
CORE_L2MPKI_54	0.236
CORE_L2MPKI_55	0.245
CORE_L2MPKI_56	0.246
CORE_L2MPKI_57	0.245
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.245
Avg_MPKI_Stream1= 0.259
Avg_MPKI_Stream2= 1.160
Avg_MPKI_Stream3= 0.230
MISSES-CORES
CORE_MISSES_0	2802
CORE_MISSES_1	3224
CORE_MISSES_2	3042
CORE_MISSES_3	3087
CORE_MISSES_4	3147
CORE_MISSES_5	3022
CORE_MISSES_6	3130
CORE_MISSES_7	3051
CORE_MISSES_8	3315
CORE_MISSES_9	3242
CORE_MISSES_10	3198
CORE_MISSES_11	3264
CORE_MISSES_12	3177
CORE_MISSES_13	3295
CORE_MISSES_14	2852
CORE_MISSES_15	3189
CORE_MISSES_16	3063
CORE_MISSES_17	3025
CORE_MISSES_18	3188
CORE_MISSES_19	3061
CORE_MISSES_20	6677
CORE_MISSES_21	6578
CORE_MISSES_22	6683
CORE_MISSES_23	6809
CORE_MISSES_24	6583
CORE_MISSES_25	6636
CORE_MISSES_26	6534
CORE_MISSES_27	6545
CORE_MISSES_28	6685
CORE_MISSES_29	6627
CORE_MISSES_30	6669
CORE_MISSES_31	6588
CORE_MISSES_32	6697
CORE_MISSES_33	6476
CORE_MISSES_34	6618
CORE_MISSES_35	6595
CORE_MISSES_36	6437
CORE_MISSES_37	6415
CORE_MISSES_38	6498
CORE_MISSES_39	6405
CORE_MISSES_40	2800
CORE_MISSES_41	3422
CORE_MISSES_42	3285
CORE_MISSES_43	3391
CORE_MISSES_44	3418
CORE_MISSES_45	3418
CORE_MISSES_46	3452
CORE_MISSES_47	3299
CORE_MISSES_48	3416
CORE_MISSES_49	3309
CORE_MISSES_50	3404
CORE_MISSES_51	2054
CORE_MISSES_52	3399
CORE_MISSES_53	3339
CORE_MISSES_54	3265
CORE_MISSES_55	3428
CORE_MISSES_56	3407
CORE_MISSES_57	3442
CORE_MISSES_58	1396
CORE_MISSES_59	3391
L2_MISSES = 257864
L2_total_cache_accesses = 618245
L2_total_cache_misses = 257864
L2_total_cache_miss_rate = 0.4171
L2_total_cache_pending_hits = 60659
L2_total_cache_reservation_fails = 75211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22579
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9306
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16690
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41256
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2044885
icnt_total_pkts_simt_to_mem=1460708
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     515.6463
gpu_ipc_2 =     241.5958
gpu_ipc_3 =     555.4059
gpu_tot_sim_cycle_stream_1 = 501321
gpu_tot_sim_cycle_stream_2 = 501294
gpu_tot_sim_cycle_stream_3 = 501323
gpu_sim_insn_1 = 258504328
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 278437767
gpu_sim_cycle = 501326
gpu_sim_insn = 658052623
gpu_ipc =    1312.6241
gpu_tot_sim_cycle = 501326
gpu_tot_sim_insn = 658052623
gpu_tot_ipc =    1312.6241
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1085950
gpu_stall_icnt2sh    = 756772
gpu_total_sim_rate=356281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11748141
	L1I_total_cache_misses = 112235
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 13962, Miss = 13928, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 190610
	L1D_cache_core[1]: Access = 13925, Miss = 13895, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 188183
	L1D_cache_core[2]: Access = 14387, Miss = 14345, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 194924
	L1D_cache_core[3]: Access = 14174, Miss = 14150, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 196817
	L1D_cache_core[4]: Access = 14184, Miss = 14099, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 190750
	L1D_cache_core[5]: Access = 13947, Miss = 13901, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 194624
	L1D_cache_core[6]: Access = 13987, Miss = 13947, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 188669
	L1D_cache_core[7]: Access = 13571, Miss = 13547, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 190109
	L1D_cache_core[8]: Access = 14015, Miss = 13984, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 192940
	L1D_cache_core[9]: Access = 13861, Miss = 13841, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 191977
	L1D_cache_core[10]: Access = 13909, Miss = 13882, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 185338
	L1D_cache_core[11]: Access = 13844, Miss = 13817, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 188474
	L1D_cache_core[12]: Access = 13628, Miss = 13584, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 182882
	L1D_cache_core[13]: Access = 13662, Miss = 13628, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 190715
	L1D_cache_core[14]: Access = 14036, Miss = 14010, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 185824
	L1D_cache_core[15]: Access = 13273, Miss = 13257, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 192209
	L1D_cache_core[16]: Access = 14090, Miss = 14022, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 188531
	L1D_cache_core[17]: Access = 13520, Miss = 13479, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 191460
	L1D_cache_core[18]: Access = 13331, Miss = 13317, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 190319
	L1D_cache_core[19]: Access = 14271, Miss = 14236, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 191278
	L1D_cache_core[20]: Access = 13248, Miss = 10528, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74927
	L1D_cache_core[21]: Access = 12960, Miss = 10412, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 85057
	L1D_cache_core[22]: Access = 13312, Miss = 10634, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 77601
	L1D_cache_core[23]: Access = 13376, Miss = 10757, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 85374
	L1D_cache_core[24]: Access = 13024, Miss = 10379, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 78889
	L1D_cache_core[25]: Access = 13024, Miss = 10343, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 80001
	L1D_cache_core[26]: Access = 12992, Miss = 10385, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 80411
	L1D_cache_core[27]: Access = 13024, Miss = 10503, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 73987
	L1D_cache_core[28]: Access = 13248, Miss = 10572, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 73289
	L1D_cache_core[29]: Access = 13216, Miss = 10531, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 80853
	L1D_cache_core[30]: Access = 13408, Miss = 10562, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 73639
	L1D_cache_core[31]: Access = 13120, Miss = 10426, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 72868
	L1D_cache_core[32]: Access = 13472, Miss = 10913, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 79379
	L1D_cache_core[33]: Access = 12864, Miss = 10190, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 79842
	L1D_cache_core[34]: Access = 13184, Miss = 10487, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 75986
	L1D_cache_core[35]: Access = 13248, Miss = 10491, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 74198
	L1D_cache_core[36]: Access = 12800, Miss = 10127, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 74913
	L1D_cache_core[37]: Access = 12800, Miss = 10132, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 76607
	L1D_cache_core[38]: Access = 12992, Miss = 10328, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 77727
	L1D_cache_core[39]: Access = 12832, Miss = 10210, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 81875
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 7380, Miss = 6499, Miss_rate = 0.881, Pending_hits = 43, Reservation_fails = 130215
	L1D_cache_core[42]: Access = 7008, Miss = 6112, Miss_rate = 0.872, Pending_hits = 65, Reservation_fails = 130902
	L1D_cache_core[43]: Access = 7393, Miss = 6451, Miss_rate = 0.873, Pending_hits = 31, Reservation_fails = 128212
	L1D_cache_core[44]: Access = 7028, Miss = 6230, Miss_rate = 0.886, Pending_hits = 32, Reservation_fails = 132753
	L1D_cache_core[45]: Access = 7060, Miss = 6099, Miss_rate = 0.864, Pending_hits = 46, Reservation_fails = 122017
	L1D_cache_core[46]: Access = 5872, Miss = 5132, Miss_rate = 0.874, Pending_hits = 48, Reservation_fails = 89523
	L1D_cache_core[47]: Access = 7084, Miss = 6239, Miss_rate = 0.881, Pending_hits = 39, Reservation_fails = 129736
	L1D_cache_core[48]: Access = 7065, Miss = 6241, Miss_rate = 0.883, Pending_hits = 36, Reservation_fails = 131366
	L1D_cache_core[49]: Access = 7063, Miss = 6157, Miss_rate = 0.872, Pending_hits = 44, Reservation_fails = 130059
	L1D_cache_core[50]: Access = 7303, Miss = 6460, Miss_rate = 0.885, Pending_hits = 33, Reservation_fails = 128973
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 7342, Miss = 6448, Miss_rate = 0.878, Pending_hits = 41, Reservation_fails = 129564
	L1D_cache_core[53]: Access = 7212, Miss = 6341, Miss_rate = 0.879, Pending_hits = 45, Reservation_fails = 133440
	L1D_cache_core[54]: Access = 7021, Miss = 6043, Miss_rate = 0.861, Pending_hits = 51, Reservation_fails = 124790
	L1D_cache_core[55]: Access = 7320, Miss = 6346, Miss_rate = 0.867, Pending_hits = 35, Reservation_fails = 129834
	L1D_cache_core[56]: Access = 7082, Miss = 6248, Miss_rate = 0.882, Pending_hits = 28, Reservation_fails = 131185
	L1D_cache_core[57]: Access = 7386, Miss = 6412, Miss_rate = 0.868, Pending_hits = 34, Reservation_fails = 129211
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 7324, Miss = 6426, Miss_rate = 0.877, Pending_hits = 38, Reservation_fails = 131718
	L1D_total_cache_accesses = 671107
	L1D_total_cache_misses = 601209
	L1D_total_cache_miss_rate = 0.8958
	L1D_total_cache_pending_hits = 946
	L1D_total_cache_reservation_fails = 7630994
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 828784
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4773257
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 827029
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2857737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11635906
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 112235
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
16848, 21644, 21644, 21644, 21644, 21444, 21450, 17144, 16930, 21726, 21726, 21726, 21726, 21442, 21442, 17150, 16981, 21691, 21691, 21679, 21691, 21394, 21389, 17180, 
gpgpu_n_tot_thrd_icount = 733746720
gpgpu_n_tot_w_icount = 22929585
gpgpu_n_stall_shd_mem = 11535995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364131
gpgpu_n_mem_write_global = 290192
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 7109049
gpgpu_n_store_insn = 6118737
gpgpu_n_shmem_insn = 49765413
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 22083292
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7876954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15275928	W0_Idle:4926884	W0_Scoreboard:17026184	W1:5403	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15318	W10:0	W11:0	W12:0	W13:15943	W14:645937	W15:0	W16:117880	W17:0	W18:61014	W19:0	W20:18123	W21:0	W22:0	W23:0	W24:1605449	W25:0	W26:48697	W27:0	W28:4345498	W29:2280960	W30:158413	W31:0	W32:13573473
Warp Occupancy Distribution:
Stall:7082429	W0_Idle:333211	W0_Scoreboard:2806375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15318	W10:0	W11:0	W12:0	W13:15943	W14:645937	W15:0	W16:33928	W17:0	W18:46758	W19:0	W20:18123	W21:0	W22:0	W23:0	W24:1605449	W25:0	W26:48697	W27:0	W28:2207098	W29:0	W30:158413	W31:0	W32:5035361
Warp Occupancy Distribution:
Stall:2395898	W0_Idle:3226682	W0_Scoreboard:10645756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.381158
warp_utilization1: 0.490251
warp_utilization2: 0.188735
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2913048 {8:364131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31935360 {40:46312,72:48200,136:195680,}
traffic_breakdown_coretomem[INST_ACC_R] = 147320 {8:18415,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49482648 {136:363843,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2318536 {8:289817,}
traffic_breakdown_memtocore[INST_ACC_R] = 2504440 {136:18415,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 460 
averagemflatency_1 = 372 
averagemflatency_2= 441 
averagemflatency_3 = 710 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 501325 
mrq_lat_table:198561 	9885 	14624 	26307 	61744 	84802 	87187 	56600 	18734 	2284 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	165592 	278753 	170233 	40252 	435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	206531 	77176 	64158 	85262 	113781 	79368 	44410 	5946 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	129972 	223772 	14081 	76 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	148127 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	440 	356 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.306841  2.410846  2.309091  2.339321  2.434996  2.508071  2.577545  2.445447  2.460239  2.482187  2.400419  2.365824  2.490509  2.448423  2.416702  2.496137 
dram[1]:  2.290823  2.400901  2.320272  2.332409  2.501693  2.559233  2.518062  2.472674  2.390777  2.494162  2.333469  2.362556  2.477175  2.469326  2.426621  2.446635 
dram[2]:  2.371301  2.371440  2.357517  2.368527  2.477368  2.514868  2.500632  2.498951  2.472454  2.479735  2.373097  2.339699  2.467097  2.497612  2.468910  2.468067 
dram[3]:  2.316800  2.350386  2.327765  2.290411  2.445698  2.442970  2.517168  2.533960  2.434409  2.423486  2.411666  2.324622  2.529386  2.518518  2.435264  2.396077 
dram[4]:  2.363896  2.306203  2.320650  2.389091  2.543375  2.448049  2.492839  2.434356  2.419708  2.439264  2.362402  2.407531  2.551157  2.450128  2.400994  2.448174 
dram[5]:  2.341592  2.376475  2.290752  2.356943  2.449937  2.495178  2.485738  2.425987  2.391936  2.452342  2.360905  2.369395  2.491312  2.464668  2.444917  2.416175 
average row locality = 560742/231393 = 2.423332
average row locality_1 = 259174/113659 = 2.280277
average row locality_2 = 155917/57365 = 2.717981
average row locality_3 = 145651/60369 = 2.412679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3046      3056      3008      3033      3078      3047      3021      3038      3073      3079      3001      3028      3045      3019      2954      2992 
dram[1]:      3004      3059      3005      3041      3037      3031      3000      3023      3046      3055      3004      3007      3003      3019      2959      2956 
dram[2]:      3048      3050      3019      3038      3054      3057      3027      3052      3033      3085      3003      3005      3015      3023      2988      2982 
dram[3]:      3011      3038      3009      3040      3022      3035      3026      3005      3036      3060      3011      2969      3012      3023      2958      2980 
dram[4]:      3032      3035      3027      3054      3053      3073      3019      3048      3060      3081      3008      3029      3017      3016      3019      2996 
dram[5]:      3013      3062      3029      3045      3025      3059      3027      3009      3058      3050      2988      3028      3002      3026      2969      2958 
total reads: 290396
bank skew: 3085/2954 = 1.04
chip skew: 48567/48235 = 1.01
number of total write accesses:
dram[0]:      2789      2812      2834      2828      2878      2857      2882      2924      2899      2913      2741      2778      2728      2725      2776      2824 
dram[1]:      2764      2805      2801      2846      2872      2845      2926      2904      2864      2926      2741      2762      2754      2739      2729      2752 
dram[2]:      2802      2782      2831      2820      2857      2863      2912      2903      2891      2913      2771      2754      2722      2729      2809      2776 
dram[3]:      2781      2751      2845      2812      2833      2855      2912      2927      2921      2863      2736      2725      2712      2757      2760      2762 
dram[4]:      2769      2802      2831      2859      2840      2888      2899      2904      2907      2883      2737      2734      2720      2732      2777      2838 
dram[5]:      2752      2777      2817      2845      2823      2892      2900      2891      2874      2919      2749      2732      2733      2729      2779      2779 
total reads: 270416
bank skew: 2927/2712 = 1.08
chip skew: 45188/44952 = 1.01
average mf latency per bank:
dram[0]:        545       556       536       574       542       579       532       561       530       563       554       570       532       562       557       591
dram[1]:        524       519       525       529       537       550       526       515       512       517       535       530       518       536       545       551
dram[2]:        528       527       543       530       556       543       540       520       532       518       528       536       529       517       561       548
dram[3]:        521       527       528       530       542       546       520       523       511       521       527       526       534       530       548       559
dram[4]:        538       550       537       567       547       570       523       553       531       554       546       551       526       556       560       581
dram[5]:        529       529       547       535       552       551       539       523       529       532       544       532       534       533       568       561
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2167      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2092
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2143      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2351      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406278 n_act=38572 n_pre=38557 n_req=67881 n_req_1=17143 n_req_2=26168 n_req_3=24570 n_rd=97008 n_write=81334 bw_util=0.3829 bw_util_1=0.09042 bw_util_2=0.1582 bw_util_3=0.1343 blp=6.591608 blp_1= 1.532439 blp_2= 2.773574 blp_3= 3.191539
 n_activity=611764 dram_eff=0.4142 dram_eff_1=0.09781 dram_eff_2=0.1711 dram_eff_3=0.1453
bk0: 6089a 436850i bk1: 6110a 430485i bk2: 6016a 422344i bk3: 6064a 415008i bk4: 6156a 411381i bk5: 6094a 412771i bk6: 6036a 407213i bk7: 6074a 403050i bk8: 6144a 426672i bk9: 6158a 419776i bk10: 5999a 428928i bk11: 6050a 418457i bk12: 6090a 423258i bk13: 6036a 416904i bk14: 5908a 410825i bk15: 5984a 408277i 
bw_dist = 0.090	0.158	0.134	0.542	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5319
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=407019 n_act=38491 n_pre=38478 n_req=67216 n_req_1=16927 n_req_2=25773 n_req_3=24516 n_rd=96462 n_write=81299 bw_util=0.3797 bw_util_1=0.09002 bw_util_2=0.1558 bw_util_3=0.1339 blp=6.507745 blp_1= 1.522207 blp_2= 2.721306 blp_3= 3.142892
 n_activity=611503 dram_eff=0.4109 dram_eff_1=0.09742 dram_eff_2=0.1686 dram_eff_3=0.1449
bk0: 6004a 442411i bk1: 6116a 434875i bk2: 6006a 423910i bk3: 6082a 419338i bk4: 6074a 416966i bk5: 6060a 416171i bk6: 5996a 408638i bk7: 6044a 403222i bk8: 6092a 429328i bk9: 6110a 423448i bk10: 6006a 427553i bk11: 6010a 422060i bk12: 6000a 423654i bk13: 6034a 418371i bk14: 5918a 416312i bk15: 5910a 412448i 
bw_dist = 0.090	0.156	0.134	0.544	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2549
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406814 n_act=38390 n_pre=38374 n_req=67799 n_req_1=17100 n_req_2=26154 n_req_3=24545 n_rd=96934 n_write=81237 bw_util=0.3825 bw_util_1=0.09028 bw_util_2=0.1581 bw_util_3=0.1341 blp=6.558508 blp_1= 1.523263 blp_2= 2.734882 blp_3= 3.156874
 n_activity=611479 dram_eff=0.4139 dram_eff_1=0.0977 dram_eff_2=0.1711 dram_eff_3=0.1451
bk0: 6094a 437959i bk1: 6094a 433552i bk2: 6038a 422284i bk3: 6074a 417166i bk4: 6108a 416624i bk5: 6114a 409645i bk6: 6054a 404432i bk7: 6104a 397681i bk8: 6066a 432472i bk9: 6168a 419123i bk10: 6000a 427576i bk11: 6008a 422174i bk12: 6026a 425017i bk13: 6046a 421262i bk14: 5976a 416084i bk15: 5964a 411111i 
bw_dist = 0.090	0.158	0.134	0.542	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406997 n_act=38560 n_pre=38545 n_req=67131 n_req_1=16899 n_req_2=25770 n_req_3=24462 n_rd=96462 n_write=81185 bw_util=0.3794 bw_util_1=0.08999 bw_util_2=0.1558 bw_util_3=0.1337 blp=6.519362 blp_1= 1.533735 blp_2= 2.727258 blp_3= 3.138440
 n_activity=611807 dram_eff=0.4104 dram_eff_1=0.09733 dram_eff_2=0.1685 dram_eff_3=0.1446
bk0: 6022a 438004i bk1: 6076a 435106i bk2: 6016a 425979i bk3: 6080a 419485i bk4: 6044a 420121i bk5: 6070a 408119i bk6: 6050a 406919i bk7: 6010a 406911i bk8: 6072a 426422i bk9: 6120a 422069i bk10: 6022a 427872i bk11: 5936a 426860i bk12: 6024a 424911i bk13: 6046a 420269i bk14: 5916a 414344i bk15: 5958a 407008i 
bw_dist = 0.090	0.156	0.134	0.545	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1476
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406111 n_act=38675 n_pre=38660 n_req=67967 n_req_1=17125 n_req_2=26274 n_req_3=24568 n_rd=97116 n_write=81187 bw_util=0.3835 bw_util_1=0.09034 bw_util_2=0.1588 bw_util_3=0.1343 blp=6.563162 blp_1= 1.526494 blp_2= 2.747741 blp_3= 3.165586
 n_activity=612158 dram_eff=0.4145 dram_eff_1=0.09766 dram_eff_2=0.1717 dram_eff_3=0.1452
bk0: 6064a 439276i bk1: 6068a 433220i bk2: 6050a 421470i bk3: 6108a 413083i bk4: 6106a 417494i bk5: 6146a 405888i bk6: 6038a 409827i bk7: 6096a 400820i bk8: 6120a 428312i bk9: 6162a 418592i bk10: 6014a 426112i bk11: 6050a 426420i bk12: 6032a 427446i bk13: 6032a 417944i bk14: 6038a 410636i bk15: 5992a 407424i 
bw_dist = 0.090	0.159	0.134	0.542	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4408
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406472 n_act=38693 n_pre=38679 n_req=67323 n_req_1=16926 n_req_2=25882 n_req_3=24515 n_rd=96688 n_write=81217 bw_util=0.3804 bw_util_1=0.09004 bw_util_2=0.1564 bw_util_3=0.1339 blp=6.571745 blp_1= 1.519346 blp_2= 2.749580 blp_3= 3.160764
 n_activity=611173 dram_eff=0.4119 dram_eff_1=0.09749 dram_eff_2=0.1694 dram_eff_3=0.145
bk0: 6026a 442191i bk1: 6124a 430963i bk2: 6058a 415642i bk3: 6090a 416336i bk4: 6050a 421045i bk5: 6118a 405567i bk6: 6050a 407747i bk7: 6016a 405517i bk8: 6116a 428709i bk9: 6100a 420433i bk10: 5976a 425728i bk11: 6056a 420487i bk12: 6004a 425226i bk13: 6052a 419152i bk14: 5938a 414634i bk15: 5914a 407742i 
bw_dist = 0.090	0.156	0.134	0.543	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.31

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54640, Miss = 24243, Miss_rate = 0.444, Pending_hits = 5031, Reservation_fails = 3299
L2_cache_bank[1]: Access = 56228, Miss = 24298, Miss_rate = 0.432, Pending_hits = 5518, Reservation_fails = 9233
L2_cache_bank[2]: Access = 56560, Miss = 24068, Miss_rate = 0.426, Pending_hits = 5083, Reservation_fails = 4136
L2_cache_bank[3]: Access = 55846, Miss = 24206, Miss_rate = 0.433, Pending_hits = 5474, Reservation_fails = 8359
L2_cache_bank[4]: Access = 57016, Miss = 24199, Miss_rate = 0.424, Pending_hits = 5272, Reservation_fails = 3197
L2_cache_bank[5]: Access = 54579, Miss = 24309, Miss_rate = 0.445, Pending_hits = 5107, Reservation_fails = 7754
L2_cache_bank[6]: Access = 56683, Miss = 24098, Miss_rate = 0.425, Pending_hits = 5262, Reservation_fails = 6248
L2_cache_bank[7]: Access = 56411, Miss = 24158, Miss_rate = 0.428, Pending_hits = 5257, Reservation_fails = 7591
L2_cache_bank[8]: Access = 55871, Miss = 24250, Miss_rate = 0.434, Pending_hits = 5038, Reservation_fails = 7408
L2_cache_bank[9]: Access = 57241, Miss = 24337, Miss_rate = 0.425, Pending_hits = 5459, Reservation_fails = 8175
L2_cache_bank[10]: Access = 57979, Miss = 24119, Miss_rate = 0.416, Pending_hits = 5196, Reservation_fails = 10198
L2_cache_bank[11]: Access = 57318, Miss = 24244, Miss_rate = 0.423, Pending_hits = 5405, Reservation_fails = 7755
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54640, Miss = 24243 (0.444), PendingHit = 5031 (0.0921)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56228, Miss = 24298 (0.432), PendingHit = 5518 (0.0981)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56560, Miss = 24068 (0.426), PendingHit = 5083 (0.0899)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55846, Miss = 24206 (0.433), PendingHit = 5474 (0.098)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57016, Miss = 24199 (0.424), PendingHit = 5272 (0.0925)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54579, Miss = 24309 (0.445), PendingHit = 5107 (0.0936)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56683, Miss = 24098 (0.425), PendingHit = 5262 (0.0928)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56411, Miss = 24158 (0.428), PendingHit = 5257 (0.0932)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55871, Miss = 24250 (0.434), PendingHit = 5038 (0.0902)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57241, Miss = 24337 (0.425), PendingHit = 5459 (0.0954)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57979, Miss = 24119 (0.416), PendingHit = 5196 (0.0896)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57318, Miss = 24244 (0.423), PendingHit = 5405 (0.0943)
L2 Cache Total Miss Rate = 0.430
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.538
Stream 3: L2 Cache Miss Rate = 0.359
Stream 1: Accesses  = 277340
Stream 1: Misses  = 66423
Stream 2: Accesses  = 266984
Stream 2: Misses  = 143667
Stream 3: Accesses  = 409388
Stream 3: Misses  = 146862
Stream 1+2: Accesses  = 544324
Stream 1+2: Misses  = 210090
Stream 1+2+3: Accesses  = 953712
Stream 1+2+3: Misses  = 356952
Total Accesses  = 676372
MPKI-CORES
CORE_L2MPKI_0	0.233
CORE_L2MPKI_1	0.260
CORE_L2MPKI_2	0.255
CORE_L2MPKI_3	0.255
CORE_L2MPKI_4	0.260
CORE_L2MPKI_5	0.248
CORE_L2MPKI_6	0.264
CORE_L2MPKI_7	0.249
CORE_L2MPKI_8	0.275
CORE_L2MPKI_9	0.271
CORE_L2MPKI_10	0.263
CORE_L2MPKI_11	0.267
CORE_L2MPKI_12	0.261
CORE_L2MPKI_13	0.271
CORE_L2MPKI_14	0.233
CORE_L2MPKI_15	0.258
CORE_L2MPKI_16	0.246
CORE_L2MPKI_17	0.254
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.250
CORE_L2MPKI_20	1.196
CORE_L2MPKI_21	1.193
CORE_L2MPKI_22	1.186
CORE_L2MPKI_23	1.195
CORE_L2MPKI_24	1.192
CORE_L2MPKI_25	1.195
CORE_L2MPKI_26	1.191
CORE_L2MPKI_27	1.181
CORE_L2MPKI_28	1.185
CORE_L2MPKI_29	1.183
CORE_L2MPKI_30	1.180
CORE_L2MPKI_31	1.184
CORE_L2MPKI_32	1.172
CORE_L2MPKI_33	1.191
CORE_L2MPKI_34	1.183
CORE_L2MPKI_35	1.180
CORE_L2MPKI_36	1.191
CORE_L2MPKI_37	1.185
CORE_L2MPKI_38	1.177
CORE_L2MPKI_39	1.187
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.324
CORE_L2MPKI_42	0.311
CORE_L2MPKI_43	0.332
CORE_L2MPKI_44	0.318
CORE_L2MPKI_45	0.302
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.314
CORE_L2MPKI_48	0.315
CORE_L2MPKI_49	0.315
CORE_L2MPKI_50	0.319
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.326
CORE_L2MPKI_53	0.322
CORE_L2MPKI_54	0.301
CORE_L2MPKI_55	0.314
CORE_L2MPKI_56	0.316
CORE_L2MPKI_57	0.315
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.324
Avg_MPKI_Stream1= 0.257
Avg_MPKI_Stream2= 1.186
Avg_MPKI_Stream3= 0.289
MISSES-CORES
CORE_MISSES_0	3004
CORE_MISSES_1	3382
CORE_MISSES_2	3243
CORE_MISSES_3	3244
CORE_MISSES_4	3368
CORE_MISSES_5	3162
CORE_MISSES_6	3410
CORE_MISSES_7	3251
CORE_MISSES_8	3557
CORE_MISSES_9	3491
CORE_MISSES_10	3448
CORE_MISSES_11	3479
CORE_MISSES_12	3418
CORE_MISSES_13	3477
CORE_MISSES_14	3044
CORE_MISSES_15	3334
CORE_MISSES_16	3181
CORE_MISSES_17	3279
CORE_MISSES_18	3424
CORE_MISSES_19	3227
CORE_MISSES_20	7318
CORE_MISSES_21	7141
CORE_MISSES_22	7292
CORE_MISSES_23	7382
CORE_MISSES_24	7174
CORE_MISSES_25	7189
CORE_MISSES_26	7147
CORE_MISSES_27	7105
CORE_MISSES_28	7250
CORE_MISSES_29	7226
CORE_MISSES_30	7309
CORE_MISSES_31	7174
CORE_MISSES_32	7296
CORE_MISSES_33	7078
CORE_MISSES_34	7206
CORE_MISSES_35	7223
CORE_MISSES_36	7046
CORE_MISSES_37	7010
CORE_MISSES_38	7065
CORE_MISSES_39	7036
CORE_MISSES_40	2800
CORE_MISSES_41	4574
CORE_MISSES_42	4318
CORE_MISSES_43	4572
CORE_MISSES_44	4437
CORE_MISSES_45	4248
CORE_MISSES_46	3546
CORE_MISSES_47	4373
CORE_MISSES_48	4382
CORE_MISSES_49	4322
CORE_MISSES_50	4504
CORE_MISSES_51	2054
CORE_MISSES_52	4537
CORE_MISSES_53	4436
CORE_MISSES_54	4176
CORE_MISSES_55	4420
CORE_MISSES_56	4397
CORE_MISSES_57	4437
CORE_MISSES_58	1396
CORE_MISSES_59	4510
L2_MISSES = 290529
L2_total_cache_accesses = 676372
L2_total_cache_misses = 290529
L2_total_cache_miss_rate = 0.4295
L2_total_cache_pending_hits = 63102
L2_total_cache_reservation_fails = 83353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 198576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25065
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 174935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16931
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1044
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 440
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44353
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2221242
icnt_total_pkts_simt_to_mem=1602229
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     515.6463
gpu_ipc_2 =     241.5958
gpu_ipc_3 =     555.4059
gpu_tot_sim_cycle_stream_1 = 501321
gpu_tot_sim_cycle_stream_2 = 501294
gpu_tot_sim_cycle_stream_3 = 501323
gpu_sim_insn_1 = 258504328
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 278437767
gpu_sim_cycle = 501326
gpu_sim_insn = 658052623
gpu_ipc =    1312.6241
gpu_tot_sim_cycle = 501326
gpu_tot_sim_insn = 658052623
gpu_tot_ipc =    1312.6241
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1085950
gpu_stall_icnt2sh    = 756772
gpu_total_sim_rate=356281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11748141
	L1I_total_cache_misses = 112235
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 13962, Miss = 13928, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 190610
	L1D_cache_core[1]: Access = 13925, Miss = 13895, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 188183
	L1D_cache_core[2]: Access = 14387, Miss = 14345, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 194924
	L1D_cache_core[3]: Access = 14174, Miss = 14150, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 196817
	L1D_cache_core[4]: Access = 14184, Miss = 14099, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 190750
	L1D_cache_core[5]: Access = 13947, Miss = 13901, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 194624
	L1D_cache_core[6]: Access = 13987, Miss = 13947, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 188669
	L1D_cache_core[7]: Access = 13571, Miss = 13547, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 190109
	L1D_cache_core[8]: Access = 14015, Miss = 13984, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 192940
	L1D_cache_core[9]: Access = 13861, Miss = 13841, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 191977
	L1D_cache_core[10]: Access = 13909, Miss = 13882, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 185338
	L1D_cache_core[11]: Access = 13844, Miss = 13817, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 188474
	L1D_cache_core[12]: Access = 13628, Miss = 13584, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 182882
	L1D_cache_core[13]: Access = 13662, Miss = 13628, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 190715
	L1D_cache_core[14]: Access = 14036, Miss = 14010, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 185824
	L1D_cache_core[15]: Access = 13273, Miss = 13257, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 192209
	L1D_cache_core[16]: Access = 14090, Miss = 14022, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 188531
	L1D_cache_core[17]: Access = 13520, Miss = 13479, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 191460
	L1D_cache_core[18]: Access = 13331, Miss = 13317, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 190319
	L1D_cache_core[19]: Access = 14271, Miss = 14236, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 191278
	L1D_cache_core[20]: Access = 13248, Miss = 10528, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74927
	L1D_cache_core[21]: Access = 12960, Miss = 10412, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 85057
	L1D_cache_core[22]: Access = 13312, Miss = 10634, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 77601
	L1D_cache_core[23]: Access = 13376, Miss = 10757, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 85374
	L1D_cache_core[24]: Access = 13024, Miss = 10379, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 78889
	L1D_cache_core[25]: Access = 13024, Miss = 10343, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 80001
	L1D_cache_core[26]: Access = 12992, Miss = 10385, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 80411
	L1D_cache_core[27]: Access = 13024, Miss = 10503, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 73987
	L1D_cache_core[28]: Access = 13248, Miss = 10572, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 73289
	L1D_cache_core[29]: Access = 13216, Miss = 10531, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 80853
	L1D_cache_core[30]: Access = 13408, Miss = 10562, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 73639
	L1D_cache_core[31]: Access = 13120, Miss = 10426, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 72868
	L1D_cache_core[32]: Access = 13472, Miss = 10913, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 79379
	L1D_cache_core[33]: Access = 12864, Miss = 10190, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 79842
	L1D_cache_core[34]: Access = 13184, Miss = 10487, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 75986
	L1D_cache_core[35]: Access = 13248, Miss = 10491, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 74198
	L1D_cache_core[36]: Access = 12800, Miss = 10127, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 74913
	L1D_cache_core[37]: Access = 12800, Miss = 10132, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 76607
	L1D_cache_core[38]: Access = 12992, Miss = 10328, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 77727
	L1D_cache_core[39]: Access = 12832, Miss = 10210, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 81875
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 7380, Miss = 6499, Miss_rate = 0.881, Pending_hits = 43, Reservation_fails = 130215
	L1D_cache_core[42]: Access = 7008, Miss = 6112, Miss_rate = 0.872, Pending_hits = 65, Reservation_fails = 130902
	L1D_cache_core[43]: Access = 7393, Miss = 6451, Miss_rate = 0.873, Pending_hits = 31, Reservation_fails = 128212
	L1D_cache_core[44]: Access = 7028, Miss = 6230, Miss_rate = 0.886, Pending_hits = 32, Reservation_fails = 132753
	L1D_cache_core[45]: Access = 7060, Miss = 6099, Miss_rate = 0.864, Pending_hits = 46, Reservation_fails = 122017
	L1D_cache_core[46]: Access = 5872, Miss = 5132, Miss_rate = 0.874, Pending_hits = 48, Reservation_fails = 89523
	L1D_cache_core[47]: Access = 7084, Miss = 6239, Miss_rate = 0.881, Pending_hits = 39, Reservation_fails = 129736
	L1D_cache_core[48]: Access = 7065, Miss = 6241, Miss_rate = 0.883, Pending_hits = 36, Reservation_fails = 131366
	L1D_cache_core[49]: Access = 7063, Miss = 6157, Miss_rate = 0.872, Pending_hits = 44, Reservation_fails = 130059
	L1D_cache_core[50]: Access = 7303, Miss = 6460, Miss_rate = 0.885, Pending_hits = 33, Reservation_fails = 128973
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 7342, Miss = 6448, Miss_rate = 0.878, Pending_hits = 41, Reservation_fails = 129564
	L1D_cache_core[53]: Access = 7212, Miss = 6341, Miss_rate = 0.879, Pending_hits = 45, Reservation_fails = 133440
	L1D_cache_core[54]: Access = 7021, Miss = 6043, Miss_rate = 0.861, Pending_hits = 51, Reservation_fails = 124790
	L1D_cache_core[55]: Access = 7320, Miss = 6346, Miss_rate = 0.867, Pending_hits = 35, Reservation_fails = 129834
	L1D_cache_core[56]: Access = 7082, Miss = 6248, Miss_rate = 0.882, Pending_hits = 28, Reservation_fails = 131185
	L1D_cache_core[57]: Access = 7386, Miss = 6412, Miss_rate = 0.868, Pending_hits = 34, Reservation_fails = 129211
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 7324, Miss = 6426, Miss_rate = 0.877, Pending_hits = 38, Reservation_fails = 131718
	L1D_total_cache_accesses = 671107
	L1D_total_cache_misses = 601209
	L1D_total_cache_miss_rate = 0.8958
	L1D_total_cache_pending_hits = 946
	L1D_total_cache_reservation_fails = 7630994
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 828784
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4773257
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 827029
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2857737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11635906
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 112235
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
16848, 21644, 21644, 21644, 21644, 21444, 21450, 17144, 16930, 21726, 21726, 21726, 21726, 21442, 21442, 17150, 16981, 21691, 21691, 21679, 21691, 21394, 21389, 17180, 
gpgpu_n_tot_thrd_icount = 733746720
gpgpu_n_tot_w_icount = 22929585
gpgpu_n_stall_shd_mem = 11535995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364131
gpgpu_n_mem_write_global = 290192
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 7109049
gpgpu_n_store_insn = 6118737
gpgpu_n_shmem_insn = 49765413
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 22083292
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7876954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15275928	W0_Idle:4926884	W0_Scoreboard:17026184	W1:5403	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15318	W10:0	W11:0	W12:0	W13:15943	W14:645937	W15:0	W16:117880	W17:0	W18:61014	W19:0	W20:18123	W21:0	W22:0	W23:0	W24:1605449	W25:0	W26:48697	W27:0	W28:4345498	W29:2280960	W30:158413	W31:0	W32:13573473
Warp Occupancy Distribution:
Stall:7082429	W0_Idle:333211	W0_Scoreboard:2806375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15318	W10:0	W11:0	W12:0	W13:15943	W14:645937	W15:0	W16:33928	W17:0	W18:46758	W19:0	W20:18123	W21:0	W22:0	W23:0	W24:1605449	W25:0	W26:48697	W27:0	W28:2207098	W29:0	W30:158413	W31:0	W32:5035361
Warp Occupancy Distribution:
Stall:2395898	W0_Idle:3226682	W0_Scoreboard:10645756	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.381158
warp_utilization1: 0.490251
warp_utilization2: 0.188735
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2913048 {8:364131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31935360 {40:46312,72:48200,136:195680,}
traffic_breakdown_coretomem[INST_ACC_R] = 147320 {8:18415,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49482648 {136:363843,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2318536 {8:289817,}
traffic_breakdown_memtocore[INST_ACC_R] = 2504440 {136:18415,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 460 
averagemflatency_1 = 372 
averagemflatency_2= 441 
averagemflatency_3 = 710 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 501325 
mrq_lat_table:198561 	9885 	14624 	26307 	61744 	84802 	87187 	56600 	18734 	2284 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	165592 	278753 	170233 	40252 	435 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	206531 	77176 	64158 	85262 	113781 	79368 	44410 	5946 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	129972 	223772 	14081 	76 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	148127 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	440 	356 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.306841  2.410846  2.309091  2.339321  2.434996  2.508071  2.577545  2.445447  2.460239  2.482187  2.400419  2.365824  2.490509  2.448423  2.416702  2.496137 
dram[1]:  2.290823  2.400901  2.320272  2.332409  2.501693  2.559233  2.518062  2.472674  2.390777  2.494162  2.333469  2.362556  2.477175  2.469326  2.426621  2.446635 
dram[2]:  2.371301  2.371440  2.357517  2.368527  2.477368  2.514868  2.500632  2.498951  2.472454  2.479735  2.373097  2.339699  2.467097  2.497612  2.468910  2.468067 
dram[3]:  2.316800  2.350386  2.327765  2.290411  2.445698  2.442970  2.517168  2.533960  2.434409  2.423486  2.411666  2.324622  2.529386  2.518518  2.435264  2.396077 
dram[4]:  2.363896  2.306203  2.320650  2.389091  2.543375  2.448049  2.492839  2.434356  2.419708  2.439264  2.362402  2.407531  2.551157  2.450128  2.400994  2.448174 
dram[5]:  2.341592  2.376475  2.290752  2.356943  2.449937  2.495178  2.485738  2.425987  2.391936  2.452342  2.360905  2.369395  2.491312  2.464668  2.444917  2.416175 
average row locality = 560742/231393 = 2.423332
average row locality_1 = 259174/113659 = 2.280277
average row locality_2 = 155917/57365 = 2.717981
average row locality_3 = 145651/60369 = 2.412679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3046      3056      3008      3033      3078      3047      3021      3038      3073      3079      3001      3028      3045      3019      2954      2992 
dram[1]:      3004      3059      3005      3041      3037      3031      3000      3023      3046      3055      3004      3007      3003      3019      2959      2956 
dram[2]:      3048      3050      3019      3038      3054      3057      3027      3052      3033      3085      3003      3005      3015      3023      2988      2982 
dram[3]:      3011      3038      3009      3040      3022      3035      3026      3005      3036      3060      3011      2969      3012      3023      2958      2980 
dram[4]:      3032      3035      3027      3054      3053      3073      3019      3048      3060      3081      3008      3029      3017      3016      3019      2996 
dram[5]:      3013      3062      3029      3045      3025      3059      3027      3009      3058      3050      2988      3028      3002      3026      2969      2958 
total reads: 290396
bank skew: 3085/2954 = 1.04
chip skew: 48567/48235 = 1.01
number of total write accesses:
dram[0]:      2789      2812      2834      2828      2878      2857      2882      2924      2899      2913      2741      2778      2728      2725      2776      2824 
dram[1]:      2764      2805      2801      2846      2872      2845      2926      2904      2864      2926      2741      2762      2754      2739      2729      2752 
dram[2]:      2802      2782      2831      2820      2857      2863      2912      2903      2891      2913      2771      2754      2722      2729      2809      2776 
dram[3]:      2781      2751      2845      2812      2833      2855      2912      2927      2921      2863      2736      2725      2712      2757      2760      2762 
dram[4]:      2769      2802      2831      2859      2840      2888      2899      2904      2907      2883      2737      2734      2720      2732      2777      2838 
dram[5]:      2752      2777      2817      2845      2823      2892      2900      2891      2874      2919      2749      2732      2733      2729      2779      2779 
total reads: 270416
bank skew: 2927/2712 = 1.08
chip skew: 45188/44952 = 1.01
average mf latency per bank:
dram[0]:        545       556       536       574       542       579       532       561       530       563       554       570       532       562       557       591
dram[1]:        524       519       525       529       537       550       526       515       512       517       535       530       518       536       545       551
dram[2]:        528       527       543       530       556       543       540       520       532       518       528       536       529       517       561       548
dram[3]:        521       527       528       530       542       546       520       523       511       521       527       526       534       530       548       559
dram[4]:        538       550       537       567       547       570       523       553       531       554       546       551       526       556       560       581
dram[5]:        529       529       547       535       552       551       539       523       529       532       544       532       534       533       568       561
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2167      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2092
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2143      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2351      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406278 n_act=38572 n_pre=38557 n_req=67881 n_req_1=17143 n_req_2=26168 n_req_3=24570 n_rd=97008 n_write=81334 bw_util=0.3829 bw_util_1=0.09042 bw_util_2=0.1582 bw_util_3=0.1343 blp=6.591608 blp_1= 1.532439 blp_2= 2.773574 blp_3= 3.191539
 n_activity=611764 dram_eff=0.4142 dram_eff_1=0.09781 dram_eff_2=0.1711 dram_eff_3=0.1453
bk0: 6089a 436850i bk1: 6110a 430485i bk2: 6016a 422344i bk3: 6064a 415008i bk4: 6156a 411381i bk5: 6094a 412771i bk6: 6036a 407213i bk7: 6074a 403050i bk8: 6144a 426672i bk9: 6158a 419776i bk10: 5999a 428928i bk11: 6050a 418457i bk12: 6090a 423258i bk13: 6036a 416904i bk14: 5908a 410825i bk15: 5984a 408277i 
bw_dist = 0.090	0.158	0.134	0.542	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5319
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=407019 n_act=38491 n_pre=38478 n_req=67216 n_req_1=16927 n_req_2=25773 n_req_3=24516 n_rd=96462 n_write=81299 bw_util=0.3797 bw_util_1=0.09002 bw_util_2=0.1558 bw_util_3=0.1339 blp=6.507745 blp_1= 1.522207 blp_2= 2.721306 blp_3= 3.142892
 n_activity=611503 dram_eff=0.4109 dram_eff_1=0.09742 dram_eff_2=0.1686 dram_eff_3=0.1449
bk0: 6004a 442411i bk1: 6116a 434875i bk2: 6006a 423910i bk3: 6082a 419338i bk4: 6074a 416966i bk5: 6060a 416171i bk6: 5996a 408638i bk7: 6044a 403222i bk8: 6092a 429328i bk9: 6110a 423448i bk10: 6006a 427553i bk11: 6010a 422060i bk12: 6000a 423654i bk13: 6034a 418371i bk14: 5918a 416312i bk15: 5910a 412448i 
bw_dist = 0.090	0.156	0.134	0.544	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2549
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406814 n_act=38390 n_pre=38374 n_req=67799 n_req_1=17100 n_req_2=26154 n_req_3=24545 n_rd=96934 n_write=81237 bw_util=0.3825 bw_util_1=0.09028 bw_util_2=0.1581 bw_util_3=0.1341 blp=6.558508 blp_1= 1.523263 blp_2= 2.734882 blp_3= 3.156874
 n_activity=611479 dram_eff=0.4139 dram_eff_1=0.0977 dram_eff_2=0.1711 dram_eff_3=0.1451
bk0: 6094a 437959i bk1: 6094a 433552i bk2: 6038a 422284i bk3: 6074a 417166i bk4: 6108a 416624i bk5: 6114a 409645i bk6: 6054a 404432i bk7: 6104a 397681i bk8: 6066a 432472i bk9: 6168a 419123i bk10: 6000a 427576i bk11: 6008a 422174i bk12: 6026a 425017i bk13: 6046a 421262i bk14: 5976a 416084i bk15: 5964a 411111i 
bw_dist = 0.090	0.158	0.134	0.542	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406997 n_act=38560 n_pre=38545 n_req=67131 n_req_1=16899 n_req_2=25770 n_req_3=24462 n_rd=96462 n_write=81185 bw_util=0.3794 bw_util_1=0.08999 bw_util_2=0.1558 bw_util_3=0.1337 blp=6.519362 blp_1= 1.533735 blp_2= 2.727258 blp_3= 3.138440
 n_activity=611807 dram_eff=0.4104 dram_eff_1=0.09733 dram_eff_2=0.1685 dram_eff_3=0.1446
bk0: 6022a 438004i bk1: 6076a 435106i bk2: 6016a 425979i bk3: 6080a 419485i bk4: 6044a 420121i bk5: 6070a 408119i bk6: 6050a 406919i bk7: 6010a 406911i bk8: 6072a 426422i bk9: 6120a 422069i bk10: 6022a 427872i bk11: 5936a 426860i bk12: 6024a 424911i bk13: 6046a 420269i bk14: 5916a 414344i bk15: 5958a 407008i 
bw_dist = 0.090	0.156	0.134	0.545	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1476
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406111 n_act=38675 n_pre=38660 n_req=67967 n_req_1=17125 n_req_2=26274 n_req_3=24568 n_rd=97116 n_write=81187 bw_util=0.3835 bw_util_1=0.09034 bw_util_2=0.1588 bw_util_3=0.1343 blp=6.563162 blp_1= 1.526494 blp_2= 2.747741 blp_3= 3.165586
 n_activity=612158 dram_eff=0.4145 dram_eff_1=0.09766 dram_eff_2=0.1717 dram_eff_3=0.1452
bk0: 6064a 439276i bk1: 6068a 433220i bk2: 6050a 421470i bk3: 6108a 413083i bk4: 6106a 417494i bk5: 6146a 405888i bk6: 6038a 409827i bk7: 6096a 400820i bk8: 6120a 428312i bk9: 6162a 418592i bk10: 6014a 426112i bk11: 6050a 426420i bk12: 6032a 427446i bk13: 6032a 417944i bk14: 6038a 410636i bk15: 5992a 407424i 
bw_dist = 0.090	0.159	0.134	0.542	0.075
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4408
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=661749 n_nop=406472 n_act=38693 n_pre=38679 n_req=67323 n_req_1=16926 n_req_2=25882 n_req_3=24515 n_rd=96688 n_write=81217 bw_util=0.3804 bw_util_1=0.09004 bw_util_2=0.1564 bw_util_3=0.1339 blp=6.571745 blp_1= 1.519346 blp_2= 2.749580 blp_3= 3.160764
 n_activity=611173 dram_eff=0.4119 dram_eff_1=0.09749 dram_eff_2=0.1694 dram_eff_3=0.145
bk0: 6026a 442191i bk1: 6124a 430963i bk2: 6058a 415642i bk3: 6090a 416336i bk4: 6050a 421045i bk5: 6118a 405567i bk6: 6050a 407747i bk7: 6016a 405517i bk8: 6116a 428709i bk9: 6100a 420433i bk10: 5976a 425728i bk11: 6056a 420487i bk12: 6004a 425226i bk13: 6052a 419152i bk14: 5938a 414634i bk15: 5914a 407742i 
bw_dist = 0.090	0.156	0.134	0.543	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.31

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54640, Miss = 24243, Miss_rate = 0.444, Pending_hits = 5031, Reservation_fails = 3299
L2_cache_bank[1]: Access = 56228, Miss = 24298, Miss_rate = 0.432, Pending_hits = 5518, Reservation_fails = 9233
L2_cache_bank[2]: Access = 56560, Miss = 24068, Miss_rate = 0.426, Pending_hits = 5083, Reservation_fails = 4136
L2_cache_bank[3]: Access = 55846, Miss = 24206, Miss_rate = 0.433, Pending_hits = 5474, Reservation_fails = 8359
L2_cache_bank[4]: Access = 57016, Miss = 24199, Miss_rate = 0.424, Pending_hits = 5272, Reservation_fails = 3197
L2_cache_bank[5]: Access = 54579, Miss = 24309, Miss_rate = 0.445, Pending_hits = 5107, Reservation_fails = 7754
L2_cache_bank[6]: Access = 56683, Miss = 24098, Miss_rate = 0.425, Pending_hits = 5262, Reservation_fails = 6248
L2_cache_bank[7]: Access = 56411, Miss = 24158, Miss_rate = 0.428, Pending_hits = 5257, Reservation_fails = 7591
L2_cache_bank[8]: Access = 55871, Miss = 24250, Miss_rate = 0.434, Pending_hits = 5038, Reservation_fails = 7408
L2_cache_bank[9]: Access = 57241, Miss = 24337, Miss_rate = 0.425, Pending_hits = 5459, Reservation_fails = 8175
L2_cache_bank[10]: Access = 57979, Miss = 24119, Miss_rate = 0.416, Pending_hits = 5196, Reservation_fails = 10198
L2_cache_bank[11]: Access = 57318, Miss = 24244, Miss_rate = 0.423, Pending_hits = 5405, Reservation_fails = 7755
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54640, Miss = 24243 (0.444), PendingHit = 5031 (0.0921)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56228, Miss = 24298 (0.432), PendingHit = 5518 (0.0981)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56560, Miss = 24068 (0.426), PendingHit = 5083 (0.0899)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55846, Miss = 24206 (0.433), PendingHit = 5474 (0.098)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57016, Miss = 24199 (0.424), PendingHit = 5272 (0.0925)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54579, Miss = 24309 (0.445), PendingHit = 5107 (0.0936)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56683, Miss = 24098 (0.425), PendingHit = 5262 (0.0928)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56411, Miss = 24158 (0.428), PendingHit = 5257 (0.0932)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55871, Miss = 24250 (0.434), PendingHit = 5038 (0.0902)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57241, Miss = 24337 (0.425), PendingHit = 5459 (0.0954)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57979, Miss = 24119 (0.416), PendingHit = 5196 (0.0896)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57318, Miss = 24244 (0.423), PendingHit = 5405 (0.0943)
L2 Cache Total Miss Rate = 0.430
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.538
Stream 3: L2 Cache Miss Rate = 0.359
Stream 1: Accesses  = 277340
Stream 1: Misses  = 66423
Stream 2: Accesses  = 266984
Stream 2: Misses  = 143667
Stream 3: Accesses  = 409388
Stream 3: Misses  = 146862
Stream 1+2: Accesses  = 544324
Stream 1+2: Misses  = 210090
Stream 1+2+3: Accesses  = 953712
Stream 1+2+3: Misses  = 356952
Total Accesses  = 676372
MPKI-CORES
CORE_L2MPKI_0	0.233
CORE_L2MPKI_1	0.260
CORE_L2MPKI_2	0.255
CORE_L2MPKI_3	0.255
CORE_L2MPKI_4	0.260
CORE_L2MPKI_5	0.248
CORE_L2MPKI_6	0.264
CORE_L2MPKI_7	0.249
CORE_L2MPKI_8	0.275
CORE_L2MPKI_9	0.271
CORE_L2MPKI_10	0.263
CORE_L2MPKI_11	0.267
CORE_L2MPKI_12	0.261
CORE_L2MPKI_13	0.271
CORE_L2MPKI_14	0.233
CORE_L2MPKI_15	0.258
CORE_L2MPKI_16	0.246
CORE_L2MPKI_17	0.254
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.250
CORE_L2MPKI_20	1.196
CORE_L2MPKI_21	1.193
CORE_L2MPKI_22	1.186
CORE_L2MPKI_23	1.195
CORE_L2MPKI_24	1.192
CORE_L2MPKI_25	1.195
CORE_L2MPKI_26	1.191
CORE_L2MPKI_27	1.181
CORE_L2MPKI_28	1.185
CORE_L2MPKI_29	1.183
CORE_L2MPKI_30	1.180
CORE_L2MPKI_31	1.184
CORE_L2MPKI_32	1.172
CORE_L2MPKI_33	1.191
CORE_L2MPKI_34	1.183
CORE_L2MPKI_35	1.180
CORE_L2MPKI_36	1.191
CORE_L2MPKI_37	1.185
CORE_L2MPKI_38	1.177
CORE_L2MPKI_39	1.187
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.324
CORE_L2MPKI_42	0.311
CORE_L2MPKI_43	0.332
CORE_L2MPKI_44	0.318
CORE_L2MPKI_45	0.302
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.314
CORE_L2MPKI_48	0.315
CORE_L2MPKI_49	0.315
CORE_L2MPKI_50	0.319
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.326
CORE_L2MPKI_53	0.322
CORE_L2MPKI_54	0.301
CORE_L2MPKI_55	0.314
CORE_L2MPKI_56	0.316
CORE_L2MPKI_57	0.315
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.324
Avg_MPKI_Stream1= 0.257
Avg_MPKI_Stream2= 1.186
Avg_MPKI_Stream3= 0.289
MISSES-CORES
CORE_MISSES_0	3004
CORE_MISSES_1	3382
CORE_MISSES_2	3243
CORE_MISSES_3	3244
CORE_MISSES_4	3368
CORE_MISSES_5	3162
CORE_MISSES_6	3410
CORE_MISSES_7	3251
CORE_MISSES_8	3557
CORE_MISSES_9	3491
CORE_MISSES_10	3448
CORE_MISSES_11	3479
CORE_MISSES_12	3418
CORE_MISSES_13	3477
CORE_MISSES_14	3044
CORE_MISSES_15	3334
CORE_MISSES_16	3181
CORE_MISSES_17	3279
CORE_MISSES_18	3424
CORE_MISSES_19	3227
CORE_MISSES_20	7318
CORE_MISSES_21	7141
CORE_MISSES_22	7292
CORE_MISSES_23	7382
CORE_MISSES_24	7174
CORE_MISSES_25	7189
CORE_MISSES_26	7147
CORE_MISSES_27	7105
CORE_MISSES_28	7250
CORE_MISSES_29	7226
CORE_MISSES_30	7309
CORE_MISSES_31	7174
CORE_MISSES_32	7296
CORE_MISSES_33	7078
CORE_MISSES_34	7206
CORE_MISSES_35	7223
CORE_MISSES_36	7046
CORE_MISSES_37	7010
CORE_MISSES_38	7065
CORE_MISSES_39	7036
CORE_MISSES_40	2800
CORE_MISSES_41	4574
CORE_MISSES_42	4318
CORE_MISSES_43	4572
CORE_MISSES_44	4437
CORE_MISSES_45	4248
CORE_MISSES_46	3546
CORE_MISSES_47	4373
CORE_MISSES_48	4382
CORE_MISSES_49	4322
CORE_MISSES_50	4504
CORE_MISSES_51	2054
CORE_MISSES_52	4537
CORE_MISSES_53	4436
CORE_MISSES_54	4176
CORE_MISSES_55	4420
CORE_MISSES_56	4397
CORE_MISSES_57	4437
CORE_MISSES_58	1396
CORE_MISSES_59	4510
L2_MISSES = 290529
L2_total_cache_accesses = 676372
L2_total_cache_misses = 290529
L2_total_cache_miss_rate = 0.4295
L2_total_cache_pending_hits = 63102
L2_total_cache_reservation_fails = 83353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 198576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25065
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 174935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16931
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1044
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 440
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44353
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2221242
icnt_total_pkts_simt_to_mem=1602229
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     510.3847
gpu_ipc_2 =     237.9379
gpu_ipc_3 =     516.6667
gpu_tot_sim_cycle_stream_1 = 540842
gpu_tot_sim_cycle_stream_2 = 540813
gpu_tot_sim_cycle_stream_3 = 540844
gpu_sim_insn_1 = 276037471
gpu_sim_insn_2 = 128679936
gpu_sim_insn_3 = 279436100
gpu_sim_cycle = 540847
gpu_sim_insn = 684153507
gpu_ipc =    1264.9669
gpu_tot_sim_cycle = 540847
gpu_tot_sim_insn = 684153507
gpu_tot_ipc =    1264.9669
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1219455
gpu_stall_icnt2sh    = 794238
gpu_total_sim_rate=352293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12233731
	L1I_total_cache_misses = 116191
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 14906, Miss = 14870, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 208098
	L1D_cache_core[1]: Access = 14773, Miss = 14743, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 206630
	L1D_cache_core[2]: Access = 15325, Miss = 15283, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 213573
	L1D_cache_core[3]: Access = 15102, Miss = 15078, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 217525
	L1D_cache_core[4]: Access = 15132, Miss = 15047, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 210376
	L1D_cache_core[5]: Access = 14913, Miss = 14865, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 212804
	L1D_cache_core[6]: Access = 14915, Miss = 14875, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 208223
	L1D_cache_core[7]: Access = 14469, Miss = 14445, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 209575
	L1D_cache_core[8]: Access = 14943, Miss = 14910, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 210732
	L1D_cache_core[9]: Access = 14753, Miss = 14733, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 211525
	L1D_cache_core[10]: Access = 14785, Miss = 14756, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 204803
	L1D_cache_core[11]: Access = 14727, Miss = 14700, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 207403
	L1D_cache_core[12]: Access = 14456, Miss = 14412, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 203240
	L1D_cache_core[13]: Access = 14502, Miss = 14468, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 210293
	L1D_cache_core[14]: Access = 14962, Miss = 14936, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 203604
	L1D_cache_core[15]: Access = 14223, Miss = 14207, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 211124
	L1D_cache_core[16]: Access = 14932, Miss = 14864, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 208052
	L1D_cache_core[17]: Access = 14448, Miss = 14407, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 208951
	L1D_cache_core[18]: Access = 14339, Miss = 14325, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 210353
	L1D_cache_core[19]: Access = 15113, Miss = 15078, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 209510
	L1D_cache_core[20]: Access = 14048, Miss = 11168, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 83447
	L1D_cache_core[21]: Access = 13856, Miss = 11128, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 91196
	L1D_cache_core[22]: Access = 14208, Miss = 11352, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 85358
	L1D_cache_core[23]: Access = 14176, Miss = 11405, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 95901
	L1D_cache_core[24]: Access = 13888, Miss = 11059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 86687
	L1D_cache_core[25]: Access = 13792, Miss = 10942, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 89064
	L1D_cache_core[26]: Access = 13888, Miss = 11089, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 86664
	L1D_cache_core[27]: Access = 13888, Miss = 11170, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 81184
	L1D_cache_core[28]: Access = 14080, Miss = 11214, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 80532
	L1D_cache_core[29]: Access = 13984, Miss = 11123, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 90253
	L1D_cache_core[30]: Access = 14240, Miss = 11242, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 81674
	L1D_cache_core[31]: Access = 13920, Miss = 11074, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 79745
	L1D_cache_core[32]: Access = 14272, Miss = 11545, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 86726
	L1D_cache_core[33]: Access = 13632, Miss = 10790, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 89399
	L1D_cache_core[34]: Access = 13952, Miss = 11097, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 87052
	L1D_cache_core[35]: Access = 14016, Miss = 11098, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 83803
	L1D_cache_core[36]: Access = 13632, Miss = 10792, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 81983
	L1D_cache_core[37]: Access = 13696, Miss = 10822, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 84499
	L1D_cache_core[38]: Access = 13760, Miss = 10944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 87395
	L1D_cache_core[39]: Access = 13600, Miss = 10820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 91925
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 9594, Miss = 8256, Miss_rate = 0.861, Pending_hits = 43, Reservation_fails = 166958
	L1D_cache_core[42]: Access = 8226, Miss = 7050, Miss_rate = 0.857, Pending_hits = 65, Reservation_fails = 148509
	L1D_cache_core[43]: Access = 9310, Miss = 7930, Miss_rate = 0.852, Pending_hits = 31, Reservation_fails = 157268
	L1D_cache_core[44]: Access = 9058, Miss = 7852, Miss_rate = 0.867, Pending_hits = 32, Reservation_fails = 170127
	L1D_cache_core[45]: Access = 7060, Miss = 6099, Miss_rate = 0.864, Pending_hits = 46, Reservation_fails = 122017
	L1D_cache_core[46]: Access = 5872, Miss = 5132, Miss_rate = 0.874, Pending_hits = 48, Reservation_fails = 89523
	L1D_cache_core[47]: Access = 9257, Miss = 7972, Miss_rate = 0.861, Pending_hits = 39, Reservation_fails = 167047
	L1D_cache_core[48]: Access = 9193, Miss = 7897, Miss_rate = 0.859, Pending_hits = 36, Reservation_fails = 166398
	L1D_cache_core[49]: Access = 8144, Miss = 6981, Miss_rate = 0.857, Pending_hits = 44, Reservation_fails = 149398
	L1D_cache_core[50]: Access = 9600, Miss = 8257, Miss_rate = 0.860, Pending_hits = 33, Reservation_fails = 165583
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 9373, Miss = 8017, Miss_rate = 0.855, Pending_hits = 41, Reservation_fails = 160974
	L1D_cache_core[53]: Access = 9348, Miss = 8032, Miss_rate = 0.859, Pending_hits = 45, Reservation_fails = 170046
	L1D_cache_core[54]: Access = 7032, Miss = 6050, Miss_rate = 0.860, Pending_hits = 51, Reservation_fails = 124864
	L1D_cache_core[55]: Access = 8213, Miss = 7032, Miss_rate = 0.856, Pending_hits = 35, Reservation_fails = 140251
	L1D_cache_core[56]: Access = 9157, Miss = 7864, Miss_rate = 0.859, Pending_hits = 28, Reservation_fails = 166463
	L1D_cache_core[57]: Access = 8221, Miss = 7051, Miss_rate = 0.858, Pending_hits = 34, Reservation_fails = 141860
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 9340, Miss = 7988, Miss_rate = 0.855, Pending_hits = 38, Reservation_fails = 161791
	L1D_total_cache_accesses = 730687
	L1D_total_cache_misses = 651882
	L1D_total_cache_miss_rate = 0.8921
	L1D_total_cache_pending_hits = 946
	L1D_total_cache_reservation_fails = 8583398
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 878800
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5330749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 877045
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3252649
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12117540
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 116191
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
18019, 23235, 23241, 23228, 23239, 23037, 23041, 18323, 18045, 23271, 23271, 23271, 23271, 22987, 22987, 18275, 18096, 23236, 23236, 23236, 23236, 22935, 22945, 18299, 
gpgpu_n_tot_thrd_icount = 764038336
gpgpu_n_tot_w_icount = 23876198
gpgpu_n_stall_shd_mem = 12511568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 392120
gpgpu_n_mem_write_global = 316376
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 7697592
gpgpu_n_store_insn = 6649654
gpgpu_n_shmem_insn = 52334326
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3899392
gpgpu_n_param_mem_insn = 23409412
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8852527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16592864	W0_Idle:6259701	W0_Scoreboard:18172343	W1:7700	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16297	W10:0	W11:0	W12:0	W13:16889	W14:686694	W15:0	W16:121240	W17:0	W18:63963	W19:0	W20:19299	W21:0	W22:0	W23:0	W24:1758404	W25:0	W26:51478	W27:0	W28:4485843	W29:2280960	W30:167845	W31:0	W32:14162104
Warp Occupancy Distribution:
Stall:7762555	W0_Idle:338849	W0_Scoreboard:3024831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16297	W10:0	W11:0	W12:0	W13:16889	W14:686694	W15:0	W16:37288	W17:0	W18:49707	W19:0	W20:19299	W21:0	W22:0	W23:0	W24:1758404	W25:0	W26:51478	W27:0	W28:2347443	W29:0	W30:167845	W31:0	W32:5356301
Warp Occupancy Distribution:
Stall:2641594	W0_Idle:3497372	W0_Scoreboard:11473666	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4021248
warp_utilization0: 0.367891
warp_utilization1: 0.485703
warp_utilization2: 0.185877
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3136960 {8:392120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34583232 {40:52878,72:52619,136:210879,}
traffic_breakdown_coretomem[INST_ACC_R] = 149720 {8:18715,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53299896 {136:391911,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2529488 {8:316186,}
traffic_breakdown_memtocore[INST_ACC_R] = 2545240 {136:18715,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 472 
averagemflatency_1 = 378 
averagemflatency_2= 451 
averagemflatency_3 = 712 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 540846 
mrq_lat_table:214213 	10498 	15725 	28417 	67561 	93709 	97211 	63579 	20834 	2487 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	172324 	295065 	196142 	45719 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	213076 	80245 	67561 	93615 	125318 	93868 	51014 	6452 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	142370 	238955 	14565 	79 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	161233 	13264 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	463 	412 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.272244  2.346672  2.235377  2.256166  2.351872  2.422372  2.470926  2.371044  2.385128  2.393121  2.319358  2.295977  2.418126  2.365204  2.361915  2.440122 
dram[1]:  2.233228  2.333575  2.240497  2.251839  2.407949  2.451122  2.427874  2.395057  2.304614  2.407767  2.263834  2.297903  2.395912  2.383479  2.375988  2.390809 
dram[2]:  2.315374  2.320898  2.274090  2.289342  2.386380  2.398962  2.418379  2.417130  2.373151  2.393425  2.291007  2.273183  2.395675  2.419900  2.415379  2.405764 
dram[3]:  2.261054  2.281373  2.255033  2.226211  2.348684  2.355287  2.423494  2.429160  2.354472  2.335878  2.333456  2.246629  2.438854  2.441824  2.374859  2.352438 
dram[4]:  2.306115  2.257374  2.256991  2.308713  2.440135  2.363603  2.409903  2.346349  2.346745  2.346098  2.285611  2.333212  2.451800  2.384674  2.364985  2.390171 
dram[5]:  2.273310  2.314440  2.221872  2.268034  2.353953  2.403509  2.406320  2.343262  2.312839  2.353841  2.282061  2.296774  2.396813  2.384674  2.407875  2.353532 
average row locality = 614248/261696 = 2.347182
average row locality_1 = 277069/125387 = 2.209711
average row locality_2 = 170083/63120 = 2.694597
average row locality_3 = 167096/73189 = 2.283075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3351      3367      3310      3348      3387      3373      3338      3368      3349      3349      3315      3339      3308      3287      3282      3288 
dram[1]:      3312      3365      3302      3356      3341      3362      3312      3358      3325      3316      3312      3301      3271      3277      3273      3259 
dram[2]:      3357      3356      3328      3361      3365      3381      3349      3382      3315      3356      3312      3302      3288      3280      3294      3286 
dram[3]:      3327      3346      3313      3360      3342      3354      3347      3323      3304      3337      3313      3286      3285      3280      3262      3277 
dram[4]:      3348      3343      3326      3376      3384      3386      3342      3365      3320      3372      3315      3366      3303      3265      3316      3293 
dram[5]:      3339      3360      3321      3363      3351      3358      3340      3330      3314      3333      3299      3344      3282      3274      3255      3263 
total reads: 319315
bank skew: 3387/3255 = 1.04
chip skew: 53420/53042 = 1.01
number of total write accesses:
dram[0]:      3059      3093      3035      3055      3083      3102      3121      3150      3098      3122      3047      3053      3044      3022      3084      3110 
dram[1]:      3050      3064      3006      3073      3081      3083      3151      3135      3070      3132      3029      3056      3060      3014      3045      3036 
dram[2]:      3092      3052      3045      3040      3083      3089      3125      3140      3104      3125      3057      3047      3030      3019      3115      3059 
dram[3]:      3065      3041      3071      3027      3084      3083      3131      3160      3122      3089      3034      3045      3018      3037      3051      3045 
dram[4]:      3063      3095      3050      3065      3097      3095      3131      3125      3097      3122      3024      3062      3032      3021      3060      3128 
dram[5]:      3054      3051      3019      3052      3080      3081      3135      3121      3081      3133      3036      3064      3036      3013      3049      3069 
total reads: 295029
bank skew: 3160/3006 = 1.05
chip skew: 49278/49074 = 1.00
average mf latency per bank:
dram[0]:        548       557       543       581       552       589       539       569       538       573       556       577       534       564       556       587
dram[1]:        529       526       535       536       549       557       537       531       521       524       543       537       522       533       547       549
dram[2]:        532       536       552       544       567       555       554       537       540       530       537       546       531       524       560       554
dram[3]:        531       533       538       543       556       560       537       538       522       533       539       538       538       537       551       561
dram[4]:        542       556       543       577       555       585       539       571       537       563       554       564       530       560       565       580
dram[5]:        527       528       551       536       556       557       545       531       534       535       548       532       533       530       563       557
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2212      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2288
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2222      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2353      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431524 n_act=43575 n_pre=43560 n_req=74901 n_req_1=18142 n_req_2=28584 n_req_3=28175 n_rd=106698 n_write=88560 bw_util=0.3916 bw_util_1=0.08876 bw_util_2=0.1602 bw_util_3=0.1427 blp=6.764264 blp_1= 1.527053 blp_2= 2.796714 blp_3= 3.280690
 n_activity=663753 dram_eff=0.4212 dram_eff_1=0.09547 dram_eff_2=0.1723 dram_eff_3=0.1535
bk0: 6702a 460714i bk1: 6724a 454994i bk2: 6618a 449713i bk3: 6696a 438699i bk4: 6774a 437461i bk5: 6746a 435434i bk6: 6676a 429401i bk7: 6736a 424982i bk8: 6696a 456235i bk9: 6698a 448600i bk10: 6630a 451088i bk11: 6678a 441032i bk12: 6614a 445610i bk13: 6572a 440603i bk14: 6562a 430115i bk15: 6576a 429070i 
bw_dist = 0.089	0.160	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=432293 n_act=43529 n_pre=43515 n_req=74106 n_req_1=17901 n_req_2=28079 n_req_3=28126 n_rd=106059 n_write=88521 bw_util=0.3881 bw_util_1=0.08835 bw_util_2=0.1573 bw_util_3=0.1425 blp=6.690148 blp_1= 1.516669 blp_2= 2.741155 blp_3= 3.256446
 n_activity=663626 dram_eff=0.4175 dram_eff_1=0.09504 dram_eff_2=0.1692 dram_eff_3=0.1533
bk0: 6620a 465569i bk1: 6730a 459477i bk2: 6602a 450405i bk3: 6712a 444062i bk4: 6680a 441926i bk5: 6722a 436419i bk6: 6622a 432659i bk7: 6716a 425349i bk8: 6647a 458281i bk9: 6632a 452199i bk10: 6624a 450612i bk11: 6601a 444179i bk12: 6538a 445085i bk13: 6552a 441602i bk14: 6543a 435755i bk15: 6518a 433461i 
bw_dist = 0.088	0.157	0.142	0.541	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.588
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=432014 n_act=43429 n_pre=43413 n_req=74813 n_req_1=18108 n_req_2=28562 n_req_3=28143 n_rd=106593 n_write=88468 bw_util=0.3912 bw_util_1=0.08863 bw_util_2=0.16 bw_util_3=0.1425 blp=6.729931 blp_1= 1.518813 blp_2= 2.762350 blp_3= 3.242775
 n_activity=663638 dram_eff=0.4208 dram_eff_1=0.09535 dram_eff_2=0.1722 dram_eff_3=0.1533
bk0: 6712a 462819i bk1: 6710a 457992i bk2: 6654a 448930i bk3: 6722a 442580i bk4: 6730a 440695i bk5: 6762a 432518i bk6: 6698a 427243i bk7: 6758a 418659i bk8: 6628a 460863i bk9: 6708a 447290i bk10: 6622a 450250i bk11: 6604a 444488i bk12: 6569a 447994i bk13: 6560a 446691i bk14: 6586a 436652i bk15: 6570a 431284i 
bw_dist = 0.089	0.160	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.689
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431933 n_act=43666 n_pre=43650 n_req=74086 n_req_1=17890 n_req_2=28082 n_req_3=28114 n_rd=106084 n_write=88584 bw_util=0.3881 bw_util_1=0.08839 bw_util_2=0.1573 bw_util_3=0.1424 blp=6.717538 blp_1= 1.530010 blp_2= 2.743554 blp_3= 3.248751
 n_activity=663961 dram_eff=0.4173 dram_eff_1=0.09504 dram_eff_2=0.1692 dram_eff_3=0.1531
bk0: 6654a 461915i bk1: 6684a 457785i bk2: 6626a 451237i bk3: 6720a 443812i bk4: 6684a 442676i bk5: 6708a 430673i bk6: 6692a 430868i bk7: 6642a 428337i bk8: 6602a 455426i bk9: 6674a 448879i bk10: 6624a 448857i bk11: 6572a 445658i bk12: 6570a 446859i bk13: 6560a 442438i bk14: 6520a 434307i bk15: 6552a 428268i 
bw_dist = 0.088	0.157	0.142	0.542	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5196
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431133 n_act=43719 n_pre=43707 n_req=75039 n_req_1=18134 n_req_2=28705 n_req_3=28200 n_rd=106819 n_write=88539 bw_util=0.3924 bw_util_1=0.08871 bw_util_2=0.1608 bw_util_3=0.1429 blp=6.753672 blp_1= 1.522200 blp_2= 2.777509 blp_3= 3.265926
 n_activity=664250 dram_eff=0.4218 dram_eff_1=0.09534 dram_eff_2=0.1729 dram_eff_3=0.1536
bk0: 6696a 461014i bk1: 6680a 457013i bk2: 6652a 447818i bk3: 6749a 438246i bk4: 6768a 438206i bk5: 6770a 430174i bk6: 6682a 431921i bk7: 6730a 422635i bk8: 6638a 458645i bk9: 6744a 444013i bk10: 6628a 448697i bk11: 6732a 445138i bk12: 6604a 448939i bk13: 6528a 442250i bk14: 6632a 431784i bk15: 6586a 427679i 
bw_dist = 0.089	0.161	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7928
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431680 n_act=43768 n_pre=43752 n_req=74179 n_req_1=17905 n_req_2=28172 n_req_3=28102 n_rd=106228 n_write=88489 bw_util=0.3885 bw_util_1=0.08838 bw_util_2=0.1578 bw_util_3=0.1423 blp=6.748095 blp_1= 1.511065 blp_2= 2.763323 blp_3= 3.252665
 n_activity=663178 dram_eff=0.4182 dram_eff_1=0.09514 dram_eff_2=0.1699 dram_eff_3=0.1532
bk0: 6672a 464591i bk1: 6720a 455882i bk2: 6640a 442926i bk3: 6722a 442566i bk4: 6702a 443291i bk5: 6716a 431343i bk6: 6678a 430553i bk7: 6660a 427319i bk8: 6628a 458500i bk9: 6666a 447782i bk10: 6598a 446167i bk11: 6686a 440160i bk12: 6564a 447983i bk13: 6546a 442269i bk14: 6504a 437790i bk15: 6526a 428068i 
bw_dist = 0.088	0.158	0.142	0.540	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59053, Miss = 26648, Miss_rate = 0.451, Pending_hits = 5293, Reservation_fails = 4232
L2_cache_bank[1]: Access = 60842, Miss = 26726, Miss_rate = 0.439, Pending_hits = 5787, Reservation_fails = 9898
L2_cache_bank[2]: Access = 61107, Miss = 26457, Miss_rate = 0.433, Pending_hits = 5318, Reservation_fails = 4341
L2_cache_bank[3]: Access = 60409, Miss = 26602, Miss_rate = 0.440, Pending_hits = 5752, Reservation_fails = 8951
L2_cache_bank[4]: Access = 61573, Miss = 26611, Miss_rate = 0.432, Pending_hits = 5556, Reservation_fails = 3827
L2_cache_bank[5]: Access = 59086, Miss = 26707, Miss_rate = 0.452, Pending_hits = 5378, Reservation_fails = 9034
L2_cache_bank[6]: Access = 61220, Miss = 26506, Miss_rate = 0.433, Pending_hits = 5557, Reservation_fails = 6398
L2_cache_bank[7]: Access = 61075, Miss = 26568, Miss_rate = 0.435, Pending_hits = 5502, Reservation_fails = 8229
L2_cache_bank[8]: Access = 60311, Miss = 26658, Miss_rate = 0.442, Pending_hits = 5317, Reservation_fails = 7927
L2_cache_bank[9]: Access = 61899, Miss = 26774, Miss_rate = 0.433, Pending_hits = 5762, Reservation_fails = 8830
L2_cache_bank[10]: Access = 62571, Miss = 26512, Miss_rate = 0.424, Pending_hits = 5425, Reservation_fails = 11040
L2_cache_bank[11]: Access = 61912, Miss = 26635, Miss_rate = 0.430, Pending_hits = 5661, Reservation_fails = 8418
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59053, Miss = 26648 (0.451), PendingHit = 5293 (0.0896)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60842, Miss = 26726 (0.439), PendingHit = 5787 (0.0951)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61107, Miss = 26457 (0.433), PendingHit = 5318 (0.087)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60409, Miss = 26602 (0.44), PendingHit = 5752 (0.0952)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61573, Miss = 26611 (0.432), PendingHit = 5556 (0.0902)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59086, Miss = 26707 (0.452), PendingHit = 5378 (0.091)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61220, Miss = 26506 (0.433), PendingHit = 5557 (0.0908)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61075, Miss = 26568 (0.435), PendingHit = 5502 (0.0901)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60311, Miss = 26658 (0.442), PendingHit = 5317 (0.0882)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61899, Miss = 26774 (0.433), PendingHit = 5762 (0.0931)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62571, Miss = 26512 (0.424), PendingHit = 5425 (0.0867)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61912, Miss = 26635 (0.43), PendingHit = 5661 (0.0914)
L2 Cache Total Miss Rate = 0.437
Stream 1: L2 Cache Miss Rate = 0.238
Stream 2: L2 Cache Miss Rate = 0.546
Stream 3: L2 Cache Miss Rate = 0.368
Stream 1: Accesses  = 295532
Stream 1: Misses  = 70442
Stream 2: Accesses  = 283668
Stream 2: Misses  = 154852
Stream 3: Accesses  = 447390
Stream 3: Misses  = 164552
Stream 1+2: Accesses  = 579200
Stream 1+2: Misses  = 225294
Stream 1+2+3: Accesses  = 1026590
Stream 1+2+3: Misses  = 389846
Total Accesses  = 731058
MPKI-CORES
CORE_L2MPKI_0	0.238
CORE_L2MPKI_1	0.261
CORE_L2MPKI_2	0.253
CORE_L2MPKI_3	0.256
CORE_L2MPKI_4	0.255
CORE_L2MPKI_5	0.246
CORE_L2MPKI_6	0.265
CORE_L2MPKI_7	0.244
CORE_L2MPKI_8	0.269
CORE_L2MPKI_9	0.270
CORE_L2MPKI_10	0.259
CORE_L2MPKI_11	0.265
CORE_L2MPKI_12	0.255
CORE_L2MPKI_13	0.270
CORE_L2MPKI_14	0.235
CORE_L2MPKI_15	0.257
CORE_L2MPKI_16	0.245
CORE_L2MPKI_17	0.250
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.252
CORE_L2MPKI_20	1.213
CORE_L2MPKI_21	1.210
CORE_L2MPKI_22	1.203
CORE_L2MPKI_23	1.211
CORE_L2MPKI_24	1.207
CORE_L2MPKI_25	1.211
CORE_L2MPKI_26	1.207
CORE_L2MPKI_27	1.198
CORE_L2MPKI_28	1.201
CORE_L2MPKI_29	1.199
CORE_L2MPKI_30	1.197
CORE_L2MPKI_31	1.199
CORE_L2MPKI_32	1.191
CORE_L2MPKI_33	1.211
CORE_L2MPKI_34	1.204
CORE_L2MPKI_35	1.197
CORE_L2MPKI_36	1.208
CORE_L2MPKI_37	1.202
CORE_L2MPKI_38	1.197
CORE_L2MPKI_39	1.203
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.410
CORE_L2MPKI_42	0.355
CORE_L2MPKI_43	0.406
CORE_L2MPKI_44	0.399
CORE_L2MPKI_45	0.302
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.401
CORE_L2MPKI_48	0.394
CORE_L2MPKI_49	0.355
CORE_L2MPKI_50	0.407
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.401
CORE_L2MPKI_53	0.407
CORE_L2MPKI_54	0.301
CORE_L2MPKI_55	0.346
CORE_L2MPKI_56	0.394
CORE_L2MPKI_57	0.345
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.399
Avg_MPKI_Stream1= 0.255
Avg_MPKI_Stream2= 1.203
Avg_MPKI_Stream3= 0.336
MISSES-CORES
CORE_MISSES_0	3282
CORE_MISSES_1	3623
CORE_MISSES_2	3449
CORE_MISSES_3	3466
CORE_MISSES_4	3519
CORE_MISSES_5	3360
CORE_MISSES_6	3662
CORE_MISSES_7	3394
CORE_MISSES_8	3720
CORE_MISSES_9	3714
CORE_MISSES_10	3622
CORE_MISSES_11	3679
CORE_MISSES_12	3548
CORE_MISSES_13	3710
CORE_MISSES_14	3271
CORE_MISSES_15	3545
CORE_MISSES_16	3382
CORE_MISSES_17	3474
CORE_MISSES_18	3544
CORE_MISSES_19	3478
CORE_MISSES_20	7872
CORE_MISSES_21	7743
CORE_MISSES_22	7898
CORE_MISSES_23	7931
CORE_MISSES_24	7743
CORE_MISSES_25	7716
CORE_MISSES_26	7745
CORE_MISSES_27	7689
CORE_MISSES_28	7810
CORE_MISSES_29	7746
CORE_MISSES_30	7875
CORE_MISSES_31	7709
CORE_MISSES_32	7850
CORE_MISSES_33	7629
CORE_MISSES_34	7762
CORE_MISSES_35	7749
CORE_MISSES_36	7606
CORE_MISSES_37	7608
CORE_MISSES_38	7611
CORE_MISSES_39	7560
CORE_MISSES_40	2800
CORE_MISSES_41	5824
CORE_MISSES_42	4947
CORE_MISSES_43	5614
CORE_MISSES_44	5586
CORE_MISSES_45	4248
CORE_MISSES_46	3546
CORE_MISSES_47	5621
CORE_MISSES_48	5522
CORE_MISSES_49	4890
CORE_MISSES_50	5783
CORE_MISSES_51	2054
CORE_MISSES_52	5613
CORE_MISSES_53	5635
CORE_MISSES_54	4182
CORE_MISSES_55	4882
CORE_MISSES_56	5514
CORE_MISSES_57	4867
CORE_MISSES_58	1396
CORE_MISSES_59	5586
L2_MISSES = 319404
L2_total_cache_accesses = 731058
L2_total_cache_misses = 319404
L2_total_cache_miss_rate = 0.4369
L2_total_cache_pending_hits = 66308
L2_total_cache_reservation_fails = 91125
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28246
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13457
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17173
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1087
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 47352
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2389451
icnt_total_pkts_simt_to_mem=1732902
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     510.3847
gpu_ipc_2 =     237.9379
gpu_ipc_3 =     516.6667
gpu_tot_sim_cycle_stream_1 = 540842
gpu_tot_sim_cycle_stream_2 = 540813
gpu_tot_sim_cycle_stream_3 = 540844
gpu_sim_insn_1 = 276037471
gpu_sim_insn_2 = 128679936
gpu_sim_insn_3 = 279436100
gpu_sim_cycle = 540847
gpu_sim_insn = 684153507
gpu_ipc =    1264.9669
gpu_tot_sim_cycle = 540847
gpu_tot_sim_insn = 684153507
gpu_tot_ipc =    1264.9669
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1219455
gpu_stall_icnt2sh    = 794238
gpu_total_sim_rate=352293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12233731
	L1I_total_cache_misses = 116191
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 14906, Miss = 14870, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 208098
	L1D_cache_core[1]: Access = 14773, Miss = 14743, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 206630
	L1D_cache_core[2]: Access = 15325, Miss = 15283, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 213573
	L1D_cache_core[3]: Access = 15102, Miss = 15078, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 217525
	L1D_cache_core[4]: Access = 15132, Miss = 15047, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 210376
	L1D_cache_core[5]: Access = 14913, Miss = 14865, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 212804
	L1D_cache_core[6]: Access = 14915, Miss = 14875, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 208223
	L1D_cache_core[7]: Access = 14469, Miss = 14445, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 209575
	L1D_cache_core[8]: Access = 14943, Miss = 14910, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 210732
	L1D_cache_core[9]: Access = 14753, Miss = 14733, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 211525
	L1D_cache_core[10]: Access = 14785, Miss = 14756, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 204803
	L1D_cache_core[11]: Access = 14727, Miss = 14700, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 207403
	L1D_cache_core[12]: Access = 14456, Miss = 14412, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 203240
	L1D_cache_core[13]: Access = 14502, Miss = 14468, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 210293
	L1D_cache_core[14]: Access = 14962, Miss = 14936, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 203604
	L1D_cache_core[15]: Access = 14223, Miss = 14207, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 211124
	L1D_cache_core[16]: Access = 14932, Miss = 14864, Miss_rate = 0.995, Pending_hits = 37, Reservation_fails = 208052
	L1D_cache_core[17]: Access = 14448, Miss = 14407, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 208951
	L1D_cache_core[18]: Access = 14339, Miss = 14325, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 210353
	L1D_cache_core[19]: Access = 15113, Miss = 15078, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 209510
	L1D_cache_core[20]: Access = 14048, Miss = 11168, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 83447
	L1D_cache_core[21]: Access = 13856, Miss = 11128, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 91196
	L1D_cache_core[22]: Access = 14208, Miss = 11352, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 85358
	L1D_cache_core[23]: Access = 14176, Miss = 11405, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 95901
	L1D_cache_core[24]: Access = 13888, Miss = 11059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 86687
	L1D_cache_core[25]: Access = 13792, Miss = 10942, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 89064
	L1D_cache_core[26]: Access = 13888, Miss = 11089, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 86664
	L1D_cache_core[27]: Access = 13888, Miss = 11170, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 81184
	L1D_cache_core[28]: Access = 14080, Miss = 11214, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 80532
	L1D_cache_core[29]: Access = 13984, Miss = 11123, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 90253
	L1D_cache_core[30]: Access = 14240, Miss = 11242, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 81674
	L1D_cache_core[31]: Access = 13920, Miss = 11074, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 79745
	L1D_cache_core[32]: Access = 14272, Miss = 11545, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 86726
	L1D_cache_core[33]: Access = 13632, Miss = 10790, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 89399
	L1D_cache_core[34]: Access = 13952, Miss = 11097, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 87052
	L1D_cache_core[35]: Access = 14016, Miss = 11098, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 83803
	L1D_cache_core[36]: Access = 13632, Miss = 10792, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 81983
	L1D_cache_core[37]: Access = 13696, Miss = 10822, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 84499
	L1D_cache_core[38]: Access = 13760, Miss = 10944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 87395
	L1D_cache_core[39]: Access = 13600, Miss = 10820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 91925
	L1D_cache_core[40]: Access = 4618, Miss = 4068, Miss_rate = 0.881, Pending_hits = 49, Reservation_fails = 60017
	L1D_cache_core[41]: Access = 9594, Miss = 8256, Miss_rate = 0.861, Pending_hits = 43, Reservation_fails = 166958
	L1D_cache_core[42]: Access = 8226, Miss = 7050, Miss_rate = 0.857, Pending_hits = 65, Reservation_fails = 148509
	L1D_cache_core[43]: Access = 9310, Miss = 7930, Miss_rate = 0.852, Pending_hits = 31, Reservation_fails = 157268
	L1D_cache_core[44]: Access = 9058, Miss = 7852, Miss_rate = 0.867, Pending_hits = 32, Reservation_fails = 170127
	L1D_cache_core[45]: Access = 7060, Miss = 6099, Miss_rate = 0.864, Pending_hits = 46, Reservation_fails = 122017
	L1D_cache_core[46]: Access = 5872, Miss = 5132, Miss_rate = 0.874, Pending_hits = 48, Reservation_fails = 89523
	L1D_cache_core[47]: Access = 9257, Miss = 7972, Miss_rate = 0.861, Pending_hits = 39, Reservation_fails = 167047
	L1D_cache_core[48]: Access = 9193, Miss = 7897, Miss_rate = 0.859, Pending_hits = 36, Reservation_fails = 166398
	L1D_cache_core[49]: Access = 8144, Miss = 6981, Miss_rate = 0.857, Pending_hits = 44, Reservation_fails = 149398
	L1D_cache_core[50]: Access = 9600, Miss = 8257, Miss_rate = 0.860, Pending_hits = 33, Reservation_fails = 165583
	L1D_cache_core[51]: Access = 3511, Miss = 3215, Miss_rate = 0.916, Pending_hits = 42, Reservation_fails = 35139
	L1D_cache_core[52]: Access = 9373, Miss = 8017, Miss_rate = 0.855, Pending_hits = 41, Reservation_fails = 160974
	L1D_cache_core[53]: Access = 9348, Miss = 8032, Miss_rate = 0.859, Pending_hits = 45, Reservation_fails = 170046
	L1D_cache_core[54]: Access = 7032, Miss = 6050, Miss_rate = 0.860, Pending_hits = 51, Reservation_fails = 124864
	L1D_cache_core[55]: Access = 8213, Miss = 7032, Miss_rate = 0.856, Pending_hits = 35, Reservation_fails = 140251
	L1D_cache_core[56]: Access = 9157, Miss = 7864, Miss_rate = 0.859, Pending_hits = 28, Reservation_fails = 166463
	L1D_cache_core[57]: Access = 8221, Miss = 7051, Miss_rate = 0.858, Pending_hits = 34, Reservation_fails = 141860
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 9340, Miss = 7988, Miss_rate = 0.855, Pending_hits = 38, Reservation_fails = 161791
	L1D_total_cache_accesses = 730687
	L1D_total_cache_misses = 651882
	L1D_total_cache_miss_rate = 0.8921
	L1D_total_cache_pending_hits = 946
	L1D_total_cache_reservation_fails = 8583398
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 878800
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5330749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 877045
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3252649
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12117540
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 116191
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
18019, 23235, 23241, 23228, 23239, 23037, 23041, 18323, 18045, 23271, 23271, 23271, 23271, 22987, 22987, 18275, 18096, 23236, 23236, 23236, 23236, 22935, 22945, 18299, 
gpgpu_n_tot_thrd_icount = 764038336
gpgpu_n_tot_w_icount = 23876198
gpgpu_n_stall_shd_mem = 12511568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 392120
gpgpu_n_mem_write_global = 316376
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 7697592
gpgpu_n_store_insn = 6649654
gpgpu_n_shmem_insn = 52334326
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 3899392
gpgpu_n_param_mem_insn = 23409412
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8852527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16592864	W0_Idle:6259701	W0_Scoreboard:18172343	W1:7700	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16297	W10:0	W11:0	W12:0	W13:16889	W14:686694	W15:0	W16:121240	W17:0	W18:63963	W19:0	W20:19299	W21:0	W22:0	W23:0	W24:1758404	W25:0	W26:51478	W27:0	W28:4485843	W29:2280960	W30:167845	W31:0	W32:14162104
Warp Occupancy Distribution:
Stall:7762555	W0_Idle:338849	W0_Scoreboard:3024831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16297	W10:0	W11:0	W12:0	W13:16889	W14:686694	W15:0	W16:37288	W17:0	W18:49707	W19:0	W20:19299	W21:0	W22:0	W23:0	W24:1758404	W25:0	W26:51478	W27:0	W28:2347443	W29:0	W30:167845	W31:0	W32:5356301
Warp Occupancy Distribution:
Stall:2641594	W0_Idle:3497372	W0_Scoreboard:11473666	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4021248
warp_utilization0: 0.367891
warp_utilization1: 0.485703
warp_utilization2: 0.185877
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3136960 {8:392120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34583232 {40:52878,72:52619,136:210879,}
traffic_breakdown_coretomem[INST_ACC_R] = 149720 {8:18715,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53299896 {136:391911,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2529488 {8:316186,}
traffic_breakdown_memtocore[INST_ACC_R] = 2545240 {136:18715,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 472 
averagemflatency_1 = 378 
averagemflatency_2= 451 
averagemflatency_3 = 712 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 540846 
mrq_lat_table:214213 	10498 	15725 	28417 	67561 	93709 	97211 	63579 	20834 	2487 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	172324 	295065 	196142 	45719 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	213076 	80245 	67561 	93615 	125318 	93868 	51014 	6452 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	142370 	238955 	14565 	79 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	161233 	13264 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	192 	463 	412 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        32        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.272244  2.346672  2.235377  2.256166  2.351872  2.422372  2.470926  2.371044  2.385128  2.393121  2.319358  2.295977  2.418126  2.365204  2.361915  2.440122 
dram[1]:  2.233228  2.333575  2.240497  2.251839  2.407949  2.451122  2.427874  2.395057  2.304614  2.407767  2.263834  2.297903  2.395912  2.383479  2.375988  2.390809 
dram[2]:  2.315374  2.320898  2.274090  2.289342  2.386380  2.398962  2.418379  2.417130  2.373151  2.393425  2.291007  2.273183  2.395675  2.419900  2.415379  2.405764 
dram[3]:  2.261054  2.281373  2.255033  2.226211  2.348684  2.355287  2.423494  2.429160  2.354472  2.335878  2.333456  2.246629  2.438854  2.441824  2.374859  2.352438 
dram[4]:  2.306115  2.257374  2.256991  2.308713  2.440135  2.363603  2.409903  2.346349  2.346745  2.346098  2.285611  2.333212  2.451800  2.384674  2.364985  2.390171 
dram[5]:  2.273310  2.314440  2.221872  2.268034  2.353953  2.403509  2.406320  2.343262  2.312839  2.353841  2.282061  2.296774  2.396813  2.384674  2.407875  2.353532 
average row locality = 614248/261696 = 2.347182
average row locality_1 = 277069/125387 = 2.209711
average row locality_2 = 170083/63120 = 2.694597
average row locality_3 = 167096/73189 = 2.283075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3351      3367      3310      3348      3387      3373      3338      3368      3349      3349      3315      3339      3308      3287      3282      3288 
dram[1]:      3312      3365      3302      3356      3341      3362      3312      3358      3325      3316      3312      3301      3271      3277      3273      3259 
dram[2]:      3357      3356      3328      3361      3365      3381      3349      3382      3315      3356      3312      3302      3288      3280      3294      3286 
dram[3]:      3327      3346      3313      3360      3342      3354      3347      3323      3304      3337      3313      3286      3285      3280      3262      3277 
dram[4]:      3348      3343      3326      3376      3384      3386      3342      3365      3320      3372      3315      3366      3303      3265      3316      3293 
dram[5]:      3339      3360      3321      3363      3351      3358      3340      3330      3314      3333      3299      3344      3282      3274      3255      3263 
total reads: 319315
bank skew: 3387/3255 = 1.04
chip skew: 53420/53042 = 1.01
number of total write accesses:
dram[0]:      3059      3093      3035      3055      3083      3102      3121      3150      3098      3122      3047      3053      3044      3022      3084      3110 
dram[1]:      3050      3064      3006      3073      3081      3083      3151      3135      3070      3132      3029      3056      3060      3014      3045      3036 
dram[2]:      3092      3052      3045      3040      3083      3089      3125      3140      3104      3125      3057      3047      3030      3019      3115      3059 
dram[3]:      3065      3041      3071      3027      3084      3083      3131      3160      3122      3089      3034      3045      3018      3037      3051      3045 
dram[4]:      3063      3095      3050      3065      3097      3095      3131      3125      3097      3122      3024      3062      3032      3021      3060      3128 
dram[5]:      3054      3051      3019      3052      3080      3081      3135      3121      3081      3133      3036      3064      3036      3013      3049      3069 
total reads: 295029
bank skew: 3160/3006 = 1.05
chip skew: 49278/49074 = 1.00
average mf latency per bank:
dram[0]:        548       557       543       581       552       589       539       569       538       573       556       577       534       564       556       587
dram[1]:        529       526       535       536       549       557       537       531       521       524       543       537       522       533       547       549
dram[2]:        532       536       552       544       567       555       554       537       540       530       537       546       531       524       560       554
dram[3]:        531       533       538       543       556       560       537       538       522       533       539       538       538       537       551       561
dram[4]:        542       556       543       577       555       585       539       571       537       563       554       564       530       560       565       580
dram[5]:        527       528       551       536       556       557       545       531       534       535       548       532       533       530       563       557
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2212      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2288
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2222      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2353      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431524 n_act=43575 n_pre=43560 n_req=74901 n_req_1=18142 n_req_2=28584 n_req_3=28175 n_rd=106698 n_write=88560 bw_util=0.3916 bw_util_1=0.08876 bw_util_2=0.1602 bw_util_3=0.1427 blp=6.764264 blp_1= 1.527053 blp_2= 2.796714 blp_3= 3.280690
 n_activity=663753 dram_eff=0.4212 dram_eff_1=0.09547 dram_eff_2=0.1723 dram_eff_3=0.1535
bk0: 6702a 460714i bk1: 6724a 454994i bk2: 6618a 449713i bk3: 6696a 438699i bk4: 6774a 437461i bk5: 6746a 435434i bk6: 6676a 429401i bk7: 6736a 424982i bk8: 6696a 456235i bk9: 6698a 448600i bk10: 6630a 451088i bk11: 6678a 441032i bk12: 6614a 445610i bk13: 6572a 440603i bk14: 6562a 430115i bk15: 6576a 429070i 
bw_dist = 0.089	0.160	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=432293 n_act=43529 n_pre=43515 n_req=74106 n_req_1=17901 n_req_2=28079 n_req_3=28126 n_rd=106059 n_write=88521 bw_util=0.3881 bw_util_1=0.08835 bw_util_2=0.1573 bw_util_3=0.1425 blp=6.690148 blp_1= 1.516669 blp_2= 2.741155 blp_3= 3.256446
 n_activity=663626 dram_eff=0.4175 dram_eff_1=0.09504 dram_eff_2=0.1692 dram_eff_3=0.1533
bk0: 6620a 465569i bk1: 6730a 459477i bk2: 6602a 450405i bk3: 6712a 444062i bk4: 6680a 441926i bk5: 6722a 436419i bk6: 6622a 432659i bk7: 6716a 425349i bk8: 6647a 458281i bk9: 6632a 452199i bk10: 6624a 450612i bk11: 6601a 444179i bk12: 6538a 445085i bk13: 6552a 441602i bk14: 6543a 435755i bk15: 6518a 433461i 
bw_dist = 0.088	0.157	0.142	0.541	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.588
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=432014 n_act=43429 n_pre=43413 n_req=74813 n_req_1=18108 n_req_2=28562 n_req_3=28143 n_rd=106593 n_write=88468 bw_util=0.3912 bw_util_1=0.08863 bw_util_2=0.16 bw_util_3=0.1425 blp=6.729931 blp_1= 1.518813 blp_2= 2.762350 blp_3= 3.242775
 n_activity=663638 dram_eff=0.4208 dram_eff_1=0.09535 dram_eff_2=0.1722 dram_eff_3=0.1533
bk0: 6712a 462819i bk1: 6710a 457992i bk2: 6654a 448930i bk3: 6722a 442580i bk4: 6730a 440695i bk5: 6762a 432518i bk6: 6698a 427243i bk7: 6758a 418659i bk8: 6628a 460863i bk9: 6708a 447290i bk10: 6622a 450250i bk11: 6604a 444488i bk12: 6569a 447994i bk13: 6560a 446691i bk14: 6586a 436652i bk15: 6570a 431284i 
bw_dist = 0.089	0.160	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.689
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431933 n_act=43666 n_pre=43650 n_req=74086 n_req_1=17890 n_req_2=28082 n_req_3=28114 n_rd=106084 n_write=88584 bw_util=0.3881 bw_util_1=0.08839 bw_util_2=0.1573 bw_util_3=0.1424 blp=6.717538 blp_1= 1.530010 blp_2= 2.743554 blp_3= 3.248751
 n_activity=663961 dram_eff=0.4173 dram_eff_1=0.09504 dram_eff_2=0.1692 dram_eff_3=0.1531
bk0: 6654a 461915i bk1: 6684a 457785i bk2: 6626a 451237i bk3: 6720a 443812i bk4: 6684a 442676i bk5: 6708a 430673i bk6: 6692a 430868i bk7: 6642a 428337i bk8: 6602a 455426i bk9: 6674a 448879i bk10: 6624a 448857i bk11: 6572a 445658i bk12: 6570a 446859i bk13: 6560a 442438i bk14: 6520a 434307i bk15: 6552a 428268i 
bw_dist = 0.088	0.157	0.142	0.542	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5196
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431133 n_act=43719 n_pre=43707 n_req=75039 n_req_1=18134 n_req_2=28705 n_req_3=28200 n_rd=106819 n_write=88539 bw_util=0.3924 bw_util_1=0.08871 bw_util_2=0.1608 bw_util_3=0.1429 blp=6.753672 blp_1= 1.522200 blp_2= 2.777509 blp_3= 3.265926
 n_activity=664250 dram_eff=0.4218 dram_eff_1=0.09534 dram_eff_2=0.1729 dram_eff_3=0.1536
bk0: 6696a 461014i bk1: 6680a 457013i bk2: 6652a 447818i bk3: 6749a 438246i bk4: 6768a 438206i bk5: 6770a 430174i bk6: 6682a 431921i bk7: 6730a 422635i bk8: 6638a 458645i bk9: 6744a 444013i bk10: 6628a 448697i bk11: 6732a 445138i bk12: 6604a 448939i bk13: 6528a 442250i bk14: 6632a 431784i bk15: 6586a 427679i 
bw_dist = 0.089	0.161	0.143	0.538	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7928
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713917 n_nop=431680 n_act=43768 n_pre=43752 n_req=74179 n_req_1=17905 n_req_2=28172 n_req_3=28102 n_rd=106228 n_write=88489 bw_util=0.3885 bw_util_1=0.08838 bw_util_2=0.1578 bw_util_3=0.1423 blp=6.748095 blp_1= 1.511065 blp_2= 2.763323 blp_3= 3.252665
 n_activity=663178 dram_eff=0.4182 dram_eff_1=0.09514 dram_eff_2=0.1699 dram_eff_3=0.1532
bk0: 6672a 464591i bk1: 6720a 455882i bk2: 6640a 442926i bk3: 6722a 442566i bk4: 6702a 443291i bk5: 6716a 431343i bk6: 6678a 430553i bk7: 6660a 427319i bk8: 6628a 458500i bk9: 6666a 447782i bk10: 6598a 446167i bk11: 6686a 440160i bk12: 6564a 447983i bk13: 6546a 442269i bk14: 6504a 437790i bk15: 6526a 428068i 
bw_dist = 0.088	0.158	0.142	0.540	0.071
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59053, Miss = 26648, Miss_rate = 0.451, Pending_hits = 5293, Reservation_fails = 4232
L2_cache_bank[1]: Access = 60842, Miss = 26726, Miss_rate = 0.439, Pending_hits = 5787, Reservation_fails = 9898
L2_cache_bank[2]: Access = 61107, Miss = 26457, Miss_rate = 0.433, Pending_hits = 5318, Reservation_fails = 4341
L2_cache_bank[3]: Access = 60409, Miss = 26602, Miss_rate = 0.440, Pending_hits = 5752, Reservation_fails = 8951
L2_cache_bank[4]: Access = 61573, Miss = 26611, Miss_rate = 0.432, Pending_hits = 5556, Reservation_fails = 3827
L2_cache_bank[5]: Access = 59086, Miss = 26707, Miss_rate = 0.452, Pending_hits = 5378, Reservation_fails = 9034
L2_cache_bank[6]: Access = 61220, Miss = 26506, Miss_rate = 0.433, Pending_hits = 5557, Reservation_fails = 6398
L2_cache_bank[7]: Access = 61075, Miss = 26568, Miss_rate = 0.435, Pending_hits = 5502, Reservation_fails = 8229
L2_cache_bank[8]: Access = 60311, Miss = 26658, Miss_rate = 0.442, Pending_hits = 5317, Reservation_fails = 7927
L2_cache_bank[9]: Access = 61899, Miss = 26774, Miss_rate = 0.433, Pending_hits = 5762, Reservation_fails = 8830
L2_cache_bank[10]: Access = 62571, Miss = 26512, Miss_rate = 0.424, Pending_hits = 5425, Reservation_fails = 11040
L2_cache_bank[11]: Access = 61912, Miss = 26635, Miss_rate = 0.430, Pending_hits = 5661, Reservation_fails = 8418
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59053, Miss = 26648 (0.451), PendingHit = 5293 (0.0896)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60842, Miss = 26726 (0.439), PendingHit = 5787 (0.0951)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61107, Miss = 26457 (0.433), PendingHit = 5318 (0.087)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60409, Miss = 26602 (0.44), PendingHit = 5752 (0.0952)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61573, Miss = 26611 (0.432), PendingHit = 5556 (0.0902)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59086, Miss = 26707 (0.452), PendingHit = 5378 (0.091)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61220, Miss = 26506 (0.433), PendingHit = 5557 (0.0908)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61075, Miss = 26568 (0.435), PendingHit = 5502 (0.0901)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60311, Miss = 26658 (0.442), PendingHit = 5317 (0.0882)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61899, Miss = 26774 (0.433), PendingHit = 5762 (0.0931)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62571, Miss = 26512 (0.424), PendingHit = 5425 (0.0867)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61912, Miss = 26635 (0.43), PendingHit = 5661 (0.0914)
L2 Cache Total Miss Rate = 0.437
Stream 1: L2 Cache Miss Rate = 0.238
Stream 2: L2 Cache Miss Rate = 0.546
Stream 3: L2 Cache Miss Rate = 0.368
Stream 1: Accesses  = 295532
Stream 1: Misses  = 70442
Stream 2: Accesses  = 283668
Stream 2: Misses  = 154852
Stream 3: Accesses  = 447390
Stream 3: Misses  = 164552
Stream 1+2: Accesses  = 579200
Stream 1+2: Misses  = 225294
Stream 1+2+3: Accesses  = 1026590
Stream 1+2+3: Misses  = 389846
Total Accesses  = 731058
MPKI-CORES
CORE_L2MPKI_0	0.238
CORE_L2MPKI_1	0.261
CORE_L2MPKI_2	0.253
CORE_L2MPKI_3	0.256
CORE_L2MPKI_4	0.255
CORE_L2MPKI_5	0.246
CORE_L2MPKI_6	0.265
CORE_L2MPKI_7	0.244
CORE_L2MPKI_8	0.269
CORE_L2MPKI_9	0.270
CORE_L2MPKI_10	0.259
CORE_L2MPKI_11	0.265
CORE_L2MPKI_12	0.255
CORE_L2MPKI_13	0.270
CORE_L2MPKI_14	0.235
CORE_L2MPKI_15	0.257
CORE_L2MPKI_16	0.245
CORE_L2MPKI_17	0.250
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.252
CORE_L2MPKI_20	1.213
CORE_L2MPKI_21	1.210
CORE_L2MPKI_22	1.203
CORE_L2MPKI_23	1.211
CORE_L2MPKI_24	1.207
CORE_L2MPKI_25	1.211
CORE_L2MPKI_26	1.207
CORE_L2MPKI_27	1.198
CORE_L2MPKI_28	1.201
CORE_L2MPKI_29	1.199
CORE_L2MPKI_30	1.197
CORE_L2MPKI_31	1.199
CORE_L2MPKI_32	1.191
CORE_L2MPKI_33	1.211
CORE_L2MPKI_34	1.204
CORE_L2MPKI_35	1.197
CORE_L2MPKI_36	1.208
CORE_L2MPKI_37	1.202
CORE_L2MPKI_38	1.197
CORE_L2MPKI_39	1.203
CORE_L2MPKI_40	0.203
CORE_L2MPKI_41	0.410
CORE_L2MPKI_42	0.355
CORE_L2MPKI_43	0.406
CORE_L2MPKI_44	0.399
CORE_L2MPKI_45	0.302
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.401
CORE_L2MPKI_48	0.394
CORE_L2MPKI_49	0.355
CORE_L2MPKI_50	0.407
CORE_L2MPKI_51	0.148
CORE_L2MPKI_52	0.401
CORE_L2MPKI_53	0.407
CORE_L2MPKI_54	0.301
CORE_L2MPKI_55	0.346
CORE_L2MPKI_56	0.394
CORE_L2MPKI_57	0.345
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.399
Avg_MPKI_Stream1= 0.255
Avg_MPKI_Stream2= 1.203
Avg_MPKI_Stream3= 0.336
MISSES-CORES
CORE_MISSES_0	3282
CORE_MISSES_1	3623
CORE_MISSES_2	3449
CORE_MISSES_3	3466
CORE_MISSES_4	3519
CORE_MISSES_5	3360
CORE_MISSES_6	3662
CORE_MISSES_7	3394
CORE_MISSES_8	3720
CORE_MISSES_9	3714
CORE_MISSES_10	3622
CORE_MISSES_11	3679
CORE_MISSES_12	3548
CORE_MISSES_13	3710
CORE_MISSES_14	3271
CORE_MISSES_15	3545
CORE_MISSES_16	3382
CORE_MISSES_17	3474
CORE_MISSES_18	3544
CORE_MISSES_19	3478
CORE_MISSES_20	7872
CORE_MISSES_21	7743
CORE_MISSES_22	7898
CORE_MISSES_23	7931
CORE_MISSES_24	7743
CORE_MISSES_25	7716
CORE_MISSES_26	7745
CORE_MISSES_27	7689
CORE_MISSES_28	7810
CORE_MISSES_29	7746
CORE_MISSES_30	7875
CORE_MISSES_31	7709
CORE_MISSES_32	7850
CORE_MISSES_33	7629
CORE_MISSES_34	7762
CORE_MISSES_35	7749
CORE_MISSES_36	7606
CORE_MISSES_37	7608
CORE_MISSES_38	7611
CORE_MISSES_39	7560
CORE_MISSES_40	2800
CORE_MISSES_41	5824
CORE_MISSES_42	4947
CORE_MISSES_43	5614
CORE_MISSES_44	5586
CORE_MISSES_45	4248
CORE_MISSES_46	3546
CORE_MISSES_47	5621
CORE_MISSES_48	5522
CORE_MISSES_49	4890
CORE_MISSES_50	5783
CORE_MISSES_51	2054
CORE_MISSES_52	5613
CORE_MISSES_53	5635
CORE_MISSES_54	4182
CORE_MISSES_55	4882
CORE_MISSES_56	5514
CORE_MISSES_57	4867
CORE_MISSES_58	1396
CORE_MISSES_59	5586
L2_MISSES = 319404
L2_total_cache_accesses = 731058
L2_total_cache_misses = 319404
L2_total_cache_miss_rate = 0.4369
L2_total_cache_pending_hits = 66308
L2_total_cache_reservation_fails = 91125
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28246
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13457
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17173
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1087
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 47352
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2389451
icnt_total_pkts_simt_to_mem=1732902
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     507.2484
gpu_ipc_2 =     235.3224
gpu_ipc_3 =     484.4613
gpu_tot_sim_cycle_stream_1 = 579021
gpu_tot_sim_cycle_stream_2 = 578990
gpu_tot_sim_cycle_stream_3 = 579021
gpu_sim_insn_1 = 293707448
gpu_sim_insn_2 = 136249344
gpu_sim_insn_3 = 280513274
gpu_sim_cycle = 579026
gpu_sim_insn = 710470066
gpu_ipc =    1227.0089
gpu_tot_sim_cycle = 579026
gpu_tot_sim_insn = 710470066
gpu_tot_ipc =    1227.0089
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1327785
gpu_stall_icnt2sh    = 838706
gpu_total_sim_rate=349640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12725416
	L1I_total_cache_misses = 121146
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 15778, Miss = 15740, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 222994
	L1D_cache_core[1]: Access = 15597, Miss = 15567, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 218693
	L1D_cache_core[2]: Access = 16265, Miss = 16223, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 227452
	L1D_cache_core[3]: Access = 15954, Miss = 15930, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 231997
	L1D_cache_core[4]: Access = 15956, Miss = 15871, Miss_rate = 0.995, Pending_hits = 43, Reservation_fails = 224161
	L1D_cache_core[5]: Access = 15709, Miss = 15655, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 226000
	L1D_cache_core[6]: Access = 15807, Miss = 15767, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 222050
	L1D_cache_core[7]: Access = 15391, Miss = 15367, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 224801
	L1D_cache_core[8]: Access = 15763, Miss = 15730, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 226083
	L1D_cache_core[9]: Access = 15743, Miss = 15723, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 224590
	L1D_cache_core[10]: Access = 15655, Miss = 15626, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 217587
	L1D_cache_core[11]: Access = 15531, Miss = 15504, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 222067
	L1D_cache_core[12]: Access = 15320, Miss = 15276, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 217402
	L1D_cache_core[13]: Access = 15418, Miss = 15380, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 224827
	L1D_cache_core[14]: Access = 15846, Miss = 15820, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 218618
	L1D_cache_core[15]: Access = 15039, Miss = 15021, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 225002
	L1D_cache_core[16]: Access = 15846, Miss = 15778, Miss_rate = 0.996, Pending_hits = 37, Reservation_fails = 223149
	L1D_cache_core[17]: Access = 15248, Miss = 15207, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 222587
	L1D_cache_core[18]: Access = 15215, Miss = 15193, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 223617
	L1D_cache_core[19]: Access = 15903, Miss = 15868, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 222971
	L1D_cache_core[20]: Access = 14944, Miss = 11856, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 89640
	L1D_cache_core[21]: Access = 14624, Miss = 11760, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 101040
	L1D_cache_core[22]: Access = 14976, Miss = 11957, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94241
	L1D_cache_core[23]: Access = 14976, Miss = 12053, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 103367
	L1D_cache_core[24]: Access = 14688, Miss = 11685, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 95372
	L1D_cache_core[25]: Access = 14752, Miss = 11683, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 97178
	L1D_cache_core[26]: Access = 14720, Miss = 11745, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 92955
	L1D_cache_core[27]: Access = 14656, Miss = 11787, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88716
	L1D_cache_core[28]: Access = 14848, Miss = 11814, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 88660
	L1D_cache_core[29]: Access = 14880, Miss = 11833, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 95704
	L1D_cache_core[30]: Access = 15072, Miss = 11900, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89334
	L1D_cache_core[31]: Access = 14688, Miss = 11690, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 88174
	L1D_cache_core[32]: Access = 15040, Miss = 12147, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 94751
	L1D_cache_core[33]: Access = 14400, Miss = 11385, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 95300
	L1D_cache_core[34]: Access = 14752, Miss = 11742, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 95077
	L1D_cache_core[35]: Access = 14912, Miss = 11810, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 90980
	L1D_cache_core[36]: Access = 14464, Miss = 11448, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 90173
	L1D_cache_core[37]: Access = 14496, Miss = 11456, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 91021
	L1D_cache_core[38]: Access = 14560, Miss = 11567, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 94379
	L1D_cache_core[39]: Access = 14464, Miss = 11492, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 98514
	L1D_cache_core[40]: Access = 5231, Miss = 4542, Miss_rate = 0.868, Pending_hits = 49, Reservation_fails = 63667
	L1D_cache_core[41]: Access = 11533, Miss = 9795, Miss_rate = 0.849, Pending_hits = 43, Reservation_fails = 191310
	L1D_cache_core[42]: Access = 9186, Miss = 7802, Miss_rate = 0.849, Pending_hits = 65, Reservation_fails = 166647
	L1D_cache_core[43]: Access = 10132, Miss = 8612, Miss_rate = 0.850, Pending_hits = 31, Reservation_fails = 177031
	L1D_cache_core[44]: Access = 11592, Miss = 9833, Miss_rate = 0.848, Pending_hits = 32, Reservation_fails = 196823
	L1D_cache_core[45]: Access = 7896, Miss = 6788, Miss_rate = 0.860, Pending_hits = 46, Reservation_fails = 138075
	L1D_cache_core[46]: Access = 6708, Miss = 5788, Miss_rate = 0.863, Pending_hits = 48, Reservation_fails = 100731
	L1D_cache_core[47]: Access = 11459, Miss = 9726, Miss_rate = 0.849, Pending_hits = 39, Reservation_fails = 192519
	L1D_cache_core[48]: Access = 10371, Miss = 8833, Miss_rate = 0.852, Pending_hits = 36, Reservation_fails = 185943
	L1D_cache_core[49]: Access = 8980, Miss = 7682, Miss_rate = 0.855, Pending_hits = 44, Reservation_fails = 168122
	L1D_cache_core[50]: Access = 11469, Miss = 9762, Miss_rate = 0.851, Pending_hits = 33, Reservation_fails = 191817
	L1D_cache_core[51]: Access = 3792, Miss = 3443, Miss_rate = 0.908, Pending_hits = 42, Reservation_fails = 35337
	L1D_cache_core[52]: Access = 10266, Miss = 8742, Miss_rate = 0.852, Pending_hits = 41, Reservation_fails = 180909
	L1D_cache_core[53]: Access = 11489, Miss = 9718, Miss_rate = 0.846, Pending_hits = 45, Reservation_fails = 195184
	L1D_cache_core[54]: Access = 7863, Miss = 6717, Miss_rate = 0.854, Pending_hits = 51, Reservation_fails = 140334
	L1D_cache_core[55]: Access = 9042, Miss = 7707, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 157843
	L1D_cache_core[56]: Access = 10422, Miss = 8867, Miss_rate = 0.851, Pending_hits = 28, Reservation_fails = 186355
	L1D_cache_core[57]: Access = 9208, Miss = 7844, Miss_rate = 0.852, Pending_hits = 34, Reservation_fails = 159438
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 10356, Miss = 8802, Miss_rate = 0.850, Pending_hits = 38, Reservation_fails = 180684
	L1D_total_cache_accesses = 787205
	L1D_total_cache_misses = 700322
	L1D_total_cache_miss_rate = 0.8896
	L1D_total_cache_pending_hits = 952
	L1D_total_cache_reservation_fails = 9358277
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 928200
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5785169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 926445
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3573108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12604270
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 121146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
19256, 24998, 24998, 24998, 24998, 24637, 24637, 19497, 19160, 24816, 24816, 24816, 24816, 24358, 24358, 19302, 19248, 24904, 24904, 24904, 24904, 24446, 24446, 19390, 
gpgpu_n_tot_thrd_icount = 794621344
gpgpu_n_tot_w_icount = 24831917
gpgpu_n_stall_shd_mem = 13308064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418682
gpgpu_n_mem_write_global = 341652
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 8267228
gpgpu_n_store_insn = 7166091
gpgpu_n_shmem_insn = 54912432
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 24712464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9649023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17835915	W0_Idle:7121430	W0_Scoreboard:19515577	W1:8778	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17250	W10:0	W11:0	W12:0	W13:17766	W14:727320	W15:0	W16:124928	W17:0	W18:66840	W19:0	W20:20412	W21:0	W22:0	W23:0	W24:1920528	W25:0	W26:54132	W27:0	W28:4628458	W29:2280960	W30:177504	W31:0	W32:14749286
Warp Occupancy Distribution:
Stall:8262696	W0_Idle:369901	W0_Scoreboard:3294871	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17250	W10:0	W11:0	W12:0	W13:17766	W14:727320	W15:0	W16:40976	W17:0	W18:52584	W19:0	W20:20412	W21:0	W22:0	W23:0	W24:1920528	W25:0	W26:54132	W27:0	W28:2490058	W29:0	W30:177504	W31:0	W32:5673048
Warp Occupancy Distribution:
Stall:2879625	W0_Idle:3678204	W0_Scoreboard:12226401	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4257792
warp_utilization0: 0.358302
warp_utilization1: 0.484085
warp_utilization2: 0.184784
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3349456 {8:418682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37174048 {40:58452,72:57488,136:225712,}
traffic_breakdown_coretomem[INST_ACC_R] = 152880 {8:19110,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56917768 {136:418513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2730520 {8:341315,}
traffic_breakdown_memtocore[INST_ACC_R] = 2598960 {136:19110,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 477 
averagemflatency_1 = 382 
averagemflatency_2= 455 
averagemflatency_3 = 708 
averagemrqlatency_1 = 72 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 579025 
mrq_lat_table:230017 	11184 	16892 	30617 	73310 	102154 	106248 	69247 	22565 	2675 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	180027 	314169 	216759 	50019 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	222696 	84083 	71843 	100823 	135185 	104813 	57087 	6834 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	153390 	253799 	15302 	81 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	161233 	38391 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	193 	490 	461 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        38        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.216821  2.281833  2.200699  2.218890  2.331227  2.395948  2.429267  2.344504  2.321464  2.339136  2.271226  2.249592  2.366494  2.327310  2.316875  2.360517 
dram[1]:  2.187580  2.290016  2.203135  2.229764  2.372609  2.426681  2.379181  2.376703  2.258453  2.360122  2.225848  2.255699  2.328683  2.330034  2.331063  2.326524 
dram[2]:  2.253070  2.263467  2.243156  2.261943  2.349933  2.384090  2.388126  2.402664  2.320320  2.350824  2.248449  2.251810  2.345373  2.365205  2.358887  2.343441 
dram[3]:  2.218060  2.230918  2.231363  2.193293  2.321655  2.332663  2.386271  2.401515  2.308201  2.297109  2.281933  2.211638  2.372999  2.380903  2.323609  2.316554 
dram[4]:  2.256678  2.205193  2.233666  2.266861  2.415975  2.349398  2.378710  2.323832  2.290897  2.296102  2.250654  2.290644  2.394829  2.319265  2.326517  2.336821 
dram[5]:  2.218760  2.276963  2.180271  2.232194  2.338818  2.386964  2.390177  2.309808  2.263124  2.305684  2.231846  2.266076  2.329123  2.332992  2.350480  2.312732 
average row locality = 664923/288441 = 2.305231
average row locality_1 = 296927/136623 = 2.173331
average row locality_2 = 181427/67833 = 2.674613
average row locality_3 = 186569/83985 = 2.221456
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3636      3646      3615      3638      3626      3594      3590      3592      3616      3621      3594      3613      3586      3576      3557      3584 
dram[1]:      3589      3665      3603      3651      3576      3592      3553      3580      3602      3590      3605      3564      3554      3576      3562      3551 
dram[2]:      3647      3632      3636      3656      3603      3606      3575      3620      3587      3625      3591      3581      3570      3584      3591      3576 
dram[3]:      3617      3632      3612      3638      3585      3587      3581      3553      3595      3594      3608      3549      3578      3582      3554      3569 
dram[4]:      3633      3628      3632      3662      3610      3622      3571      3609      3592      3638      3606      3628      3589      3562      3623      3576 
dram[5]:      3620      3666      3624      3655      3588      3585      3590      3575      3603      3599      3580      3622      3560      3590      3550      3547 
total reads: 345546
bank skew: 3666/3547 = 1.03
chip skew: 57781/57413 = 1.01
number of total write accesses:
dram[0]:      3296      3326      3315      3316      3384      3387      3402      3409      3360      3366      3281      3282      3265      3250      3294      3366 
dram[1]:      3280      3331      3284      3346      3371      3375      3418      3399      3345      3380      3284      3264      3291      3251      3282      3286 
dram[2]:      3325      3303      3329      3304      3381      3378      3385      3415      3367      3364      3296      3260      3248      3269      3363      3303 
dram[3]:      3310      3295      3332      3295      3373      3370      3407      3422      3390      3318      3288      3254      3245      3279      3297      3288 
dram[4]:      3295      3336      3308      3330      3377      3398      3402      3404      3355      3372      3272      3277      3268      3252      3317      3351 
dram[5]:      3287      3322      3294      3334      3378      3373      3418      3396      3338      3390      3274      3285      3262      3249      3304      3301 
total reads: 319458
bank skew: 3422/3245 = 1.05
chip skew: 53314/53163 = 1.00
average mf latency per bank:
dram[0]:        548       557       542       579       545       582       536       564       536       570       555       572       544       569       556       582
dram[1]:        535       530       538       535       546       551       538       531       525       523       543       537       537       541       547       547
dram[2]:        533       537       552       542       559       548       551       536       537       531       535       545       541       534       558       552
dram[3]:        534       539       541       547       549       556       539       541       522       536       538       542       550       551       552       562
dram[4]:        548       560       547       577       550       577       543       569       538       563       552       564       546       570       566       578
dram[5]:        536       535       559       542       554       552       550       537       541       537       549       538       549       546       566       559
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2212      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2288
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2222      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2353      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457195 n_act=48055 n_pre=48040 n_req=81017 n_req_1=19137 n_req_2=30426 n_req_3=31454 n_rd=115346 n_write=95677 bw_util=0.3954 bw_util_1=0.08735 bw_util_2=0.1592 bw_util_3=0.1488 blp=6.862181 blp_1= 1.519801 blp_2= 2.790156 blp_3= 3.356880
 n_activity=713839 dram_eff=0.4234 dram_eff_1=0.09352 dram_eff_2=0.1705 dram_eff_3=0.1593
bk0: 7272a 487717i bk1: 7290a 480407i bk2: 7230a 471423i bk3: 7274a 463935i bk4: 7252a 461148i bk5: 7182a 460366i bk6: 7176a 452893i bk7: 7180a 449835i bk8: 7232a 483114i bk9: 7242a 474856i bk10: 7188a 478306i bk11: 7226a 467277i bk12: 7172a 471216i bk13: 7152a 465936i bk14: 7112a 455986i bk15: 7166a 451140i 
bw_dist = 0.087	0.159	0.149	0.539	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9363
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457713 n_act=48010 n_pre=47995 n_req=80339 n_req_1=18961 n_req_2=29969 n_req_3=31409 n_rd=114806 n_write=95789 bw_util=0.3927 bw_util_1=0.08723 bw_util_2=0.1568 bw_util_3=0.1487 blp=6.795674 blp_1= 1.511604 blp_2= 2.730838 blp_3= 3.330396
 n_activity=713797 dram_eff=0.4205 dram_eff_1=0.0934 dram_eff_2=0.1679 dram_eff_3=0.1592
bk0: 7176a 492486i bk1: 7330a 484569i bk2: 7206a 472889i bk3: 7302a 468002i bk4: 7152a 467425i bk5: 7184a 460569i bk6: 7104a 456367i bk7: 7158a 450917i bk8: 7204a 483904i bk9: 7172a 480056i bk10: 7210a 475837i bk11: 7128a 472764i bk12: 7106a 469844i bk13: 7152a 464935i bk14: 7124a 458685i bk15: 7098a 456490i 
bw_dist = 0.087	0.157	0.149	0.541	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7675
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457633 n_act=47838 n_pre=47824 n_req=81025 n_req_1=19110 n_req_2=30470 n_req_3=31445 n_rd=115338 n_write=95680 bw_util=0.3955 bw_util_1=0.08726 bw_util_2=0.1595 bw_util_3=0.1488 blp=6.824172 blp_1= 1.511607 blp_2= 2.761144 blp_3= 3.321486
 n_activity=713946 dram_eff=0.4234 dram_eff_1=0.09341 dram_eff_2=0.1707 dram_eff_3=0.1592
bk0: 7290a 488848i bk1: 7258a 484433i bk2: 7272a 471400i bk3: 7312a 466859i bk4: 7204a 465471i bk5: 7210a 457688i bk6: 7148a 453349i bk7: 7238a 443222i bk8: 7174a 487166i bk9: 7250a 475062i bk10: 7182a 477119i bk11: 7162a 472931i bk12: 7140a 473834i bk13: 7166a 469695i bk14: 7182a 459567i bk15: 7150a 454359i 
bw_dist = 0.087	0.159	0.149	0.539	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8537
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457513 n_act=48104 n_pre=48088 n_req=80341 n_req_1=18945 n_req_2=30026 n_req_3=31370 n_rd=114846 n_write=95762 bw_util=0.3928 bw_util_1=0.08725 bw_util_2=0.1571 bw_util_3=0.1484 blp=6.835523 blp_1= 1.526757 blp_2= 2.745994 blp_3= 3.334032
 n_activity=713830 dram_eff=0.4206 dram_eff_1=0.09342 dram_eff_2=0.1682 dram_eff_3=0.1589
bk0: 7234a 488219i bk1: 7264a 482739i bk2: 7222a 475803i bk3: 7276a 468558i bk4: 7170a 465841i bk5: 7172a 454803i bk6: 7158a 454429i bk7: 7104a 452496i bk8: 7186a 480487i bk9: 7188a 476157i bk10: 7216a 472502i bk11: 7096a 472920i bk12: 7154a 470870i bk13: 7160a 465531i bk14: 7108a 456809i bk15: 7138a 451359i 
bw_dist = 0.087	0.157	0.148	0.541	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7163
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=456813 n_act=48145 n_pre=48132 n_req=81233 n_req_1=19164 n_req_2=30564 n_req_3=31505 n_rd=115546 n_write=95677 bw_util=0.3965 bw_util_1=0.08743 bw_util_2=0.16 bw_util_3=0.1491 blp=6.845382 blp_1= 1.513421 blp_2= 2.776806 blp_3= 3.326601
 n_activity=714453 dram_eff=0.4241 dram_eff_1=0.09353 dram_eff_2=0.1711 dram_eff_3=0.1595
bk0: 7266a 488509i bk1: 7256a 482887i bk2: 7264a 472786i bk3: 7322a 462302i bk4: 7220a 464711i bk5: 7244a 453828i bk6: 7140a 457580i bk7: 7216a 446163i bk8: 7184a 485377i bk9: 7276a 471025i bk10: 7212a 474602i bk11: 7254a 473249i bk12: 7174a 472990i bk13: 7124a 466593i bk14: 7246a 454243i bk15: 7148a 452317i 
bw_dist = 0.087	0.160	0.149	0.538	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9644
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=456883 n_act=48277 n_pre=48261 n_req=80521 n_req_1=18967 n_req_2=30096 n_req_3=31458 n_rd=115092 n_write=95800 bw_util=0.3936 bw_util_1=0.08726 bw_util_2=0.1575 bw_util_3=0.1488 blp=6.870676 blp_1= 1.504395 blp_2= 2.755086 blp_3= 3.336229
 n_activity=713395 dram_eff=0.4217 dram_eff_1=0.09349 dram_eff_2=0.1687 dram_eff_3=0.1595
bk0: 7238a 490760i bk1: 7332a 479625i bk2: 7248a 464725i bk3: 7310a 465764i bk4: 7175a 466987i bk5: 7170a 456185i bk6: 7180a 453124i bk7: 7150a 449868i bk8: 7206a 483984i bk9: 7189a 474313i bk10: 7160a 471316i bk11: 7244a 466113i bk12: 7118a 472723i bk13: 7178a 464858i bk14: 7100a 459757i bk15: 7094a 451300i 
bw_dist = 0.087	0.158	0.149	0.540	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63260, Miss = 28823, Miss_rate = 0.456, Pending_hits = 5545, Reservation_fails = 4602
L2_cache_bank[1]: Access = 65224, Miss = 28877, Miss_rate = 0.443, Pending_hits = 6079, Reservation_fails = 11121
L2_cache_bank[2]: Access = 65403, Miss = 28649, Miss_rate = 0.438, Pending_hits = 5621, Reservation_fails = 4451
L2_cache_bank[3]: Access = 64755, Miss = 28773, Miss_rate = 0.444, Pending_hits = 6064, Reservation_fails = 9287
L2_cache_bank[4]: Access = 65927, Miss = 28806, Miss_rate = 0.437, Pending_hits = 5830, Reservation_fails = 4010
L2_cache_bank[5]: Access = 63352, Miss = 28890, Miss_rate = 0.456, Pending_hits = 5662, Reservation_fails = 9322
L2_cache_bank[6]: Access = 65586, Miss = 28738, Miss_rate = 0.438, Pending_hits = 5884, Reservation_fails = 6531
L2_cache_bank[7]: Access = 65403, Miss = 28706, Miss_rate = 0.439, Pending_hits = 5816, Reservation_fails = 8733
L2_cache_bank[8]: Access = 64600, Miss = 28857, Miss_rate = 0.447, Pending_hits = 5604, Reservation_fails = 8888
L2_cache_bank[9]: Access = 66320, Miss = 28930, Miss_rate = 0.436, Pending_hits = 6066, Reservation_fails = 9463
L2_cache_bank[10]: Access = 66950, Miss = 28720, Miss_rate = 0.429, Pending_hits = 5758, Reservation_fails = 12412
L2_cache_bank[11]: Access = 66376, Miss = 28846, Miss_rate = 0.435, Pending_hits = 5991, Reservation_fails = 8780
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63260, Miss = 28823 (0.456), PendingHit = 5545 (0.0877)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65224, Miss = 28877 (0.443), PendingHit = 6079 (0.0932)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65403, Miss = 28649 (0.438), PendingHit = 5621 (0.0859)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64755, Miss = 28773 (0.444), PendingHit = 6064 (0.0936)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65927, Miss = 28806 (0.437), PendingHit = 5830 (0.0884)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63352, Miss = 28890 (0.456), PendingHit = 5662 (0.0894)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65586, Miss = 28738 (0.438), PendingHit = 5884 (0.0897)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65403, Miss = 28706 (0.439), PendingHit = 5816 (0.0889)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64600, Miss = 28857 (0.447), PendingHit = 5604 (0.0867)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66320, Miss = 28930 (0.436), PendingHit = 6066 (0.0915)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66950, Miss = 28720 (0.429), PendingHit = 5758 (0.086)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66376, Miss = 28846 (0.435), PendingHit = 5991 (0.0903)
L2 Cache Total Miss Rate = 0.441
Stream 1: L2 Cache Miss Rate = 0.237
Stream 2: L2 Cache Miss Rate = 0.548
Stream 3: L2 Cache Miss Rate = 0.375
Stream 1: Accesses  = 312857
Stream 1: Misses  = 74239
Stream 2: Accesses  = 300352
Stream 2: Misses  = 164639
Stream 3: Accesses  = 482804
Stream 3: Misses  = 180976
Stream 1+2: Accesses  = 613209
Stream 1+2: Misses  = 238878
Stream 1+2+3: Accesses  = 1096013
Stream 1+2+3: Misses  = 419854
Total Accesses  = 783156
MPKI-CORES
CORE_L2MPKI_0	0.238
CORE_L2MPKI_1	0.264
CORE_L2MPKI_2	0.256
CORE_L2MPKI_3	0.251
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.243
CORE_L2MPKI_6	0.262
CORE_L2MPKI_7	0.239
CORE_L2MPKI_8	0.268
CORE_L2MPKI_9	0.268
CORE_L2MPKI_10	0.254
CORE_L2MPKI_11	0.258
CORE_L2MPKI_12	0.257
CORE_L2MPKI_13	0.265
CORE_L2MPKI_14	0.231
CORE_L2MPKI_15	0.258
CORE_L2MPKI_16	0.243
CORE_L2MPKI_17	0.245
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.248
CORE_L2MPKI_20	1.219
CORE_L2MPKI_21	1.217
CORE_L2MPKI_22	1.212
CORE_L2MPKI_23	1.216
CORE_L2MPKI_24	1.215
CORE_L2MPKI_25	1.214
CORE_L2MPKI_26	1.212
CORE_L2MPKI_27	1.204
CORE_L2MPKI_28	1.206
CORE_L2MPKI_29	1.202
CORE_L2MPKI_30	1.205
CORE_L2MPKI_31	1.203
CORE_L2MPKI_32	1.196
CORE_L2MPKI_33	1.216
CORE_L2MPKI_34	1.208
CORE_L2MPKI_35	1.198
CORE_L2MPKI_36	1.209
CORE_L2MPKI_37	1.206
CORE_L2MPKI_38	1.203
CORE_L2MPKI_39	1.206
CORE_L2MPKI_40	0.226
CORE_L2MPKI_41	0.483
CORE_L2MPKI_42	0.390
CORE_L2MPKI_43	0.440
CORE_L2MPKI_44	0.491
CORE_L2MPKI_45	0.335
CORE_L2MPKI_46	0.284
CORE_L2MPKI_47	0.485
CORE_L2MPKI_48	0.439
CORE_L2MPKI_49	0.389
CORE_L2MPKI_50	0.476
CORE_L2MPKI_51	0.159
CORE_L2MPKI_52	0.435
CORE_L2MPKI_53	0.488
CORE_L2MPKI_54	0.333
CORE_L2MPKI_55	0.377
CORE_L2MPKI_56	0.441
CORE_L2MPKI_57	0.383
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.438
Avg_MPKI_Stream1= 0.253
Avg_MPKI_Stream2= 1.208
Avg_MPKI_Stream3= 0.380
MISSES-CORES
CORE_MISSES_0	3505
CORE_MISSES_1	3898
CORE_MISSES_2	3719
CORE_MISSES_3	3606
CORE_MISSES_4	3678
CORE_MISSES_5	3552
CORE_MISSES_6	3837
CORE_MISSES_7	3531
CORE_MISSES_8	3949
CORE_MISSES_9	3928
CORE_MISSES_10	3792
CORE_MISSES_11	3799
CORE_MISSES_12	3786
CORE_MISSES_13	3881
CORE_MISSES_14	3416
CORE_MISSES_15	3774
CORE_MISSES_16	3565
CORE_MISSES_17	3612
CORE_MISSES_18	3780
CORE_MISSES_19	3631
CORE_MISSES_20	8415
CORE_MISSES_21	8225
CORE_MISSES_22	8385
CORE_MISSES_23	8412
CORE_MISSES_24	8243
CORE_MISSES_25	8273
CORE_MISSES_26	8240
CORE_MISSES_27	8155
CORE_MISSES_28	8274
CORE_MISSES_29	8264
CORE_MISSES_30	8389
CORE_MISSES_31	8166
CORE_MISSES_32	8310
CORE_MISSES_33	8087
CORE_MISSES_34	8235
CORE_MISSES_35	8255
CORE_MISSES_36	8081
CORE_MISSES_37	8076
CORE_MISSES_38	8095
CORE_MISSES_39	8059
CORE_MISSES_40	3121
CORE_MISSES_41	6902
CORE_MISSES_42	5460
CORE_MISSES_43	6104
CORE_MISSES_44	6930
CORE_MISSES_45	4719
CORE_MISSES_46	3983
CORE_MISSES_47	6852
CORE_MISSES_48	6172
CORE_MISSES_49	5372
CORE_MISSES_50	6804
CORE_MISSES_51	2214
CORE_MISSES_52	6112
CORE_MISSES_53	6810
CORE_MISSES_54	4638
CORE_MISSES_55	5343
CORE_MISSES_56	6204
CORE_MISSES_57	5435
CORE_MISSES_58	1396
CORE_MISSES_59	6166
L2_MISSES = 345615
L2_total_cache_accesses = 783156
L2_total_cache_misses = 345615
L2_total_cache_miss_rate = 0.4413
L2_total_cache_pending_hits = 69920
L2_total_cache_reservation_fails = 97600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 231570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30487
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 202441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14279
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17488
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1147
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 50764
L2_cache_data_port_util = 0.265
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2549565
icnt_total_pkts_simt_to_mem=1859779
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     507.2484
gpu_ipc_2 =     235.3224
gpu_ipc_3 =     484.4613
gpu_tot_sim_cycle_stream_1 = 579021
gpu_tot_sim_cycle_stream_2 = 578990
gpu_tot_sim_cycle_stream_3 = 579021
gpu_sim_insn_1 = 293707448
gpu_sim_insn_2 = 136249344
gpu_sim_insn_3 = 280513274
gpu_sim_cycle = 579026
gpu_sim_insn = 710470066
gpu_ipc =    1227.0089
gpu_tot_sim_cycle = 579026
gpu_tot_sim_insn = 710470066
gpu_tot_ipc =    1227.0089
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1327785
gpu_stall_icnt2sh    = 838706
gpu_total_sim_rate=349640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12725416
	L1I_total_cache_misses = 121146
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 68580
L1D_cache:
	L1D_cache_core[0]: Access = 15778, Miss = 15740, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 222994
	L1D_cache_core[1]: Access = 15597, Miss = 15567, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 218693
	L1D_cache_core[2]: Access = 16265, Miss = 16223, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 227452
	L1D_cache_core[3]: Access = 15954, Miss = 15930, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 231997
	L1D_cache_core[4]: Access = 15956, Miss = 15871, Miss_rate = 0.995, Pending_hits = 43, Reservation_fails = 224161
	L1D_cache_core[5]: Access = 15709, Miss = 15655, Miss_rate = 0.997, Pending_hits = 12, Reservation_fails = 226000
	L1D_cache_core[6]: Access = 15807, Miss = 15767, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 222050
	L1D_cache_core[7]: Access = 15391, Miss = 15367, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 224801
	L1D_cache_core[8]: Access = 15763, Miss = 15730, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 226083
	L1D_cache_core[9]: Access = 15743, Miss = 15723, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 224590
	L1D_cache_core[10]: Access = 15655, Miss = 15626, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 217587
	L1D_cache_core[11]: Access = 15531, Miss = 15504, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 222067
	L1D_cache_core[12]: Access = 15320, Miss = 15276, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 217402
	L1D_cache_core[13]: Access = 15418, Miss = 15380, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 224827
	L1D_cache_core[14]: Access = 15846, Miss = 15820, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 218618
	L1D_cache_core[15]: Access = 15039, Miss = 15021, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 225002
	L1D_cache_core[16]: Access = 15846, Miss = 15778, Miss_rate = 0.996, Pending_hits = 37, Reservation_fails = 223149
	L1D_cache_core[17]: Access = 15248, Miss = 15207, Miss_rate = 0.997, Pending_hits = 7, Reservation_fails = 222587
	L1D_cache_core[18]: Access = 15215, Miss = 15193, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 223617
	L1D_cache_core[19]: Access = 15903, Miss = 15868, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 222971
	L1D_cache_core[20]: Access = 14944, Miss = 11856, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 89640
	L1D_cache_core[21]: Access = 14624, Miss = 11760, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 101040
	L1D_cache_core[22]: Access = 14976, Miss = 11957, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94241
	L1D_cache_core[23]: Access = 14976, Miss = 12053, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 103367
	L1D_cache_core[24]: Access = 14688, Miss = 11685, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 95372
	L1D_cache_core[25]: Access = 14752, Miss = 11683, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 97178
	L1D_cache_core[26]: Access = 14720, Miss = 11745, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 92955
	L1D_cache_core[27]: Access = 14656, Miss = 11787, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88716
	L1D_cache_core[28]: Access = 14848, Miss = 11814, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 88660
	L1D_cache_core[29]: Access = 14880, Miss = 11833, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 95704
	L1D_cache_core[30]: Access = 15072, Miss = 11900, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89334
	L1D_cache_core[31]: Access = 14688, Miss = 11690, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 88174
	L1D_cache_core[32]: Access = 15040, Miss = 12147, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 94751
	L1D_cache_core[33]: Access = 14400, Miss = 11385, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 95300
	L1D_cache_core[34]: Access = 14752, Miss = 11742, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 95077
	L1D_cache_core[35]: Access = 14912, Miss = 11810, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 90980
	L1D_cache_core[36]: Access = 14464, Miss = 11448, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 90173
	L1D_cache_core[37]: Access = 14496, Miss = 11456, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 91021
	L1D_cache_core[38]: Access = 14560, Miss = 11567, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 94379
	L1D_cache_core[39]: Access = 14464, Miss = 11492, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 98514
	L1D_cache_core[40]: Access = 5231, Miss = 4542, Miss_rate = 0.868, Pending_hits = 49, Reservation_fails = 63667
	L1D_cache_core[41]: Access = 11533, Miss = 9795, Miss_rate = 0.849, Pending_hits = 43, Reservation_fails = 191310
	L1D_cache_core[42]: Access = 9186, Miss = 7802, Miss_rate = 0.849, Pending_hits = 65, Reservation_fails = 166647
	L1D_cache_core[43]: Access = 10132, Miss = 8612, Miss_rate = 0.850, Pending_hits = 31, Reservation_fails = 177031
	L1D_cache_core[44]: Access = 11592, Miss = 9833, Miss_rate = 0.848, Pending_hits = 32, Reservation_fails = 196823
	L1D_cache_core[45]: Access = 7896, Miss = 6788, Miss_rate = 0.860, Pending_hits = 46, Reservation_fails = 138075
	L1D_cache_core[46]: Access = 6708, Miss = 5788, Miss_rate = 0.863, Pending_hits = 48, Reservation_fails = 100731
	L1D_cache_core[47]: Access = 11459, Miss = 9726, Miss_rate = 0.849, Pending_hits = 39, Reservation_fails = 192519
	L1D_cache_core[48]: Access = 10371, Miss = 8833, Miss_rate = 0.852, Pending_hits = 36, Reservation_fails = 185943
	L1D_cache_core[49]: Access = 8980, Miss = 7682, Miss_rate = 0.855, Pending_hits = 44, Reservation_fails = 168122
	L1D_cache_core[50]: Access = 11469, Miss = 9762, Miss_rate = 0.851, Pending_hits = 33, Reservation_fails = 191817
	L1D_cache_core[51]: Access = 3792, Miss = 3443, Miss_rate = 0.908, Pending_hits = 42, Reservation_fails = 35337
	L1D_cache_core[52]: Access = 10266, Miss = 8742, Miss_rate = 0.852, Pending_hits = 41, Reservation_fails = 180909
	L1D_cache_core[53]: Access = 11489, Miss = 9718, Miss_rate = 0.846, Pending_hits = 45, Reservation_fails = 195184
	L1D_cache_core[54]: Access = 7863, Miss = 6717, Miss_rate = 0.854, Pending_hits = 51, Reservation_fails = 140334
	L1D_cache_core[55]: Access = 9042, Miss = 7707, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 157843
	L1D_cache_core[56]: Access = 10422, Miss = 8867, Miss_rate = 0.851, Pending_hits = 28, Reservation_fails = 186355
	L1D_cache_core[57]: Access = 9208, Miss = 7844, Miss_rate = 0.852, Pending_hits = 34, Reservation_fails = 159438
	L1D_cache_core[58]: Access = 2314, Miss = 2263, Miss_rate = 0.978, Pending_hits = 24, Reservation_fails = 8284
	L1D_cache_core[59]: Access = 10356, Miss = 8802, Miss_rate = 0.850, Pending_hits = 38, Reservation_fails = 180684
	L1D_total_cache_accesses = 787205
	L1D_total_cache_misses = 700322
	L1D_total_cache_miss_rate = 0.8896
	L1D_total_cache_pending_hits = 952
	L1D_total_cache_reservation_fails = 9358277
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 928200
	L1C_total_cache_misses = 1755
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3979
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071378
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5785169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 926445
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071378
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3573108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12604270
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 121146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 68580
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
19256, 24998, 24998, 24998, 24998, 24637, 24637, 19497, 19160, 24816, 24816, 24816, 24816, 24358, 24358, 19302, 19248, 24904, 24904, 24904, 24904, 24446, 24446, 19390, 
gpgpu_n_tot_thrd_icount = 794621344
gpgpu_n_tot_w_icount = 24831917
gpgpu_n_stall_shd_mem = 13308064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418682
gpgpu_n_mem_write_global = 341652
gpgpu_n_mem_texture = 3979
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 8267228
gpgpu_n_store_insn = 7166091
gpgpu_n_shmem_insn = 54912432
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 24712464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9649023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17835915	W0_Idle:7121430	W0_Scoreboard:19515577	W1:8778	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17250	W10:0	W11:0	W12:0	W13:17766	W14:727320	W15:0	W16:124928	W17:0	W18:66840	W19:0	W20:20412	W21:0	W22:0	W23:0	W24:1920528	W25:0	W26:54132	W27:0	W28:4628458	W29:2280960	W30:177504	W31:0	W32:14749286
Warp Occupancy Distribution:
Stall:8262696	W0_Idle:369901	W0_Scoreboard:3294871	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17250	W10:0	W11:0	W12:0	W13:17766	W14:727320	W15:0	W16:40976	W17:0	W18:52584	W19:0	W20:20412	W21:0	W22:0	W23:0	W24:1920528	W25:0	W26:54132	W27:0	W28:2490058	W29:0	W30:177504	W31:0	W32:5673048
Warp Occupancy Distribution:
Stall:2879625	W0_Idle:3678204	W0_Scoreboard:12226401	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4257792
warp_utilization0: 0.358302
warp_utilization1: 0.484085
warp_utilization2: 0.184784
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3349456 {8:418682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37174048 {40:58452,72:57488,136:225712,}
traffic_breakdown_coretomem[INST_ACC_R] = 152880 {8:19110,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31832 {8:3979,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5760 {72:80,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56917768 {136:418513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2730520 {8:341315,}
traffic_breakdown_memtocore[INST_ACC_R] = 2598960 {136:19110,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541144 {136:3979,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 2900 
averagemflatency = 477 
averagemflatency_1 = 382 
averagemflatency_2= 455 
averagemflatency_3 = 708 
averagemrqlatency_1 = 72 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 2326 
max_icnt2sh_latency = 579025 
mrq_lat_table:230017 	11184 	16892 	30617 	73310 	102154 	106248 	69247 	22565 	2675 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	912 	1015 	525 	180027 	314169 	216759 	50019 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	222696 	84083 	71843 	100823 	135185 	104813 	57087 	6834 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	153390 	253799 	15302 	81 	0 	0 	0 	0 	0 	0 	5266 	6991 	19578 	36599 	73255 	161233 	38391 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	193 	490 	461 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120       119        32        37        58        52        32        32        33        50        47        65        38        46        35        33 
dram[1]:       113        83        40        34        45        46        64        32        32        34        58        55        42        34        35        41 
dram[2]:       119       118        34        32        49        38        31        30        54        32        63        44        38        56        34        50 
dram[3]:        96       112        35        42        46        47        35        72        36        32        42        41        38        43        39        36 
dram[4]:       119       102        31        35        60        47        32        32        33        44        46        38        30        41        56        32 
dram[5]:       113        91        45        35        50        43        35        28        32        34        63        37        47        41        46        44 
maximum service time to same row:
dram[0]:      7149      6781      6169      6107      9481      9741      7324      7113      9308      9432      6515      8015      6490      6372     10925     11100 
dram[1]:      6883      6424      6177      5640      9094      8353      7084      6861      9321      9519      6884      6638      6588      6553     10971     11152 
dram[2]:      7100      6803      5857      5866      9166      8918      7104      6887      9310      9434      7068      6528      6690      6447     11030     11067 
dram[3]:      7054      6998      5489      4569      9011      8709      6825      6963      9428      9463      7504      6460      6875      6989     11102     11184 
dram[4]:      6938      7409      4991      4246      8529      9728      6856      7153      9303      9305      8040      6560      6426      6748     11044     11150 
dram[5]:      6992      6975      5300      4741      7943      9150      6828      6799      9322      9401      7743      6688      6977      6897     11191     11120 
average row accesses per activate:
dram[0]:  2.216821  2.281833  2.200699  2.218890  2.331227  2.395948  2.429267  2.344504  2.321464  2.339136  2.271226  2.249592  2.366494  2.327310  2.316875  2.360517 
dram[1]:  2.187580  2.290016  2.203135  2.229764  2.372609  2.426681  2.379181  2.376703  2.258453  2.360122  2.225848  2.255699  2.328683  2.330034  2.331063  2.326524 
dram[2]:  2.253070  2.263467  2.243156  2.261943  2.349933  2.384090  2.388126  2.402664  2.320320  2.350824  2.248449  2.251810  2.345373  2.365205  2.358887  2.343441 
dram[3]:  2.218060  2.230918  2.231363  2.193293  2.321655  2.332663  2.386271  2.401515  2.308201  2.297109  2.281933  2.211638  2.372999  2.380903  2.323609  2.316554 
dram[4]:  2.256678  2.205193  2.233666  2.266861  2.415975  2.349398  2.378710  2.323832  2.290897  2.296102  2.250654  2.290644  2.394829  2.319265  2.326517  2.336821 
dram[5]:  2.218760  2.276963  2.180271  2.232194  2.338818  2.386964  2.390177  2.309808  2.263124  2.305684  2.231846  2.266076  2.329123  2.332992  2.350480  2.312732 
average row locality = 664923/288441 = 2.305231
average row locality_1 = 296927/136623 = 2.173331
average row locality_2 = 181427/67833 = 2.674613
average row locality_3 = 186569/83985 = 2.221456
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3636      3646      3615      3638      3626      3594      3590      3592      3616      3621      3594      3613      3586      3576      3557      3584 
dram[1]:      3589      3665      3603      3651      3576      3592      3553      3580      3602      3590      3605      3564      3554      3576      3562      3551 
dram[2]:      3647      3632      3636      3656      3603      3606      3575      3620      3587      3625      3591      3581      3570      3584      3591      3576 
dram[3]:      3617      3632      3612      3638      3585      3587      3581      3553      3595      3594      3608      3549      3578      3582      3554      3569 
dram[4]:      3633      3628      3632      3662      3610      3622      3571      3609      3592      3638      3606      3628      3589      3562      3623      3576 
dram[5]:      3620      3666      3624      3655      3588      3585      3590      3575      3603      3599      3580      3622      3560      3590      3550      3547 
total reads: 345546
bank skew: 3666/3547 = 1.03
chip skew: 57781/57413 = 1.01
number of total write accesses:
dram[0]:      3296      3326      3315      3316      3384      3387      3402      3409      3360      3366      3281      3282      3265      3250      3294      3366 
dram[1]:      3280      3331      3284      3346      3371      3375      3418      3399      3345      3380      3284      3264      3291      3251      3282      3286 
dram[2]:      3325      3303      3329      3304      3381      3378      3385      3415      3367      3364      3296      3260      3248      3269      3363      3303 
dram[3]:      3310      3295      3332      3295      3373      3370      3407      3422      3390      3318      3288      3254      3245      3279      3297      3288 
dram[4]:      3295      3336      3308      3330      3377      3398      3402      3404      3355      3372      3272      3277      3268      3252      3317      3351 
dram[5]:      3287      3322      3294      3334      3378      3373      3418      3396      3338      3390      3274      3285      3262      3249      3304      3301 
total reads: 319458
bank skew: 3422/3245 = 1.05
chip skew: 53314/53163 = 1.00
average mf latency per bank:
dram[0]:        548       557       542       579       545       582       536       564       536       570       555       572       544       569       556       582
dram[1]:        535       530       538       535       546       551       538       531       525       523       543       537       537       541       547       547
dram[2]:        533       537       552       542       559       548       551       536       537       531       535       545       541       534       558       552
dram[3]:        534       539       541       547       549       556       539       541       522       536       538       542       550       551       552       562
dram[4]:        548       560       547       577       550       577       543       569       538       563       552       564       546       570       566       578
dram[5]:        536       535       559       542       554       552       550       537       541       537       549       538       549       546       566       559
maximum mf latency per bank:
dram[0]:       2470      2383      2366      2283      2212      2538      2426      2900      2264      2472      2638      2337      2172      2551      2512      2189
dram[1]:       2463      2605      2248      2272      2213      2289      2196      2236      2244      2176      2021      2268      2070      2067      2334      2288
dram[2]:       2119      2540      2132      2619      2425      2457      2601      2408      2288      2378      2393      2222      2489      2347      2285      2390
dram[3]:       2207      2317      2043      2432      2623      2308      2585      2369      2876      2394      2540      2271      2353      2545      2216      2724
dram[4]:       2303      2711      2114      2279      2258      2353      2469      2413      2435      2394      2268      2366      2803      2433      2305      2706
dram[5]:       2114      2513      2370      2315      2276      2314      2185      2168      2038      2301      2075      2361      2138      2266      2103      2300
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457195 n_act=48055 n_pre=48040 n_req=81017 n_req_1=19137 n_req_2=30426 n_req_3=31454 n_rd=115346 n_write=95677 bw_util=0.3954 bw_util_1=0.08735 bw_util_2=0.1592 bw_util_3=0.1488 blp=6.862181 blp_1= 1.519801 blp_2= 2.790156 blp_3= 3.356880
 n_activity=713839 dram_eff=0.4234 dram_eff_1=0.09352 dram_eff_2=0.1705 dram_eff_3=0.1593
bk0: 7272a 487717i bk1: 7290a 480407i bk2: 7230a 471423i bk3: 7274a 463935i bk4: 7252a 461148i bk5: 7182a 460366i bk6: 7176a 452893i bk7: 7180a 449835i bk8: 7232a 483114i bk9: 7242a 474856i bk10: 7188a 478306i bk11: 7226a 467277i bk12: 7172a 471216i bk13: 7152a 465936i bk14: 7112a 455986i bk15: 7166a 451140i 
bw_dist = 0.087	0.159	0.149	0.539	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9363
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457713 n_act=48010 n_pre=47995 n_req=80339 n_req_1=18961 n_req_2=29969 n_req_3=31409 n_rd=114806 n_write=95789 bw_util=0.3927 bw_util_1=0.08723 bw_util_2=0.1568 bw_util_3=0.1487 blp=6.795674 blp_1= 1.511604 blp_2= 2.730838 blp_3= 3.330396
 n_activity=713797 dram_eff=0.4205 dram_eff_1=0.0934 dram_eff_2=0.1679 dram_eff_3=0.1592
bk0: 7176a 492486i bk1: 7330a 484569i bk2: 7206a 472889i bk3: 7302a 468002i bk4: 7152a 467425i bk5: 7184a 460569i bk6: 7104a 456367i bk7: 7158a 450917i bk8: 7204a 483904i bk9: 7172a 480056i bk10: 7210a 475837i bk11: 7128a 472764i bk12: 7106a 469844i bk13: 7152a 464935i bk14: 7124a 458685i bk15: 7098a 456490i 
bw_dist = 0.087	0.157	0.149	0.541	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7675
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457633 n_act=47838 n_pre=47824 n_req=81025 n_req_1=19110 n_req_2=30470 n_req_3=31445 n_rd=115338 n_write=95680 bw_util=0.3955 bw_util_1=0.08726 bw_util_2=0.1595 bw_util_3=0.1488 blp=6.824172 blp_1= 1.511607 blp_2= 2.761144 blp_3= 3.321486
 n_activity=713946 dram_eff=0.4234 dram_eff_1=0.09341 dram_eff_2=0.1707 dram_eff_3=0.1592
bk0: 7290a 488848i bk1: 7258a 484433i bk2: 7272a 471400i bk3: 7312a 466859i bk4: 7204a 465471i bk5: 7210a 457688i bk6: 7148a 453349i bk7: 7238a 443222i bk8: 7174a 487166i bk9: 7250a 475062i bk10: 7182a 477119i bk11: 7162a 472931i bk12: 7140a 473834i bk13: 7166a 469695i bk14: 7182a 459567i bk15: 7150a 454359i 
bw_dist = 0.087	0.159	0.149	0.539	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8537
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=457513 n_act=48104 n_pre=48088 n_req=80341 n_req_1=18945 n_req_2=30026 n_req_3=31370 n_rd=114846 n_write=95762 bw_util=0.3928 bw_util_1=0.08725 bw_util_2=0.1571 bw_util_3=0.1484 blp=6.835523 blp_1= 1.526757 blp_2= 2.745994 blp_3= 3.334032
 n_activity=713830 dram_eff=0.4206 dram_eff_1=0.09342 dram_eff_2=0.1682 dram_eff_3=0.1589
bk0: 7234a 488219i bk1: 7264a 482739i bk2: 7222a 475803i bk3: 7276a 468558i bk4: 7170a 465841i bk5: 7172a 454803i bk6: 7158a 454429i bk7: 7104a 452496i bk8: 7186a 480487i bk9: 7188a 476157i bk10: 7216a 472502i bk11: 7096a 472920i bk12: 7154a 470870i bk13: 7160a 465531i bk14: 7108a 456809i bk15: 7138a 451359i 
bw_dist = 0.087	0.157	0.148	0.541	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7163
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=456813 n_act=48145 n_pre=48132 n_req=81233 n_req_1=19164 n_req_2=30564 n_req_3=31505 n_rd=115546 n_write=95677 bw_util=0.3965 bw_util_1=0.08743 bw_util_2=0.16 bw_util_3=0.1491 blp=6.845382 blp_1= 1.513421 blp_2= 2.776806 blp_3= 3.326601
 n_activity=714453 dram_eff=0.4241 dram_eff_1=0.09353 dram_eff_2=0.1711 dram_eff_3=0.1595
bk0: 7266a 488509i bk1: 7256a 482887i bk2: 7264a 472786i bk3: 7322a 462302i bk4: 7220a 464711i bk5: 7244a 453828i bk6: 7140a 457580i bk7: 7216a 446163i bk8: 7184a 485377i bk9: 7276a 471025i bk10: 7212a 474602i bk11: 7254a 473249i bk12: 7174a 472990i bk13: 7124a 466593i bk14: 7246a 454243i bk15: 7148a 452317i 
bw_dist = 0.087	0.160	0.149	0.538	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9644
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=764313 n_nop=456883 n_act=48277 n_pre=48261 n_req=80521 n_req_1=18967 n_req_2=30096 n_req_3=31458 n_rd=115092 n_write=95800 bw_util=0.3936 bw_util_1=0.08726 bw_util_2=0.1575 bw_util_3=0.1488 blp=6.870676 blp_1= 1.504395 blp_2= 2.755086 blp_3= 3.336229
 n_activity=713395 dram_eff=0.4217 dram_eff_1=0.09349 dram_eff_2=0.1687 dram_eff_3=0.1595
bk0: 7238a 490760i bk1: 7332a 479625i bk2: 7248a 464725i bk3: 7310a 465764i bk4: 7175a 466987i bk5: 7170a 456185i bk6: 7180a 453124i bk7: 7150a 449868i bk8: 7206a 483984i bk9: 7189a 474313i bk10: 7160a 471316i bk11: 7244a 466113i bk12: 7118a 472723i bk13: 7178a 464858i bk14: 7100a 459757i bk15: 7094a 451300i 
bw_dist = 0.087	0.158	0.149	0.540	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63260, Miss = 28823, Miss_rate = 0.456, Pending_hits = 5545, Reservation_fails = 4602
L2_cache_bank[1]: Access = 65224, Miss = 28877, Miss_rate = 0.443, Pending_hits = 6079, Reservation_fails = 11121
L2_cache_bank[2]: Access = 65403, Miss = 28649, Miss_rate = 0.438, Pending_hits = 5621, Reservation_fails = 4451
L2_cache_bank[3]: Access = 64755, Miss = 28773, Miss_rate = 0.444, Pending_hits = 6064, Reservation_fails = 9287
L2_cache_bank[4]: Access = 65927, Miss = 28806, Miss_rate = 0.437, Pending_hits = 5830, Reservation_fails = 4010
L2_cache_bank[5]: Access = 63352, Miss = 28890, Miss_rate = 0.456, Pending_hits = 5662, Reservation_fails = 9322
L2_cache_bank[6]: Access = 65586, Miss = 28738, Miss_rate = 0.438, Pending_hits = 5884, Reservation_fails = 6531
L2_cache_bank[7]: Access = 65403, Miss = 28706, Miss_rate = 0.439, Pending_hits = 5816, Reservation_fails = 8733
L2_cache_bank[8]: Access = 64600, Miss = 28857, Miss_rate = 0.447, Pending_hits = 5604, Reservation_fails = 8888
L2_cache_bank[9]: Access = 66320, Miss = 28930, Miss_rate = 0.436, Pending_hits = 6066, Reservation_fails = 9463
L2_cache_bank[10]: Access = 66950, Miss = 28720, Miss_rate = 0.429, Pending_hits = 5758, Reservation_fails = 12412
L2_cache_bank[11]: Access = 66376, Miss = 28846, Miss_rate = 0.435, Pending_hits = 5991, Reservation_fails = 8780
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63260, Miss = 28823 (0.456), PendingHit = 5545 (0.0877)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65224, Miss = 28877 (0.443), PendingHit = 6079 (0.0932)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65403, Miss = 28649 (0.438), PendingHit = 5621 (0.0859)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64755, Miss = 28773 (0.444), PendingHit = 6064 (0.0936)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65927, Miss = 28806 (0.437), PendingHit = 5830 (0.0884)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63352, Miss = 28890 (0.456), PendingHit = 5662 (0.0894)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65586, Miss = 28738 (0.438), PendingHit = 5884 (0.0897)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65403, Miss = 28706 (0.439), PendingHit = 5816 (0.0889)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64600, Miss = 28857 (0.447), PendingHit = 5604 (0.0867)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66320, Miss = 28930 (0.436), PendingHit = 6066 (0.0915)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66950, Miss = 28720 (0.429), PendingHit = 5758 (0.086)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66376, Miss = 28846 (0.435), PendingHit = 5991 (0.0903)
L2 Cache Total Miss Rate = 0.441
Stream 1: L2 Cache Miss Rate = 0.237
Stream 2: L2 Cache Miss Rate = 0.548
Stream 3: L2 Cache Miss Rate = 0.375
Stream 1: Accesses  = 312857
Stream 1: Misses  = 74239
Stream 2: Accesses  = 300352
Stream 2: Misses  = 164639
Stream 3: Accesses  = 482804
Stream 3: Misses  = 180976
Stream 1+2: Accesses  = 613209
Stream 1+2: Misses  = 238878
Stream 1+2+3: Accesses  = 1096013
Stream 1+2+3: Misses  = 419854
Total Accesses  = 783156
MPKI-CORES
CORE_L2MPKI_0	0.238
CORE_L2MPKI_1	0.264
CORE_L2MPKI_2	0.256
CORE_L2MPKI_3	0.251
CORE_L2MPKI_4	0.250
CORE_L2MPKI_5	0.243
CORE_L2MPKI_6	0.262
CORE_L2MPKI_7	0.239
CORE_L2MPKI_8	0.268
CORE_L2MPKI_9	0.268
CORE_L2MPKI_10	0.254
CORE_L2MPKI_11	0.258
CORE_L2MPKI_12	0.257
CORE_L2MPKI_13	0.265
CORE_L2MPKI_14	0.231
CORE_L2MPKI_15	0.258
CORE_L2MPKI_16	0.243
CORE_L2MPKI_17	0.245
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.248
CORE_L2MPKI_20	1.219
CORE_L2MPKI_21	1.217
CORE_L2MPKI_22	1.212
CORE_L2MPKI_23	1.216
CORE_L2MPKI_24	1.215
CORE_L2MPKI_25	1.214
CORE_L2MPKI_26	1.212
CORE_L2MPKI_27	1.204
CORE_L2MPKI_28	1.206
CORE_L2MPKI_29	1.202
CORE_L2MPKI_30	1.205
CORE_L2MPKI_31	1.203
CORE_L2MPKI_32	1.196
CORE_L2MPKI_33	1.216
CORE_L2MPKI_34	1.208
CORE_L2MPKI_35	1.198
CORE_L2MPKI_36	1.209
CORE_L2MPKI_37	1.206
CORE_L2MPKI_38	1.203
CORE_L2MPKI_39	1.206
CORE_L2MPKI_40	0.226
CORE_L2MPKI_41	0.483
CORE_L2MPKI_42	0.390
CORE_L2MPKI_43	0.440
CORE_L2MPKI_44	0.491
CORE_L2MPKI_45	0.335
CORE_L2MPKI_46	0.284
CORE_L2MPKI_47	0.485
CORE_L2MPKI_48	0.439
CORE_L2MPKI_49	0.389
CORE_L2MPKI_50	0.476
CORE_L2MPKI_51	0.159
CORE_L2MPKI_52	0.435
CORE_L2MPKI_53	0.488
CORE_L2MPKI_54	0.333
CORE_L2MPKI_55	0.377
CORE_L2MPKI_56	0.441
CORE_L2MPKI_57	0.383
CORE_L2MPKI_58	0.102
CORE_L2MPKI_59	0.438
Avg_MPKI_Stream1= 0.253
Avg_MPKI_Stream2= 1.208
Avg_MPKI_Stream3= 0.380
MISSES-CORES
CORE_MISSES_0	3505
CORE_MISSES_1	3898
CORE_MISSES_2	3719
CORE_MISSES_3	3606
CORE_MISSES_4	3678
CORE_MISSES_5	3552
CORE_MISSES_6	3837
CORE_MISSES_7	3531
CORE_MISSES_8	3949
CORE_MISSES_9	3928
CORE_MISSES_10	3792
CORE_MISSES_11	3799
CORE_MISSES_12	3786
CORE_MISSES_13	3881
CORE_MISSES_14	3416
CORE_MISSES_15	3774
CORE_MISSES_16	3565
CORE_MISSES_17	3612
CORE_MISSES_18	3780
CORE_MISSES_19	3631
CORE_MISSES_20	8415
CORE_MISSES_21	8225
CORE_MISSES_22	8385
CORE_MISSES_23	8412
CORE_MISSES_24	8243
CORE_MISSES_25	8273
CORE_MISSES_26	8240
CORE_MISSES_27	8155
CORE_MISSES_28	8274
CORE_MISSES_29	8264
CORE_MISSES_30	8389
CORE_MISSES_31	8166
CORE_MISSES_32	8310
CORE_MISSES_33	8087
CORE_MISSES_34	8235
CORE_MISSES_35	8255
CORE_MISSES_36	8081
CORE_MISSES_37	8076
CORE_MISSES_38	8095
CORE_MISSES_39	8059
CORE_MISSES_40	3121
CORE_MISSES_41	6902
CORE_MISSES_42	5460
CORE_MISSES_43	6104
CORE_MISSES_44	6930
CORE_MISSES_45	4719
CORE_MISSES_46	3983
CORE_MISSES_47	6852
CORE_MISSES_48	6172
CORE_MISSES_49	5372
CORE_MISSES_50	6804
CORE_MISSES_51	2214
CORE_MISSES_52	6112
CORE_MISSES_53	6810
CORE_MISSES_54	4638
CORE_MISSES_55	5343
CORE_MISSES_56	6204
CORE_MISSES_57	5435
CORE_MISSES_58	1396
CORE_MISSES_59	6166
L2_MISSES = 345615
L2_total_cache_accesses = 783156
L2_total_cache_misses = 345615
L2_total_cache_miss_rate = 0.4413
L2_total_cache_pending_hits = 69920
L2_total_cache_reservation_fails = 97600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 231570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30487
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 221
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 341
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 202441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14279
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17488
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1147
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 50764
L2_cache_data_port_util = 0.265
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2549565
icnt_total_pkts_simt_to_mem=1859779
