     ©°©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©´
     ©¦                         ? MobaXterm 8.3 ?                          ©¦
     ©¦            (SSH client, X-server and networking tools)             ©¦
     ©¦                                                                    ©¦
     ©¦ ? SSH session to jiafan0420@trident.ece.tamu.edu                   ©¦
     ©¦   ? SSH compression : ?                                            ©¦
     ©¦   ? SFTP Browser    : ?                                            ©¦
     ©¦   ? X11-forwarding  : ?  (remote display is forwarded through SSH) ©¦
     ©¦   ? DISPLAY         : ?  (automatically set on remote server)      ©¦
     ©¦                                                                    ©¦
     ©¦ ? For more info, ctrl+click on help or visit our website           ©¦
     ©¸©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¼

\S
Kernel \r on an \m

Last login: Sat Jul 30 14:29:41 2016 from tamuall-165-91-48-140.vpn.tamu.edu
jiafan0420@trident ~>
jiafan0420@trident ~>
jiafan0420@trident ~> cd ECEN468/CPU_design/
jiafan0420@trident ~/ECEN468/CPU_design> ls
alib-52      command.log     exe   icc   log3      run        script_130   src815  tapeout815  third
backend.tar  command.log.bk  fm    log   macros    script     script_tsmc  syn     test
calibre_drc  default.svf     four  log2  milkyway  script815  src          syn_bk  test.sdc
jiafan0420@trident ~/ECEN468/CPU_design> cp sr
src/    src815/
jiafan0420@trident ~/ECEN468/CPU_design> cp src85 sr
src/    src815/
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src85 bk_src85
cp: cannot stat 'src85': No such file or directory
jiafan0420@trident ~/ECEN468/CPU_design> cp src85 bk_src85
cp: cannot stat 'src85': No such file or directory
jiafan0420@trident ~/ECEN468/CPU_design> mkdir bk_src85
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src85/* bk_src85
cp: No match.
jiafan0420@trident ~/ECEN468/CPU_design> cp  src85 bk_src85
cp: cannot stat 'src85': No such file or directory
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src85 bk_src85
cp: cannot stat 'src85': No such file or directory
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src815 bk_src85
^C
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf sr
src/    src815/
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src815/*.v bk_src85/
jiafan0420@trident ~/ECEN468/CPU_design> cd bk_src85/
jiafan0420@trident ~/ECEN468/CPU_design/bk_src85> ls
CTRL_LOGIC.v     PIPE_CPU.v            SCPU_8BIT_ALU_CTRL_SPI.v      SERIAL_CPU_8bit.v     ibm13rfrvt_neg.v
DEFINE_CPU.v     PIPE_CPU_TOP.v        SCPU_SRAM_8BIT_ALU_SPI_TOP.v  SHARE_SUPERALU.v      iogpil_cmrf8sf_rvt.v
D_MEMORY.v       PSEUDO_SPI_INTF.v     SCPU_SRAM_8BIT_ALU_TOP.v      SRAM_IO_CTRL.v        src815
I_MEMORY.v       RA1SHD_IBM512X8.v     SC_CELL_V3.v                  SRAM_IO_CTRL_LOGIC.v
I_MEMORY_8bit.v  SCPU_8BIT_ALU_CTRL.v  SERIAL_CPU.v                  ibm13rfrvt.v
jiafan0420@trident ~/ECEN468/CPU_design/bk_src85> rm -rf src815/
jiafan0420@trident ~/ECEN468/CPU_design/bk_src85> cd ..
jiafan0420@trident ~/ECEN468/CPU_design> mv bk_src85/ bk_src815
jiafan0420@trident ~/ECEN468/CPU_design> ls
alib-52      calibre_drc     default.svf  four  log2    milkyway  script815    src     syn_bk      test.sdc
backend.tar  command.log     exe          icc   log3    run       script_130   src815  tapeout815  third
bk_src815    command.log.bk  fm           log   macros  script    script_tsmc  syn     test
jiafan0420@trident ~/ECEN468/CPU_design> mkdir bk_src815/sim
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src815/sim/*.v bk_src85/sim
cp: target 'bk_src85/sim' is not a directory
jiafan0420@trident ~/ECEN468/CPU_design> cp -rf src815/sim/*.v bk_src815/sim
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design> cd sr
src/    src815/
jiafan0420@trident ~/ECEN468/CPU_design> cd src815/
jiafan0420@trident ~/ECEN468/CPU_design/src815>
jiafan0420@trident ~/ECEN468/CPU_design/src815>
jiafan0420@trident ~/ECEN468/CPU_design/src815>
jiafan0420@trident ~/ECEN468/CPU_design/src815> cd ..
jiafan0420@trident ~/ECEN468/CPU_design> ls
alib-52      calibre_drc     default.svf  four  log2    milkyway  script815    src     syn_bk      test.sdc
backend.tar  command.log     exe          icc   log3    run       script_130   src815  tapeout815  third
bk_src815    command.log.bk  fm           log   macros  script    script_tsmc  syn     test
jiafan0420@trident ~/ECEN468/CPU_design> cd scr
script/      script815/   script_130/  script_tsmc/
jiafan0420@trident ~/ECEN468/CPU_design> cd script815/
jiafan0420@trident ~/ECEN468/CPU_design/script815> ls
syn_common.tcl  syn_constraint.tcl  syn_main.tcl
jiafan0420@trident ~/ECEN468/CPU_design/script815>
jiafan0420@trident ~/ECEN468/CPU_design/script815>
jiafan0420@trident ~/ECEN468/CPU_design/script815> cd ..
jiafan0420@trident ~/ECEN468/CPU_design> cd t
tapeout815/ test.sdc    test/       third/
jiafan0420@trident ~/ECEN468/CPU_design> cd tapeout815/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> ls
alib-52  command.log  fm  icc  syn
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> cd syn/netlist/
SCPU_SRAM_8BIT_ALU_SPI_TOP.vg    chg_vg_name.tcl*
SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v  list_chg
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> cd syn/netlist/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> ls
SCPU_SRAM_8BIT_ALU_SPI_TOP.vg  SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v  chg_vg_name.tcl  list_chg
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> mv SC
SCPU_SRAM_8BIT_ALU_SPI_TOP.vg    SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> mv SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v S
SCPU_SRAM_8BIT_ALU_SPI_TOP.vg    SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> mv SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v bk_SCPU_SRAM_8BT_ALU_SPI_TOP_VG.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> ls
SCPU_SRAM_8BIT_ALU_SPI_TOP.vg  bk_SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v  chg_vg_name.tcl  list_chg
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn/netlist> cd ..
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815/syn> cd ..
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> dc_shell

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version D-2010.03-SP2 for amd64 -- May 31, 2010
              Copyright (c) 1988-2010 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...
dc_shell>
dc_shell>
dc_shell>
dc_shell> source ../scr
script/      script815/   script_130/  script_tsmc/
dc_shell> source ../script815/syn
syn_common.tcl     syn_constraint.tcl syn_main.tcl
dc_shell> source ../script815/syn_main.tcl
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db'
Loading db file '/softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/gtech.db'
Loading db file '/softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_rvt_tt_1p2v_25c'
  Loading link library 'scx3_cmos8rf_rvt_ss_1p08v_125c'
  Loading link library 'scx3_cmos8rf_rvt_ff_1p32v_m40c'
  Loading link library 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c'
  Loading link library 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c'
  Loading link library 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'gtech'
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v

Statistics for case statements in always block at line 152 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 134 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_i_addr_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 143 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 152 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       nxt_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 207 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 225 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lowest_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 246 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_B_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_A_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      smdr_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 283 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     cf_buf_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 319 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_C_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 336 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       zf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       nf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       cf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 383 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dw_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 407 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT.db:SERIAL_CPU_8BIT'
Loaded 1 design.
Current design is 'SERIAL_CPU_8BIT'.
SERIAL_CPU_8BIT
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 109 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 135 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 65 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_WE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 73 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 82 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_bits_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg_bits_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 109 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_load_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.db:SRAM_IO_CTRL'
Loaded 1 design.
Current design is 'SRAM_IO_CTRL'.
SRAM_IO_CTRL
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)

Statistics for case statements in always block at line 149 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
|           274            |    auto/auto     |
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SHARE_SUPERALU line 149 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pre_work_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     XOR_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sign_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SEL_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rsht_bits_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ztemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wtemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sign_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      step_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SEL_Z_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.db:SHARE_SUPERALU'
Loaded 1 design.
Current design is 'SHARE_SUPERALU'.
SHARE_SUPERALU
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:163: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:190: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:173: 'DATA_LEN' is being read, but doitivity list of the block. (ELAB-292)

Statistics for case statements in always block at line 181 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 111 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spi_MUX_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_addr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 145 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_regs_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 158 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_sent_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 170 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_addr_len_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 181 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 200 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPT_INTF.db:PSEUDO_SPT_INTF'
Loaded 1 design.
Current design is 'PSEUDO_SPT_INTF'.
PSEUDO_SPT_INTF
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT'. (DDB-24)
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Searching for ./SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)
Searching for ./PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:132: the undeclared symbol 'isthe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:136: the undeclared symbol 'D_efault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:156: the undeclared symbol 'WEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:157: the undeclared symbol 'CEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:216: the undeclared symbol 'CEe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:218: the undeclared symbol 'd_he default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:219: the undeclared symbol 'spe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:240: the undeclared symbol 'CEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:242: the undeclared symbol 'WEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:245: the undeclared symbol 'LOhe default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 152 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 134 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_i_addr_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 143 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 152 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       nxt_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 207 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 225 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lowest_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 246 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_B_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_A_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      smdr_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 283 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     cf_buf_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 319 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_C_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 336 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       zf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       nf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       cf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 383 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dw_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 407 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 149 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
|           274            |    auto/auto     |
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SHARE_SUPERALU line 149 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pre_work_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     XOR_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sign_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SEL_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rsht_bits_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ztemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wtemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sign_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      step_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SEL_Z_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 109 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 135 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 65 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_WE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 73 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 82 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_bits_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg_bits_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 109 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_load_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:163: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:190: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:173: 'DATA_LEN' is being read, but doitivity list of the block. (ELAB-292)

Statistics for case statements in always block at line 181 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 111 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spi_MUX_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_addr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 145 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_regs_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 158 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_sent_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 170 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_addr_len_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 181 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 200 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT.db:SERIAL_CPU_8BIT'
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPT_INTF.db'. (DDB-24)
Loaded 5 designs.
Current design is 'SERIAL_CPU_8BIT'.
SERIAL_CPU_8BIT SHARE_SUPERALU SRAM_IO_CTRL PSEUDO_SPT_INTF SCPU_8BIT_ALU_CTRL_SPI
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT'. (DDB-24)
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Searching for ./SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)
Searching for ./PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:132: the undeclared symbol 'isthe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:136: the undeclared symbol 'D_efault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:156: the undeclared symbol 'WEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:157: the undeclared symbol 'CEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:216: the undeclared symbol 'CEe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:218: the undeclared symbol 'd_he default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:219: the undeclared symbol 'spe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:240: the undeclared symbol 'CEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:242: the undeclared symbol 'WEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:245: the undeclared symbol 'LOhe default net type, which is 'wire'. (VER-936)
Searching for ./RA1SHD_IBM512X8.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/RA1SHD_IBM512X8.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/RA1SHD_IBM512X8.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/RA1SHD_IBM512X8.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/RA1SHD_IBM512X8.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:216: case inequality (!==) is not suppo90)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:218: case inequality (!==) is not suppo90)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:218: case inequality (!==) is not suppo90)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:218: case inequality (!==) is not suppo90)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:285: Port msb is implicitly typed  (V
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:286: Port lsb is implicitly typed  (V
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:293: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:307: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:309: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:315: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:317: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:328: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:330: case inequality (!==) is not suppo90)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:332: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:343: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:347: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:355: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:369: case inequality (!==) is not suppo90)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:371: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:373: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:379: case equality (===) is not support)
Error:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/RA1SHD_IBM512X8.v:381: case equality (===) is not support)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Error: Can't read 'verilog' file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v'.
No designs were read
Error: Can't find design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
Error: Can't find port 'CLK'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'RST_N'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
0
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
SHARE_SUPERALU
SERIAL_CPU_8BIT
SCPU_SRAM_8BIT_ALU_SPI_TOP
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Information: Defining new variable 'ck_port'. (CMD-041)
Information: Defining new variable 'ck_uncertainty'. (CMD-041)
Information: Defining new variable 'icc_rpt_dir'. (CMD-041)
Information: Defining new variable 'ibm_sram_min_db_name'. (CMD-041)
Information: Defining new variable 'drv_cell_pin'. (CMD-041)
Information: Defining new variable 'ibm_sram_typ_db_name'. (CMD-041)
Information: Defining new variable 'module_name'. (CMD-041)
Information: Defining new variable 'out_load'. (CMD-041)
Information: Defining new variable 'icc_nlst_dir'. (CMD-041)
Information: Defining new variable 'iopad_max_db_name'. (CMD-041)
Information: Defining new variable 'my_design'. (CMD-041)
Information: Defining new variable 'syn_dir'. (CMD-041)
Information: Defining new variable 'glb_max_fan'. (CMD-041)
Information: Defining new variable 'icc_maxtlu_file'. (CMD-041)
Information: Defining new variable 'ck_period'. (CMD-041)
Information: Defining new variable 'icc_dir'. (CMD-041)
Information: Defining new variable 'icc_gds_layermap'. (CMD-041)
Information: Defining new variable 'fm_db_dir'. (CMD-041)
Information: Defining new variable 'icc_pad_lib'. (CMD-041)
Information: Defining new variable 'wl_model'. (CMD-041)
Information: Defining new variable 'src_path'. (CMD-041)
Information: Defining new variable 'grd_map'. (CMD-041)
Information: Defining new variable 'pt_dir'. (CMD-041)
Information: Defining new variable 'synopsys_min_db_name'. (CMD-041)
Information: Defining new variable 'synopsys_typ_db_name'. (CMD-041)
Information: Defining new variable 'synopsys_db_path'. (CMD-041)
Information: Defining new variable 'icc_max_lib'. (CMD-041)
Information: Defining new variable 'synopsys_sdb_path'. (CMD-041)
Information: Defining new variable 'icc_tlu_map'. (CMD-041)
Information: Defining new variable 'iopad_sdb_path'. (CMD-041)
Information: Defining new variable 'icc_plib_file'. (CMD-041)
Information: Defining new variable 'syn_db_dir'. (CMD-041)
Information: Defining new variable 'out_delay'. (CMD-041)
Information: Defining new variable 'sed_file'. (CMD-041)
Information: Defining new variable 'syn_nlst_dir'. (CMD-041)
Information: Defining new variable 'fm_rpt_dir'. (CMD-041)
Information: Defining new variable 'iopad_db_path'. (CMD-041)
Information: Defining new variable 'iopad_path'. (CMD-041)
Information: Defining new variable 'iopad_min_db_name'. (CMD-041)
Information: Defining new variable 'module_path'. (CMD-041)
Information: Defining new variable 'ideal_net'. (CMD-041)
Information: Defining new variable 'iopad_typ_db_name'. (CMD-041)
Information: Defining new variable 'chg_file'. (CMD-041)
Information: Defining new variable 'icc_pad_dir'. (CMD-041)
Information: Defining new variable 'glb_op_con'. (CMD-041)
Information: Defining new variable 'icc_mintlu_file'. (CMD-041)
Information: Defining new variable 'ibm_sram_max_db_name'. (CMD-041)
Information: Defining new variable 'star_dir'. (CMD-041)
Information: Defining new variable 'icc_min_lib'. (CMD-041)
Information: Defining new variable 'max_grd'. (CMD-041)
Information: Defining new variable 'icc_ref_lib'. (CMD-041)
Information: Defining new variable 'icc_lef_file'. (CMD-041)
Information: Defining new variable 'icc_tech_file'. (CMD-041)
Information: Defining new variable 'library_path'. (CMD-041)
Information: Defining new variable 'rst_port'. (CMD-041)
Information: Defining new variable 'icc_lef_lib'. (CMD-041)
Information: Defining new variable 'fm_dir'. (CMD-041)
Information: Defining new variable 'icc_db_dir'. (CMD-041)
Information: Defining new variable 'drv_cell'. (CMD-041)
Information: Defining new variable 'glb_max_tran'. (CMD-041)
Information: Defining new variable 'ck_latency_max'. (CMD-041)
Information: Defining new variable 'in_delay'. (CMD-041)
Information: Defining new variable 'syn_file'. (CMD-041)
Information: Defining new variable 'synopsys_max_db_name'. (CMD-041)
Information: Defining new variable 'ck_latency_min'. (CMD-041)
Information: Defining new variable 'min_grd'. (CMD-041)
Information: Defining new variable 'macro_db_path'. (CMD-041)
Information: Defining new variable 'icc_tech_dir'. (CMD-041)
Information: Defining new variable 'fp_chg'. (CMD-041)
Information: Defining new variable 'script_path'. (CMD-041)
Information: Defining new variable 'ck_tran'. (CMD-041)
Information: Defining new variable 'data'. (CMD-041)
Information: Defining new variable 'apollo_path'. (CMD-041)
Information: Defining new variable 'syn_rpt_dir'. (CMD-041)
dc_shell> quit

Thank you...
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../scr
script/      script815/   script_130/  script_tsmc/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../src
src/    src815/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../src815/SC
SCPU_8BIT_ALU_CTRL.v           SCPU_SRAM_8BIT_ALU_SPI_TOP.v   SCPU_SRAM_8BIT_ALU_TOP.v
SCPU_8BIT_ALU_CTRL_SPI.v       SCPU_SRAM_8BIT_ALU_SPI_TOP.vg  SC_CELL_V3.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../src815/SCP
SCPU_8BIT_ALU_CTRL.v           SCPU_SRAM_8BIT_ALU_SPI_TOP.v   SCPU_SRAM_8BIT_ALU_TOP.v
SCPU_8BIT_ALU_CTRL_SPI.v       SCPU_SRAM_8BIT_ALU_SPI_TOP.vg
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../src815/SCPU_SRA
SCPU_SRAM_8BIT_ALU_SPI_TOP.v   SCPU_SRAM_8BIT_ALU_SPI_TOP.vg  SCPU_SRAM_8BIT_ALU_TOP.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ../src815/SCPU_SRAM_8BIT_ALU_TOP.v
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> ls
alib-52  command.log  filenames.log  fm  icc  syn
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> dc_shell

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version D-2010.03-SP2 for amd64 -- May 31, 2010
              Copyright (c) 1988-2010 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...
dc_shell> source ../scr
script/      script815/   script_130/  script_tsmc/
dc_shell> source ../script815/syn
syn_common.tcl     syn_constraint.tcl syn_main.tcl
dc_shell> source ../script815/syn_main.tcl
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db'
Loading db file '/softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/gtech.db'
Loading db file '/softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_rvt_tt_1p2v_25c'
  Loading link library 'scx3_cmos8rf_rvt_ss_1p08v_125c'
  Loading link library 'scx3_cmos8rf_rvt_ff_1p32v_m40c'
  Loading link library 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c'
  Loading link library 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c'
  Loading link library 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'RA1SHD_IBM512X8'
  Loading link library 'gtech'
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v

Statistics for case statements in always block at line 152 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 134 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_i_addr_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 143 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 152 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       nxt_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 207 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 225 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lowest_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 246 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_B_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_A_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      smdr_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 283 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     cf_buf_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 319 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_C_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 336 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       zf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       nf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       cf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 383 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dw_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 407 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT.db:SERIAL_CPU_8BIT'
Loaded 1 design.
Current design is 'SERIAL_CPU_8BIT'.
SERIAL_CPU_8BIT
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 109 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 135 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 65 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_WE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 73 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 82 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_bits_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg_bits_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 109 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_load_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.db:SRAM_IO_CTRL'
Loaded 1 design.
Current design is 'SRAM_IO_CTRL'.
SRAM_IO_CTRL
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)

Statistics for case statements in always block at line 149 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
|           274            |    auto/auto     |
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SHARE_SUPERALU line 149 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pre_work_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     XOR_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sign_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SEL_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rsht_bits_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ztemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wtemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sign_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      step_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SEL_Z_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.db:SHARE_SUPERALU'
Loaded 1 design.
Current design is 'SHARE_SUPERALU'.
SHARE_SUPERALU
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:163: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:190: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:173: 'DATA_LEN' is being read, but doitivity list of the block. (ELAB-292)

Statistics for case statements in always block at line 181 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 111 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spi_MUX_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_addr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 145 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_regs_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 158 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_sent_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 170 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_addr_len_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 181 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 200 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPT_INTF.db:PSEUDO_SPT_INTF'
Loaded 1 design.
Current design is 'PSEUDO_SPT_INTF'.
PSEUDO_SPT_INTF
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT'. (DDB-24)
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Searching for ./SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)
Searching for ./PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:132: the undeclared symbol 'isthe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:136: the undeclared symbol 'D_efault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:156: the undeclared symbol 'WEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:157: the undeclared symbol 'CEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:216: the undeclared symbol 'CEe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:218: the undeclared symbol 'd_he default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:219: the undeclared symbol 'spe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:240: the undeclared symbol 'CEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:242: the undeclared symbol 'WEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:245: the undeclared symbol 'LOhe default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 152 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 134 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_i_addr_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 143 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 152 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       nxt_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 207 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 225 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lowest_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 246 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_B_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_A_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      smdr_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 283 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     cf_buf_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 319 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_C_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 336 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       zf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       nf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       cf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 383 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dw_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 407 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 149 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
|           274            |    auto/auto     |
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SHARE_SUPERALU line 149 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pre_work_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     XOR_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sign_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SEL_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rsht_bits_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ztemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wtemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sign_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      step_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SEL_Z_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 109 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 135 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 65 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_WE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 73 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 82 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_bits_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg_bits_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 109 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_load_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:163: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:190: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:173: 'DATA_LEN' is being read, but doitivity list of the block. (ELAB-292)

Statistics for case statements in always block at line 181 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 111 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spi_MUX_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_addr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 145 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_regs_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 158 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_sent_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 170 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_addr_len_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 181 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 200 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT.db:SERIAL_CPU_8BIT'
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPT_INTF.db'. (DDB-24)
Loaded 5 designs.
Current design is 'SERIAL_CPU_8BIT'.
SERIAL_CPU_8BIT SHARE_SUPERALU SRAM_IO_CTRL PSEUDO_SPT_INTF SCPU_8BIT_ALU_CTRL_SPI
Loading verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT'. (DDB-24)
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SERIAL_CPU_8bit.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SERIAL_CPU_8bit.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SERIAL_CPU_8bit.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Searching for ./SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SHARE_SUPERALU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SHARE_SUPERALU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SHARE_SUPERALU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v
Searching for ./SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/SRAM_IO_CTRL.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/SRAM_IO_CTRL.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/SRAM_IO_CTRL.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v
Warning:  Little argument or return value checking implemented for system task or function '$time'. (VER-209)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:272: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:318: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v:345: Unsupported system task '$strobe'hesis. (VER-274)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v:53: the undeclared symbol 'is_sram' assuet type, which is 'wire'. (VER-936)
Searching for ./PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/PSEUDO_SPI_INTF.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/PSEUDO_SPI_INTF.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/PSEUDO_SPI_INTF.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v
Searching for ./DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/DEFINE_CPU.v
Searching for /softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/dw/sim_ver/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/DEFINE_CPU.v
Searching for /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/macros/DEFINE_CPU.v
Searching for /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Opening include file /homes/grad/jiafan0420/ECEN468/CPU_design/src815/DEFINE_CPU.v
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:132: the undeclared symbol 'isthe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:136: the undeclared symbol 'D_efault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:156: the undeclared symbol 'WEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:157: the undeclared symbol 'CEfault net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:216: the undeclared symbol 'CEe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:218: the undeclared symbol 'd_he default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:219: the undeclared symbol 'spe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:240: the undeclared symbol 'CEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:242: the undeclared symbol 'WEve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.v:245: the undeclared symbol 'LOhe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:92: the undeclared symbol he default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:93: the undeclared symbol  the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:95: the undeclared symbol ave the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:96: the undeclared symbol ve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:97: the undeclared symbol e the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:98: the undeclared symbol ve the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:102: the undeclared symbolhave the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:104: the undeclared symbolave the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:108: the undeclared symbole the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:109: the undeclared symbole the default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:110: the undeclared symbolthe default net type, which is 'wire'. (VER-936)
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_SRAM_8BIT_ALU_SPI_TOP.v:111: the undeclared symbolve the default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 152 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 283 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 134 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_i_addr_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 143 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 152 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       nxt_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 207 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ir_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 225 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lowest_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 246 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_B_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_A_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      smdr_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 283 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     cf_buf_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 319 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_C_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 336 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       zf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       nf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       cf_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 383 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dw_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SERIAL_CPU_8BIT line 407 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       gr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 149 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
|           274            |    auto/auto     |
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SHARE_SUPERALU line 149 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pre_work_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xtemp_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     XOR_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sign_x_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     SEL_SRC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ytemp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rsht_bits_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ztemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wtemp_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sign_y_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      step_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SEL_Z_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 109 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 135 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 65 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_WE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 73 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 82 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_bits_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg_bits_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 109 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_load_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SRAM_IO_CTRL line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_state_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:163: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:190: signed to unsigned assignment oc
Warning:  /homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v:173: 'DATA_LEN' is being read, but doitivity list of the block. (ELAB-292)

Statistics for case statements in always block at line 181 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
        '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 111 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     spi_MUX_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 135 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_addr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 145 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_regs_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 158 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_bit_sent_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 170 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cnt_addr_len_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 181 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine PSEUDO_SPT_INTF line 200 in file
                '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPI_INTF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SERIAL_CPU_8BIT.db:SERIAL_CPU_8BIT'
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SHARE_SUPERALU.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SRAM_IO_CTRL.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/PSEUDO_SPT_INTF.db'. (DDB-24)
Warning: Overwriting design file '/homes/grad/jiafan0420/ECEN468/CPU_design/src815/SCPU_8BIT_ALU_CTRL_SPI.db'. (DD
Loaded 6 designs.
Current design is 'SERIAL_CPU_8BIT'.
SERIAL_CPU_8BIT SHARE_SUPERALU SRAM_IO_CTRL PSEUDO_SPT_INTF SCPU_8BIT_ALU_CTRL_SPI SCPU_SRAM_8BIT_ALU_SPI_TOP
Current design is 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
1
Using operating conditions 'ss_1p08v_125c' found in library 'RA1SHD_IBM512X8'.
Using operating conditions 'ff_1p32v_m40c' found in library 'RA1SHD_IBM512X8'.
Alib files are up-to-date.
Loading db file '/softwares/Common/synopsys/DesignVision_vD-2010.03-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | D-2010.03-DWBB_1006 |    *     |
| Licensed DW Building Blocks             | D-2010.03-DWBB_1006 |    *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT


Loaded alib file './alib-52/scx3_cmos8rf_rvt_tt_1p2v_25c.db.alib'
Loaded alib file './alib-52/scx3_cmos8rf_rvt_ss_1p08v_125c.db.alib'
Loaded alib file './alib-52/scx3_cmos8rf_rvt_ff_1p32v_m40c.db.alib'
Loaded alib file './alib-52/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db.alib' (placeholder)
Loaded alib file './alib-52/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db.alib' (placeholder)
Loaded alib file './alib-52/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db.alib' (placeholder)
Loaded alib file './alib-52/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db.alib' (placeholder)
Loaded alib file './alib-52/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db.alib' (placeholder)
Loaded alib file './alib-52/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db.alib' (placeholder)
Warning: Operating condition ss_1p08v_125c set on design SCPU_SRAM_8BIT_ALU_SPI_TOP has different process,
voltage and temperatures parameters than the parameters at which target library
scx3_cmos8rf_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping hierarchy scpu_ctrl_spi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy scpu_ctrl_spi/cct before Pass 1 (OPT-776)
Information: Ungrouping hierarchy scpu_ctrl_spi/put before Pass 1 (OPT-776)
Information: Ungrouping 3 of 6 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SHARE_SUPERALU'
Information: Added key list 'DesignWare' to design 'SHARE_SUPERALU'. (DDB-72)
 Implement Synthetic for 'SHARE_SUPERALU'.
  Processing 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
Information: Added key list 'DesignWare' to design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (DDB-72)
Information: The register 'scpu_ctrl_spi/put/spi_state_reg[3]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
  Processing 'SERIAL_CPU_8BIT'
 Implement Synthetic for 'SERIAL_CPU_8BIT'.
Information: Added key list 'DesignWare' to design 'SERIAL_CPU_8BIT'. (DDB-72)
Warning: The register 'reg_C_reg[0]' may not be optimally implemented because of a lack of compatible components wphase. (OPT-1205)

  Updating timing information
Information: Updating design information... (UID-85)
Warning: The trip points for the library named RA1SHD_IBM512X8 differ from those in the library named scx3_cmos8rf4)
Warning: The trip points for the library named iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c differ from those in the librartt_1p2v_25c. (TIM-164)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'scpu_ctrl_spi/put/cnt_bit_sent_reg[4]' is a constant and will be removed. (OPT-1206)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:16 1015393.7      0.00       0.0     348.5
    0:00:16 1015393.7      0.00       0.0     348.5
    0:00:16 1015393.7      0.00       0.0     348.5
    0:00:16 1015393.7      0.00       0.0     348.5
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:18  998992.0      0.00       0.0     326.3



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3

  Beginning Sequential Optimization
  ---------------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3

  Beginning Delay Optimization
  ----------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3

  Beginning Sequential Optimization
  ---------------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3

  Beginning Delay Optimization
  ----------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3

  Beginning Sequential Optimization
  ---------------------------------
    0:00:18  998992.0      0.00       0.0     326.3
    0:00:18  998992.0      0.00       0.0     326.3


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:18  998992.0      0.00       0.0     326.3
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:20 1008878.0      0.00       0.0       0.0
    0:00:21 1005502.2      0.00       0.0       0.0
    0:00:21 1005502.2      0.00       0.0       0.0
    0:00:24 1005502.2      0.00       0.0       0.0
    0:00:24 1005502.2      0.00       0.0       0.0

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:24 1005502.2      0.00       0.0       0.0
    0:00:25 1002034.8      0.00       0.0      13.8
Information: The register 'scpu_ctrl_spi/cct/cnt_bit_load_reg[7]' is a constant and will be removed. (OPT-1206)


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:26 1001812.1      0.00       0.0      13.8
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0

  Beginning Delay Optimization
  ----------------------------
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0

  Beginning Delay Optimization
  ----------------------------
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
    0:00:27  999437.6      0.00       0.0       0.0
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db'

  Optimization Complete
  ---------------------
1
Writing ddc file './syn/database/SCPU_SRAM_8BIT_ALU_SPI_TOP.ddc'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character
Writing verilog file '/homes/grad/jiafan0420/ECEN468/CPU_design/tapeout815/syn/netlist/SCPU_SRAM_8BIT_ALU_SPI_TOP.
Warning: Verilog writer has added 22 nets to module SCPU_SRAM_8BIT_ALU_SPI_TOP using SYNOPSYS_UNCONNECTED_ as prefe_names command to make the correct changes before invoking the verilog writer.  (VO-11)
SHARE_SUPERALU
SERIAL_CPU_8BIT
SCPU_SRAM_8BIT_ALU_SPI_TOP
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/grad/jiafan0420/ECEN468/CPU_design/tapeout815/syn/databaseOP.sdf'. (WT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', a pin on submodule 'scpu_ctrl_spi/uut' is connected to logic 1 or
   Pin 'ENABLE' is connected to logic 0.
   Pin 'IO_STATUS[15]' is connected to logic 0.
   Pin 'IO_STATUS[14]' is connected to logic 0.
   Pin 'IO_STATUS[13]' is connected to logic 0.
   Pin 'IO_STATUS[12]' is connected to logic 0.
   Pin 'IO_STATUS[11]' is connected to logic 0.
   Pin 'IO_STATUS[10]' is connected to logic 0.
   Pin 'IO_STATUS[9]' is connected to logic 0.
   Pin 'IO_STATUS[8]' is connected to logic 0.
   Pin 'IO_STATUS[7]' is connected to logic 0.
   Pin 'IO_STATUS[6]' is connected to logic 0.
   Pin 'IO_STATUS[5]' is connected to logic 0.
   Pin 'IO_STATUS[4]' is connected to logic 0.
   Pin 'IO_STATUS[3]' is connected to logic 0.
   Pin 'IO_STATUS[2]' is connected to logic 0.
   Pin 'IO_DATAINB[15]' is connected to logic 0.
   Pin 'IO_DATAINB[14]' is connected to logic 0.
   Pin 'IO_DATAINB[13]' is connected to logic 0.
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', the same net is connected to more than one pin on submodule 'scpu
   Net 'SCPU_CTRL_SPI__LOGIC0_' is connected to pins 'ENABLE', 'IO_STATUS[15]', 'IO_STATUS[14]', 'IO_STATUS[13]', US[11]', 'IO_STATUS[10]', 'IO_STATUS[9]', 'IO_STATUS[8]', 'IO_STATUS[7]', 'IO_STATUS[6]', 'IO_STATUS[5]', 'IO_STATIO_STATUS[2]', 'IO_DATAINB[15]', 'IO_DATAINB[14]', 'IO_DATAINB[13]'.
1
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
NXT[0]
NXT[1]
scpu_ctrl_spi/uut/cf_buf_reg/D
scpu_ctrl_spi/uut/nxt_reg[0]/D
scpu_ctrl_spi/uut/nxt_reg[1]/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1

****************************************
Report : constraint
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:15 2016
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    CLK                          0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    CLK                          0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    CLK (no fix_hold)            0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00


    Constraint                                       Cost
    -----------------------------------------------------
    multiport_net                                    0.00 (MET)
    max_transition                                   0.00 (MET)
    max_fanout                                       0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_delay/setup                                  0.00 (MET)
    critical_range                                   0.00 (MET)


1

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:15 2016
****************************************

This design has no violated constraints.

1

****************************************
Report : area
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:15 2016
****************************************

Library(s) Used:

    scx3_cmos8rf_rvt_tt_1p2v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_
    iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8b)
    RA1SHD_IBM512X8 (File: /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db)

Number of ports:               32
Number of nets:               515
Number of cells:              359
Number of references:          58

Combinational area:       596188.640327
Noncombinational area:    41067.147209
Net Interconnect area:    362181.855072

Total cell area:          637255.787537
Total area:               999437.642609
1

****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:15 2016
****************************************

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
Wire Load Model Mode: top

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.21      0.55       0.55 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       0.55 f
  scpu_ctrl_spi/uut/U286/A (CMPR32X2TF)                   0.21      0.00       0.55 f
  scpu_ctrl_spi/uut/U286/CO (CMPR32X2TF)                  0.11      0.34       0.89 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N15 (net)       1                   0.00       0.89 f
  scpu_ctrl_spi/uut/U293/CI (ADDFHX2TF)                   0.11      0.00       0.89 f
  scpu_ctrl_spi/uut/U293/CO (ADDFHX2TF)                   0.08      0.17       1.06 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N14 (net)       1                   0.00       1.06 f
  scpu_ctrl_spi/uut/U292/CI (ADDFHX2TF)                   0.08      0.00       1.06 f
  scpu_ctrl_spi/uut/U292/CO (ADDFHX2TF)                   0.08      0.16       1.22 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N13 (net)       1                   0.00       1.22 f
  scpu_ctrl_spi/uut/U287/C (CMPR32X2TF)                   0.08      0.00       1.22 f
  scpu_ctrl_spi/uut/U287/CO (CMPR32X2TF)                  0.11      0.23       1.45 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N12 (net)       1                   0.00       1.45 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/C (CMPR32X2TF)        0.11      0.00       1.45 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/CO (CMPR32X2TF)       0.11      0.24       1.69 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N11 (net)       1                   0.00       1.69 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/C (CMPR32X2TF)        0.11      0.00       1.69 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/CO (CMPR32X2TF)       0.11      0.24       1.93 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N10 (net)       1                   0.00       1.93 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/C (CMPR32X2TF)        0.11      0.00       1.93 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/CO (CMPR32X2TF)       0.11      0.24       2.16 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N9 (net)        1                   0.00       2.16 f
  scpu_ctrl_spi/uut/U294/CI (ADDFHX2TF)                   0.11      0.00       2.16 f
  scpu_ctrl_spi/uut/U294/CO (ADDFHX2TF)                   0.08      0.17       2.34 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N8 (net)        1                   0.00       2.34 f
  scpu_ctrl_spi/uut/U295/CI (ADDFHX2TF)                   0.08      0.00       2.34 f
  scpu_ctrl_spi/uut/U295/CO (ADDFHX2TF)                   0.08      0.17       2.51 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N7 (net)        1                   0.00       2.51 f
  scpu_ctrl_spi/uut/U290/CI (ADDFHX4TF)                   0.08      0.00       2.51 f
  scpu_ctrl_spi/uut/U290/CO (ADDFHX4TF)                   0.06      0.15       2.66 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N6 (net)        1                   0.00       2.66 f
  scpu_ctrl_spi/uut/U291/CI (ADDFHX4TF)                   0.06      0.00       2.66 f
  scpu_ctrl_spi/uut/U291/CO (ADDFHX4TF)                   0.06      0.14       2.79 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N5 (net)        1                   0.00       2.79 f
  scpu_ctrl_spi/uut/U288/C (CMPR32X2TF)                   0.06      0.00       2.79 f
  scpu_ctrl_spi/uut/U288/CO (CMPR32X2TF)                  0.11      0.22       3.02 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N4 (net)        1                   0.00       3.02 f
  scpu_ctrl_spi/uut/U289/C (CMPR32X2TF)                   0.11      0.00       3.02 f
  scpu_ctrl_spi/uut/U289/CO (CMPR32X2TF)                  0.11      0.24       3.25 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N3 (net)        1                   0.00       3.25 f
  scpu_ctrl_spi/uut/add_x_283_3/U3/C (CMPR32X2TF)         0.11      0.00       3.25 f
  scpu_ctrl_spi/uut/add_x_283_3/U3/CO (CMPR32X2TF)        0.11      0.24       3.49 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N2 (net)        1                   0.00       3.49 f
  scpu_ctrl_spi/uut/U12/CI (ADDFX2TF)                     0.11      0.00       3.49 f
  scpu_ctrl_spi/uut/U12/S (ADDFX2TF)                      0.15      0.26       3.75 r
  scpu_ctrl_spi/uut/N481 (net)                  1                   0.00       3.75 r
  scpu_ctrl_spi/uut/U311/B0 (AOI22X4TF)                   0.15      0.00       3.75 r
  scpu_ctrl_spi/uut/U311/Y (AOI22X4TF)                    0.16      0.09       3.84 f
  scpu_ctrl_spi/uut/N364 (net)                  1                   0.00       3.84 f
  scpu_ctrl_spi/uut/U309/A (NAND4X6TF)                    0.16      0.00       3.84 f
  scpu_ctrl_spi/uut/U309/Y (NAND4X6TF)                    0.18      0.12       3.96 r
  scpu_ctrl_spi/uut/N1164 (net)                 3                   0.00       3.96 r
  scpu_ctrl_spi/uut/U322/A (CLKINVX4TF)                   0.18      0.00       3.96 r
  scpu_ctrl_spi/uut/U322/Y (CLKINVX4TF)                   0.14      0.13       4.09 f
  scpu_ctrl_spi/uut/N1165 (net)                 3                   0.00       4.09 f
  scpu_ctrl_spi/uut/U308/A1 (AOI22X4TF)                   0.14      0.00       4.09 f
  scpu_ctrl_spi/uut/U308/Y (AOI22X4TF)                    0.17      0.14       4.23 r
  scpu_ctrl_spi/uut/N1167 (net)                 1                   0.00       4.23 r
  scpu_ctrl_spi/uut/U307/B (XNOR2X4TF)                    0.17      0.00       4.23 r
  scpu_ctrl_spi/uut/U307/Y (XNOR2X4TF)                    0.10      0.14       4.37 f
  scpu_ctrl_spi/uut/N1171 (net)                 1                   0.00       4.37 f
  scpu_ctrl_spi/uut/U313/A1 (AOI22X2TF)                   0.10      0.00       4.37 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X2TF)                    0.20      0.14       4.51 r
  scpu_ctrl_spi/uut/N1173 (net)                 1                   0.00       4.51 r
  scpu_ctrl_spi/uut/U50/C (NAND3X1TF)                     0.20      0.00       4.51 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.15      0.12       4.63 f
  scpu_ctrl_spi/uut/N545 (net)                  1                   0.00       4.63 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.15      0.00       4.63 f
  data arrival time                                                            4.63

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)                   0.00       4.80 f
  library setup time                                               -0.16       4.64
  data required time                                                           4.64
  ------------------------------------------------------------------------------------
  data required time                                                           4.64
  data arrival time                                                           -4.63
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.50      0.00       5.00 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.13      0.68       5.68 f
  N103 (net)                                    6                   0.00       5.68 f
  U251/C (NOR3X1TF)                                       0.13      0.00       5.68 f
  U251/Y (NOR3X1TF)                                       0.88      0.57       6.25 r
  I_SCLK2 (net)                                 1                   0.00       6.25 r
  opad_sclk2/A (POC8B)                                    0.88      0.00       6.25 r
  opad_sclk2/P (POC8B)                                    0.82      1.54       7.79 r
  SCLK2 (net)                                   1                   0.00       7.79 r
  SCLK2 (out)                                             0.82      0.00       7.79 r
  data arrival time                                                            7.79

  clock CLK (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.20       9.80
  output external delay                                            -2.00       7.80
  data required time                                                           7.80
  ------------------------------------------------------------------------------------
  data required time                                                           7.80
  data arrival time                                                           -7.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK1 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.50      0.00       5.00 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.13      0.68       5.68 f
  N103 (net)                                    6                   0.00       5.68 f
  U476/B (NOR3X1TF)                                       0.13      0.00       5.68 f
  U476/Y (NOR3X1TF)                                       0.88      0.56       6.24 r
  I_SCLK1 (net)                                 1                   0.00       6.24 r
  opad_sclk1/A (POC8B)                                    0.88      0.00       6.24 r
  opad_sclk1/P (POC8B)                                    0.82      1.54       7.78 r
  SCLK1 (net)                                   1                   0.00       7.78 r
  SCLK1 (out)                                             0.82      0.00       7.78 r
  data arrival time                                                            7.78

  clock CLK (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.20       9.80
  output external delay                                            -2.00       7.80
  data required time                                                           7.80
  ------------------------------------------------------------------------------------
  data required time                                                           7.80
  data arrival time                                                           -7.78
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[15]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.21      0.55       0.55 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       0.55 f
  scpu_ctrl_spi/uut/U286/A (CMPR32X2TF)                   0.21      0.00       0.55 f
  scpu_ctrl_spi/uut/U286/CO (CMPR32X2TF)                  0.11      0.34       0.89 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N15 (net)       1                   0.00       0.89 f
  scpu_ctrl_spi/uut/U293/CI (ADDFHX2TF)                   0.11      0.00       0.89 f
  scpu_ctrl_spi/uut/U293/CO (ADDFHX2TF)                   0.08      0.17       1.06 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N14 (net)       1                   0.00       1.06 f
  scpu_ctrl_spi/uut/U292/CI (ADDFHX2TF)                   0.08      0.00       1.06 f
  scpu_ctrl_spi/uut/U292/CO (ADDFHX2TF)                   0.08      0.16       1.22 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N13 (net)       1                   0.00       1.22 f
  scpu_ctrl_spi/uut/U287/C (CMPR32X2TF)                   0.08      0.00       1.22 f
  scpu_ctrl_spi/uut/U287/CO (CMPR32X2TF)                  0.11      0.23       1.45 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N12 (net)       1                   0.00       1.45 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/C (CMPR32X2TF)        0.11      0.00       1.45 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/CO (CMPR32X2TF)       0.11      0.24       1.69 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N11 (net)       1                   0.00       1.69 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/C (CMPR32X2TF)        0.11      0.00       1.69 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/CO (CMPR32X2TF)       0.11      0.24       1.93 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N10 (net)       1                   0.00       1.93 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/C (CMPR32X2TF)        0.11      0.00       1.93 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/CO (CMPR32X2TF)       0.11      0.24       2.16 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N9 (net)        1                   0.00       2.16 f
  scpu_ctrl_spi/uut/U294/CI (ADDFHX2TF)                   0.11      0.00       2.16 f
  scpu_ctrl_spi/uut/U294/CO (ADDFHX2TF)                   0.08      0.17       2.34 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N8 (net)        1                   0.00       2.34 f
  scpu_ctrl_spi/uut/U295/CI (ADDFHX2TF)                   0.08      0.00       2.34 f
  scpu_ctrl_spi/uut/U295/CO (ADDFHX2TF)                   0.08      0.17       2.51 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N7 (net)        1                   0.00       2.51 f
  scpu_ctrl_spi/uut/U290/CI (ADDFHX4TF)                   0.08      0.00       2.51 f
  scpu_ctrl_spi/uut/U290/CO (ADDFHX4TF)                   0.06      0.15       2.66 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N6 (net)        1                   0.00       2.66 f
  scpu_ctrl_spi/uut/U291/CI (ADDFHX4TF)                   0.06      0.00       2.66 f
  scpu_ctrl_spi/uut/U291/CO (ADDFHX4TF)                   0.06      0.14       2.79 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N5 (net)        1                   0.00       2.79 f
  scpu_ctrl_spi/uut/U288/C (CMPR32X2TF)                   0.06      0.00       2.79 f
  scpu_ctrl_spi/uut/U288/CO (CMPR32X2TF)                  0.11      0.22       3.02 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N4 (net)        1                   0.00       3.02 f
  scpu_ctrl_spi/uut/U289/C (CMPR32X2TF)                   0.11      0.00       3.02 f
  scpu_ctrl_spi/uut/U289/CO (CMPR32X2TF)                  0.11      0.24       3.25 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N3 (net)        1                   0.00       3.25 f
  scpu_ctrl_spi/uut/add_x_283_3/U3/C (CMPR32X2TF)         0.11      0.00       3.25 f
  scpu_ctrl_spi/uut/add_x_283_3/U3/CO (CMPR32X2TF)        0.11      0.24       3.49 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N2 (net)        1                   0.00       3.49 f
  scpu_ctrl_spi/uut/U12/CI (ADDFX2TF)                     0.11      0.00       3.49 f
  scpu_ctrl_spi/uut/U12/S (ADDFX2TF)                      0.13      0.25       3.74 f
  scpu_ctrl_spi/uut/N481 (net)                  1                   0.00       3.74 f
  scpu_ctrl_spi/uut/U311/B0 (AOI22X4TF)                   0.13      0.00       3.74 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X4TF)                    0.26      0.17       3.91 r
  scpu_ctrl_spi/uut/N364 (net)                  1                   0.00       3.91 r
  scpu_ctrl_spi/uut/U309/A (NAND4X6TF)                    0.26      0.00       3.91 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X6TF)                    0.15      0.12       4.03 f
  scpu_ctrl_spi/uut/N1164 (net)                 3                   0.00       4.03 f
  scpu_ctrl_spi/uut/U322/A (CLKINVX4TF)                   0.15      0.00       4.03 f
  scpu_ctrl_spi/uut/U322/Y (CLKINVX4TF)                   0.14      0.12       4.16 r
  scpu_ctrl_spi/uut/N1165 (net)                 3                   0.00       4.16 r
  scpu_ctrl_spi/uut/U36/B0 (OAI22X1TF)                    0.14      0.00       4.16 r
  scpu_ctrl_spi/uut/U36/Y (OAI22X1TF)                     0.24      0.12       4.27 f
  scpu_ctrl_spi/uut/N17 (net)                   1                   0.00       4.27 f
  scpu_ctrl_spi/uut/U37/B0 (AOI21X1TF)                    0.24      0.00       4.27 f
  scpu_ctrl_spi/uut/U37/Y (AOI21X1TF)                     0.30      0.22       4.50 r
  scpu_ctrl_spi/uut/N18 (net)                   1                   0.00       4.50 r
  scpu_ctrl_spi/uut/U38/B0 (OAI21X1TF)                    0.30      0.00       4.50 r
  scpu_ctrl_spi/uut/U38/Y (OAI21X1TF)                     0.16      0.14       4.63 f
  scpu_ctrl_spi/uut/N542 (net)                  1                   0.00       4.63 f
  scpu_ctrl_spi/uut/reg_C_reg[15]/D (DFFNSRXLTF)          0.16      0.00       4.63 f
  data arrival time                                                            4.63

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[15]/CKN (DFFNSRXLTF)                  0.00       4.80 f
  library setup time                                               -0.14       4.66
  data required time                                                           4.66
  ------------------------------------------------------------------------------------
  data required time                                                           4.66
  data arrival time                                                           -4.63
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.03


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[14]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.21      0.55       0.55 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.21      0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.11      0.36       0.91 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.11      0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.11      0.24       1.15 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.11      0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.11      0.24       1.38 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.11      0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.11      0.24       1.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.11      0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.11      0.24       1.86 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       1.86 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.11      0.00       1.86 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.11      0.24       2.10 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.11      0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.12      0.25       2.35 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX4TF)                   0.12      0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX4TF)                   0.06      0.16       2.51 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CI (ADDFHX4TF)                   0.06      0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CO (ADDFHX4TF)                   0.06      0.14       2.65 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       2.65 f
  scpu_ctrl_spi/uut/U300/CI (ADDFHX4TF)                   0.06      0.00       2.65 f
  scpu_ctrl_spi/uut/U300/CO (ADDFHX4TF)                   0.06      0.14       2.79 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       2.79 f
  scpu_ctrl_spi/uut/U301/CI (ADDFHX4TF)                   0.06      0.00       2.79 f
  scpu_ctrl_spi/uut/U301/CO (ADDFHX4TF)                   0.06      0.14       2.93 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       2.93 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.06      0.00       2.93 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.11      0.22       3.15 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N4 (net)        1                   0.00       3.15 f
  scpu_ctrl_spi/uut/U5/CI (ADDFX2TF)                      0.11      0.00       3.15 f
  scpu_ctrl_spi/uut/U5/CO (ADDFX2TF)                      0.11      0.24       3.39 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N3 (net)        1                   0.00       3.39 f
  scpu_ctrl_spi/uut/U303/CI (ADDFHX2TF)                   0.11      0.00       3.39 f
  scpu_ctrl_spi/uut/U303/S (ADDFHX2TF)                    0.09      0.21       3.60 f
  scpu_ctrl_spi/uut/N514 (net)                  1                   0.00       3.60 f
  scpu_ctrl_spi/uut/U306/A0 (AOI22X4TF)                   0.09      0.00       3.60 f
  scpu_ctrl_spi/uut/U306/Y (AOI22X4TF)                    0.23      0.11       3.70 r
  scpu_ctrl_spi/uut/N405 (net)                  1                   0.00       3.70 r
  scpu_ctrl_spi/uut/U88/B0 (OAI31X2TF)                    0.23      0.00       3.70 r
  scpu_ctrl_spi/uut/U88/Y (OAI31X2TF)                     0.16      0.12       3.82 f
  scpu_ctrl_spi/uut/N410 (net)                  1                   0.00       3.82 f
  scpu_ctrl_spi/uut/U310/C (NOR4BX4TF)                    0.16      0.00       3.82 f
  scpu_ctrl_spi/uut/U310/Y (NOR4BX4TF)                    0.37      0.29       4.12 r
  scpu_ctrl_spi/uut/N1142 (net)                 3                   0.00       4.12 r
  scpu_ctrl_spi/uut/U43/A0 (OAI22X1TF)                    0.37      0.00       4.12 r
  scpu_ctrl_spi/uut/U43/Y (OAI22X1TF)                     0.21      0.15       4.27 f
  scpu_ctrl_spi/uut/N21 (net)                   1                   0.00       4.27 f
  scpu_ctrl_spi/uut/U44/B0 (AOI21X1TF)                    0.21      0.00       4.27 f
  scpu_ctrl_spi/uut/U44/Y (AOI21X1TF)                     0.30      0.22       4.49 r
  scpu_ctrl_spi/uut/N22 (net)                   1                   0.00       4.49 r
  scpu_ctrl_spi/uut/U45/B0 (OAI21X1TF)                    0.30      0.00       4.49 r
  scpu_ctrl_spi/uut/U45/Y (OAI21X1TF)                     0.16      0.14       4.62 f
  scpu_ctrl_spi/uut/N536 (net)                  1                   0.00       4.62 f
  scpu_ctrl_spi/uut/reg_C_reg[14]/D (DFFNSRXLTF)          0.16      0.00       4.62 f
  data arrival time                                                            4.62

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[14]/CKN (DFFNSRXLTF)                  0.00       4.80 f
  library setup time                                               -0.14       4.66
  data required time                                                           4.66
  ------------------------------------------------------------------------------------
  data required time                                                           4.66
  data arrival time                                                           -4.62
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.04


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[13]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.21      0.55       0.55 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.21      0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.11      0.36       0.91 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.11      0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.11      0.24       1.15 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.11      0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.11      0.24       1.38 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.11      0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.11      0.24       1.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.11      0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.11      0.24       1.86 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       1.86 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.11      0.00       1.86 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.11      0.24       2.10 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.11      0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.12      0.25       2.35 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX4TF)                   0.12      0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX4TF)                   0.06      0.16       2.51 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CI (ADDFHX4TF)                   0.06      0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CO (ADDFHX4TF)                   0.06      0.14       2.65 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       2.65 f
  scpu_ctrl_spi/uut/U300/CI (ADDFHX4TF)                   0.06      0.00       2.65 f
  scpu_ctrl_spi/uut/U300/CO (ADDFHX4TF)                   0.06      0.14       2.79 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       2.79 f
  scpu_ctrl_spi/uut/U301/CI (ADDFHX4TF)                   0.06      0.00       2.79 f
  scpu_ctrl_spi/uut/U301/CO (ADDFHX4TF)                   0.06      0.14       2.93 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       2.93 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.06      0.00       2.93 f
  scpu_ctrl_spi/uut/U298/S (CMPR32X2TF)                   0.11      0.23       3.16 f
  scpu_ctrl_spi/uut/N512 (net)                  1                   0.00       3.16 f
  scpu_ctrl_spi/uut/U857/A0 (AOI22X1TF)                   0.11      0.00       3.16 f
  scpu_ctrl_spi/uut/U857/Y (AOI22X1TF)                    0.36      0.20       3.36 r
  scpu_ctrl_spi/uut/N772 (net)                  1                   0.00       3.36 r
  scpu_ctrl_spi/uut/U739/B0 (OAI211X1TF)                  0.36      0.00       3.36 r
  scpu_ctrl_spi/uut/U739/Y (OAI211X1TF)                   0.17      0.16       3.51 f
  scpu_ctrl_spi/uut/N786 (net)                  1                   0.00       3.51 f
  scpu_ctrl_spi/uut/U351/B0 (AOI211X4TF)                  0.17      0.00       3.51 f
  scpu_ctrl_spi/uut/U351/Y (AOI211X4TF)                   0.16      0.32       3.84 r
  scpu_ctrl_spi/uut/N1161 (net)                 4                   0.00       3.84 r
  scpu_ctrl_spi/uut/U626/A0 (OAI22X1TF)                   0.16      0.00       3.84 r
  scpu_ctrl_spi/uut/U626/Y (OAI22X1TF)                    0.24      0.11       3.95 f
  scpu_ctrl_spi/uut/N1113 (net)                 1                   0.00       3.95 f
  scpu_ctrl_spi/uut/U625/B0 (AOI21X1TF)                   0.24      0.00       3.95 f
  scpu_ctrl_spi/uut/U625/Y (AOI21X1TF)                    0.29      0.22       4.17 r
  scpu_ctrl_spi/uut/N1114 (net)                 1                   0.00       4.17 r
  scpu_ctrl_spi/uut/U624/B0 (OAI21X1TF)                   0.29      0.00       4.17 r
  scpu_ctrl_spi/uut/U624/Y (OAI21X1TF)                    0.17      0.13       4.31 f
  scpu_ctrl_spi/uut/N530 (net)                  1                   0.00       4.31 f
  scpu_ctrl_spi/uut/reg_C_reg[13]/D (DFFNSRXLTF)          0.17      0.00       4.31 f
  data arrival time                                                            4.31

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[13]/CKN (DFFNSRXLTF)                  0.00       4.80 f
  library setup time                                               -0.14       4.66
  data required time                                                           4.66
  ------------------------------------------------------------------------------------
  data required time                                                           4.66
  data arrival time                                                           -4.31
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.35


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[10]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.21      0.55       0.55 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.21      0.00       0.55 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.11      0.36       0.91 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.11      0.00       0.91 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.11      0.24       1.15 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.11      0.00       1.15 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.11      0.24       1.38 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.11      0.00       1.38 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.11      0.24       1.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.11      0.00       1.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.11      0.24       1.86 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       1.86 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.11      0.00       1.86 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.11      0.24       2.10 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.11      0.00       2.10 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.12      0.25       2.35 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX4TF)                   0.12      0.00       2.35 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX4TF)                   0.06      0.16       2.51 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CI (ADDFHX4TF)                   0.06      0.00       2.51 f
  scpu_ctrl_spi/uut/U305/CO (ADDFHX4TF)                   0.06      0.14       2.65 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       2.65 f
  scpu_ctrl_spi/uut/U300/CI (ADDFHX4TF)                   0.06      0.00       2.65 f
  scpu_ctrl_spi/uut/U300/S (ADDFHX4TF)                    0.05      0.17       2.82 f
  scpu_ctrl_spi/uut/N510 (net)                  1                   0.00       2.82 f
  scpu_ctrl_spi/uut/U849/A0 (AOI22X1TF)                   0.05      0.00       2.82 f
  scpu_ctrl_spi/uut/U849/Y (AOI22X1TF)                    0.35      0.19       3.01 r
  scpu_ctrl_spi/uut/N398 (net)                  1                   0.00       3.01 r
  scpu_ctrl_spi/uut/U722/C0 (OAI211X1TF)                  0.35      0.00       3.01 r
  scpu_ctrl_spi/uut/U722/Y (OAI211X1TF)                   0.19      0.18       3.18 f
  scpu_ctrl_spi/uut/N401 (net)                  1                   0.00       3.18 f
  scpu_ctrl_spi/uut/U10/C0 (AOI211X2TF)                   0.19      0.00       3.18 f
  scpu_ctrl_spi/uut/U10/Y (AOI211X2TF)                    0.69      0.47       3.65 r
  scpu_ctrl_spi/uut/N1166 (net)                 4                   0.00       3.65 r
  scpu_ctrl_spi/uut/U715/A (INVX2TF)                      0.69      0.00       3.65 r
  scpu_ctrl_spi/uut/U715/Y (INVX2TF)                      0.22      0.19       3.84 f
  scpu_ctrl_spi/uut/N1163 (net)                 2                   0.00       3.84 f
  scpu_ctrl_spi/uut/U628/B1 (AOI22X1TF)                   0.22      0.00       3.84 f
  scpu_ctrl_spi/uut/U628/Y (AOI22X1TF)                    0.30      0.26       4.11 r
  scpu_ctrl_spi/uut/N1107 (net)                 1                   0.00       4.11 r
  scpu_ctrl_spi/uut/U627/C0 (OAI211X1TF)                  0.30      0.00       4.11 r
  scpu_ctrl_spi/uut/U627/Y (OAI211X1TF)                   0.15      0.15       4.25 f
  scpu_ctrl_spi/uut/N527 (net)                  1                   0.00       4.25 f
  scpu_ctrl_spi/uut/reg_C_reg[10]/D (DFFNSRXLTF)          0.15      0.00       4.25 f
  data arrival time                                                            4.25

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[10]/CKN (DFFNSRXLTF)                  0.00       4.80 f
  library setup time                                               -0.14       4.66
  data required time                                                           4.66
  ------------------------------------------------------------------------------------
  data required time                                                           4.66
  data arrival time                                                           -4.25
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.41


  Startpoint: scpu_ctrl_spi/uut/id_ir_reg[15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[2]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/id_ir_reg[15]/CK (DFFRX2TF)           0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/id_ir_reg[15]/Q (DFFRX2TF)            0.50      0.60       0.60 r
  scpu_ctrl_spi/uut/CODE_TYPE[4] (net)          7                   0.00       0.60 r
  scpu_ctrl_spi/uut/U325/A (NOR2X2TF)                     0.50      0.00       0.60 r
  scpu_ctrl_spi/uut/U325/Y (NOR2X2TF)                     0.26      0.26       0.86 f
  scpu_ctrl_spi/uut/N859 (net)                  6                   0.00       0.86 f
  scpu_ctrl_spi/uut/U869/A (INVX2TF)                      0.26      0.00       0.86 f
  scpu_ctrl_spi/uut/U869/Y (INVX2TF)                      0.36      0.28       1.14 r
  scpu_ctrl_spi/uut/N881 (net)                  5                   0.00       1.14 r
  scpu_ctrl_spi/uut/U314/C (NOR3X2TF)                     0.36      0.00       1.14 r
  scpu_ctrl_spi/uut/U314/Y (NOR3X2TF)                     0.24      0.23       1.37 f
  scpu_ctrl_spi/uut/N590 (net)                  5                   0.00       1.37 f
  scpu_ctrl_spi/uut/U4/A (INVX2TF)                        0.24      0.00       1.37 f
  scpu_ctrl_spi/uut/U4/Y (INVX2TF)                        0.48      0.34       1.71 r
  scpu_ctrl_spi/uut/N748 (net)                  6                   0.00       1.71 r
  scpu_ctrl_spi/uut/U339/C (NOR3X4TF)                     0.48      0.00       1.71 r
  scpu_ctrl_spi/uut/U339/Y (NOR3X4TF)                     0.25      0.20       1.91 f
  scpu_ctrl_spi/uut/N792 (net)                  8                   0.00       1.91 f
  scpu_ctrl_spi/uut/U846/A1 (AOI21X1TF)                   0.25      0.00       1.91 f
  scpu_ctrl_spi/uut/U846/Y (AOI21X1TF)                    0.88      0.59       2.50 r
  scpu_ctrl_spi/uut/N592 (net)                  4                   0.00       2.50 r
  scpu_ctrl_spi/uut/U634/B0 (OAI21X1TF)                   0.88      0.00       2.50 r
  scpu_ctrl_spi/uut/U634/Y (OAI21X1TF)                    0.25      0.20       2.70 f
  scpu_ctrl_spi/uut/N5010 (net)                 1                   0.00       2.70 f
  scpu_ctrl_spi/uut/U633/B1 (AOI22X1TF)                   0.25      0.00       2.70 f
  scpu_ctrl_spi/uut/U633/Y (AOI22X1TF)                    0.29      0.27       2.97 r
  scpu_ctrl_spi/uut/N5050 (net)                 1                   0.00       2.97 r
  scpu_ctrl_spi/uut/U632/C0 (OAI211X1TF)                  0.29      0.00       2.97 r
  scpu_ctrl_spi/uut/U632/Y (OAI211X1TF)                   0.17      0.15       3.13 f
  scpu_ctrl_spi/uut/N5140 (net)                 1                   0.00       3.13 f
  scpu_ctrl_spi/uut/U812/C0 (AOI211X1TF)                  0.17      0.00       3.13 f
  scpu_ctrl_spi/uut/U812/Y (AOI211X1TF)                   0.83      0.55       3.67 r
  scpu_ctrl_spi/uut/N1096 (net)                 3                   0.00       3.67 r
  scpu_ctrl_spi/uut/U961/A0N (AOI2BB2X1TF)                0.83      0.00       3.67 r
  scpu_ctrl_spi/uut/U961/Y (AOI2BB2X1TF)                  0.29      0.28       3.95 r
  scpu_ctrl_spi/uut/N1097 (net)                 1                   0.00       3.95 r
  scpu_ctrl_spi/uut/U622/C0 (OAI211X1TF)                  0.29      0.00       3.95 r
  scpu_ctrl_spi/uut/U622/Y (OAI211X1TF)                   0.19      0.14       4.10 f
  scpu_ctrl_spi/uut/N521 (net)                  1                   0.00       4.10 f
  scpu_ctrl_spi/uut/reg_C_reg[2]/D (DFFNSRX2TF)           0.19      0.00       4.10 f
  data arrival time                                                            4.10

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[2]/CKN (DFFNSRX2TF)                   0.00       4.80 f
  library setup time                                               -0.17       4.63
  data required time                                                           4.63
  ------------------------------------------------------------------------------------
  data required time                                                           4.63
  data arrival time                                                           -4.10
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.53


  Startpoint: scpu_ctrl_spi/uut/id_ir_reg[11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[8]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/id_ir_reg[11]/CK (DFFRX2TF)           0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/id_ir_reg[11]/Q (DFFRX2TF)            0.23      0.57       0.57 f
  scpu_ctrl_spi/uut/N203 (net)                  6                   0.00       0.57 f
  scpu_ctrl_spi/uut/U265/B (NOR2X2TF)                     0.23      0.00       0.57 f
  scpu_ctrl_spi/uut/U265/Y (NOR2X2TF)                     0.87      0.56       1.13 r
  scpu_ctrl_spi/uut/N893 (net)                  8                   0.00       1.13 r
  scpu_ctrl_spi/uut/U760/A (INVX2TF)                      0.87      0.00       1.13 r
  scpu_ctrl_spi/uut/U760/Y (INVX2TF)                      0.27      0.23       1.36 f
  scpu_ctrl_spi/uut/N358 (net)                  3                   0.00       1.36 f
  scpu_ctrl_spi/uut/U314/B (NOR3X2TF)                     0.27      0.00       1.36 f
  scpu_ctrl_spi/uut/U314/Y (NOR3X2TF)                     0.75      0.51       1.88 r
  scpu_ctrl_spi/uut/N590 (net)                  5                   0.00       1.88 r
  scpu_ctrl_spi/uut/U4/A (INVX2TF)                        0.75      0.00       1.88 r
  scpu_ctrl_spi/uut/U4/Y (INVX2TF)                        0.35      0.34       2.22 f
  scpu_ctrl_spi/uut/N748 (net)                  6                   0.00       2.22 f
  scpu_ctrl_spi/uut/U339/C (NOR3X4TF)                     0.35      0.00       2.22 f
  scpu_ctrl_spi/uut/U339/Y (NOR3X4TF)                     0.58      0.43       2.65 r
  scpu_ctrl_spi/uut/N792 (net)                  8                   0.00       2.65 r
  scpu_ctrl_spi/uut/U752/A (INVX2TF)                      0.58      0.00       2.65 r
  scpu_ctrl_spi/uut/U752/Y (INVX2TF)                      0.31      0.31       2.97 f
  scpu_ctrl_spi/uut/N773 (net)                  7                   0.00       2.97 f
  scpu_ctrl_spi/uut/U657/B1 (OAI22X1TF)                   0.31      0.00       2.97 f
  scpu_ctrl_spi/uut/U657/Y (OAI22X1TF)                    0.34      0.28       3.24 r
  scpu_ctrl_spi/uut/N578 (net)                  1                   0.00       3.24 r
  scpu_ctrl_spi/uut/U821/B0 (AOI211X1TF)                  0.34      0.00       3.24 r
  scpu_ctrl_spi/uut/U821/Y (AOI211X1TF)                   0.21      0.13       3.37 f
  scpu_ctrl_spi/uut/N580 (net)                  1                   0.00       3.37 f
  scpu_ctrl_spi/uut/U654/C0 (OAI211X1TF)                  0.21      0.00       3.37 f
  scpu_ctrl_spi/uut/U654/Y (OAI211X1TF)                   0.74      0.35       3.72 r
  scpu_ctrl_spi/uut/N1089 (net)                 3                   0.00       3.72 r
  scpu_ctrl_spi/uut/U653/B1 (AOI22X1TF)                   0.74      0.00       3.72 r
  scpu_ctrl_spi/uut/U653/Y (AOI22X1TF)                    0.22      0.21       3.93 f
  scpu_ctrl_spi/uut/N1068 (net)                 1                   0.00       3.93 f
  scpu_ctrl_spi/uut/U652/C0 (OAI211X1TF)                  0.22      0.00       3.93 f
  scpu_ctrl_spi/uut/U652/Y (OAI211X1TF)                   0.29      0.18       4.11 r
  scpu_ctrl_spi/uut/N5090 (net)                 1                   0.00       4.11 r
  scpu_ctrl_spi/uut/reg_C_reg[8]/D (DFFNSRXLTF)           0.29      0.00       4.11 r
  data arrival time                                                            4.11

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[8]/CKN (DFFNSRXLTF)                   0.00       4.80 f
  library setup time                                                0.00       4.80
  data required time                                                           4.80
  ------------------------------------------------------------------------------------
  data required time                                                           4.80
  data arrival time                                                           -4.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.69


  Startpoint: scpu_ctrl_spi/uut/id_ir_reg[11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[11]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP ibm13_wl10    scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  scpu_ctrl_spi/uut/id_ir_reg[11]/CK (DFFRX2TF)           0.50      0.00       0.00 r
  scpu_ctrl_spi/uut/id_ir_reg[11]/Q (DFFRX2TF)            0.23      0.57       0.57 f
  scpu_ctrl_spi/uut/N203 (net)                  6                   0.00       0.57 f
  scpu_ctrl_spi/uut/U265/B (NOR2X2TF)                     0.23      0.00       0.57 f
  scpu_ctrl_spi/uut/U265/Y (NOR2X2TF)                     0.87      0.56       1.13 r
  scpu_ctrl_spi/uut/N893 (net)                  8                   0.00       1.13 r
  scpu_ctrl_spi/uut/U760/A (INVX2TF)                      0.87      0.00       1.13 r
  scpu_ctrl_spi/uut/U760/Y (INVX2TF)                      0.27      0.23       1.36 f
  scpu_ctrl_spi/uut/N358 (net)                  3                   0.00       1.36 f
  scpu_ctrl_spi/uut/U314/B (NOR3X2TF)                     0.27      0.00       1.36 f
  scpu_ctrl_spi/uut/U314/Y (NOR3X2TF)                     0.75      0.51       1.88 r
  scpu_ctrl_spi/uut/N590 (net)                  5                   0.00       1.88 r
  scpu_ctrl_spi/uut/U4/A (INVX2TF)                        0.75      0.00       1.88 r
  scpu_ctrl_spi/uut/U4/Y (INVX2TF)                        0.35      0.34       2.22 f
  scpu_ctrl_spi/uut/N748 (net)                  6                   0.00       2.22 f
  scpu_ctrl_spi/uut/U339/C (NOR3X4TF)                     0.35      0.00       2.22 f
  scpu_ctrl_spi/uut/U339/Y (NOR3X4TF)                     0.58      0.43       2.65 r
  scpu_ctrl_spi/uut/N792 (net)                  8                   0.00       2.65 r
  scpu_ctrl_spi/uut/U752/A (INVX2TF)                      0.58      0.00       2.65 r
  scpu_ctrl_spi/uut/U752/Y (INVX2TF)                      0.31      0.31       2.97 f
  scpu_ctrl_spi/uut/N773 (net)                  7                   0.00       2.97 f
  scpu_ctrl_spi/uut/U651/B1 (OAI22X1TF)                   0.31      0.00       2.97 f
  scpu_ctrl_spi/uut/U651/Y (OAI22X1TF)                    0.34      0.28       3.24 r
  scpu_ctrl_spi/uut/N538 (net)                  1                   0.00       3.24 r
  scpu_ctrl_spi/uut/U817/B0 (AOI211X1TF)                  0.34      0.00       3.24 r
  scpu_ctrl_spi/uut/U817/Y (AOI211X1TF)                   0.21      0.13       3.37 f
  scpu_ctrl_spi/uut/N544 (net)                  1                   0.00       3.37 f
  scpu_ctrl_spi/uut/U647/C0 (OAI211X1TF)                  0.21      0.00       3.37 f
  scpu_ctrl_spi/uut/U647/Y (OAI211X1TF)                   0.73      0.35       3.72 r
  scpu_ctrl_spi/uut/N1118 (net)                 3                   0.00       3.72 r
  scpu_ctrl_spi/uut/U646/B1 (AOI22X1TF)                   0.73      0.00       3.72 r
  scpu_ctrl_spi/uut/U646/Y (AOI22X1TF)                    0.22      0.21       3.93 f
  scpu_ctrl_spi/uut/N1119 (net)                 1                   0.00       3.93 f
  scpu_ctrl_spi/uut/U645/C0 (OAI211X1TF)                  0.22      0.00       3.93 f
  scpu_ctrl_spi/uut/U645/Y (OAI211X1TF)                   0.29      0.18       4.11 r
  scpu_ctrl_spi/uut/N533 (net)                  1                   0.00       4.11 r
  scpu_ctrl_spi/uut/reg_C_reg[11]/D (DFFNSRXLTF)          0.29      0.00       4.11 r
  data arrival time                                                            4.11

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  clock uncertainty                                                -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[11]/CKN (DFFNSRXLTF)                  0.00       4.80 f
  library setup time                                                0.00       4.80
  data required time                                                           4.80
  ------------------------------------------------------------------------------------
  data required time                                                           4.80
  data arrival time                                                           -4.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.69


1
Information: Defining new variable 'ck_port'. (CMD-041)
Information: Defining new variable 'ck_uncertainty'. (CMD-041)
Information: Defining new variable 'icc_rpt_dir'. (CMD-041)
Information: Defining new variable 'ibm_sram_min_db_name'. (CMD-041)
Information: Defining new variable 'drv_cell_pin'. (CMD-041)
Information: Defining new variable 'ibm_sram_typ_db_name'. (CMD-041)
Information: Defining new variable 'module_name'. (CMD-041)
Information: Defining new variable 'out_load'. (CMD-041)
Information: Defining new variable 'icc_nlst_dir'. (CMD-041)
Information: Defining new variable 'iopad_max_db_name'. (CMD-041)
Information: Defining new variable 'my_design'. (CMD-041)
Information: Defining new variable 'syn_dir'. (CMD-041)
Information: Defining new variable 'glb_max_fan'. (CMD-041)
Information: Defining new variable 'icc_maxtlu_file'. (CMD-041)
Information: Defining new variable 'ck_period'. (CMD-041)
Information: Defining new variable 'icc_dir'. (CMD-041)
Information: Defining new variable 'icc_gds_layermap'. (CMD-041)
Information: Defining new variable 'fm_db_dir'. (CMD-041)
Information: Defining new variable 'icc_pad_lib'. (CMD-041)
Information: Defining new variable 'wl_model'. (CMD-041)
Information: Defining new variable 'src_path'. (CMD-041)
Information: Defining new variable 'grd_map'. (CMD-041)
Information: Defining new variable 'pt_dir'. (CMD-041)
Information: Defining new variable 'synopsys_min_db_name'. (CMD-041)
Information: Defining new variable 'synopsys_typ_db_name'. (CMD-041)
Information: Defining new variable 'synopsys_db_path'. (CMD-041)
Information: Defining new variable 'icc_max_lib'. (CMD-041)
Information: Defining new variable 'synopsys_sdb_path'. (CMD-041)
Information: Defining new variable 'icc_tlu_map'. (CMD-041)
Information: Defining new variable 'iopad_sdb_path'. (CMD-041)
Information: Defining new variable 'icc_plib_file'. (CMD-041)
Information: Defining new variable 'syn_db_dir'. (CMD-041)
Information: Defining new variable 'out_delay'. (CMD-041)
Information: Defining new variable 'sed_file'. (CMD-041)
Information: Defining new variable 'syn_nlst_dir'. (CMD-041)
Information: Defining new variable 'fm_rpt_dir'. (CMD-041)
Information: Defining new variable 'iopad_db_path'. (CMD-041)
Information: Defining new variable 'iopad_path'. (CMD-041)
Information: Defining new variable 'iopad_min_db_name'. (CMD-041)
Information: Defining new variable 'module_path'. (CMD-041)
Information: Defining new variable 'ideal_net'. (CMD-041)
Information: Defining new variable 'iopad_typ_db_name'. (CMD-041)
Information: Defining new variable 'chg_file'. (CMD-041)
Information: Defining new variable 'icc_pad_dir'. (CMD-041)
Information: Defining new variable 'glb_op_con'. (CMD-041)
Information: Defining new variable 'icc_mintlu_file'. (CMD-041)
Information: Defining new variable 'ibm_sram_max_db_name'. (CMD-041)
Information: Defining new variable 'star_dir'. (CMD-041)
Information: Defining new variable 'icc_min_lib'. (CMD-041)
Information: Defining new variable 'max_grd'. (CMD-041)
Information: Defining new variable 'icc_ref_lib'. (CMD-041)
Information: Defining new variable 'icc_lef_file'. (CMD-041)
Information: Defining new variable 'icc_tech_file'. (CMD-041)
Information: Defining new variable 'library_path'. (CMD-041)
Information: Defining new variable 'rst_port'. (CMD-041)
Information: Defining new variable 'icc_lef_lib'. (CMD-041)
Information: Defining new variable 'fm_dir'. (CMD-041)
Information: Defining new variable 'icc_db_dir'. (CMD-041)
Information: Defining new variable 'drv_cell'. (CMD-041)
Information: Defining new variable 'glb_max_tran'. (CMD-041)
Information: Defining new variable 'ck_latency_max'. (CMD-041)
Information: Defining new variable 'in_delay'. (CMD-041)
Information: Defining new variable 'syn_file'. (CMD-041)
Information: Defining new variable 'synopsys_max_db_name'. (CMD-041)
Information: Defining new variable 'ck_latency_min'. (CMD-041)
Information: Defining new variable 'min_grd'. (CMD-041)
Information: Defining new variable 'macro_db_path'. (CMD-041)
Information: Defining new variable 'icc_tech_dir'. (CMD-041)
Information: Defining new variable 'fp_chg'. (CMD-041)
Information: Defining new variable 'script_path'. (CMD-041)
Information: Defining new variable 'ck_tran'. (CMD-041)
Information: Defining new variable 'data'. (CMD-041)
Information: Defining new variable 'apollo_path'. (CMD-041)
Information: Defining new variable 'syn_rpt_dir'. (CMD-041)
dc_shell>
dc_shell>
dc_shell> report_cons
report_constraint  report_constraints
dc_shell> report_constraint -all_violators

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:22 2016
****************************************

This design has no violated constraints.

1
dc_shell>
dc_shell>
dc_shell> report
report_annotated_check                  report_dft_configuration                report_pipeline_scan_data_configur
report_annotated_delay                  report_dft_connect                      report_port
report_annotated_transition             report_dft_design                       report_power
report_aocvm                            report_dft_drc_rules                    report_power_calculation
report_app_var                          report_dft_drc_violations               report_power_domain
report_area                             report_dft_equivalent_signals           report_power_gating
report_attribute                        report_dft_insertion_configuration      report_power_pin_info
report_attributes                       report_dft_location                     report_power_switch
report_auto_ungroup                     report_dft_logic_usage                  report_pst
report_autofix_configuration            report_dft_partition                    report_qor
report_autofix_element                  report_dft_power_control                report_reference
report_boundary_cell                    report_dft_signal                       report_resources
report_boundary_cell_io                 report_direct_power_rail_tie            report_retention_cell
report_bsd_ac_port                      report_disable_timing                   report_saif
report_bsd_compliance                   report_dp_smartgen_options              report_scan_chain
report_bsd_configuration                report_dw_rp_group_options              report_scan_compression_configurat
report_bsd_instruction                  report_fsm                              report_scan_configuration
report_bsd_linkage_port                 report_hierarchy                        report_scan_group
report_bsd_patterns                     report_host_options                     report_scan_link
report_bsd_power_up_reset               report_ideal_network                    report_scan_path
report_budget                           report_ilm                              report_scan_register_type
report_buffer_tree                      report_interclock_relation              report_scan_replacement
report_buffer_tree_qor                  report_internal_loads                   report_scan_state
report_bus                              report_isolate_ports                    report_scan_suppress_toggling
report_cache                            report_isolation_cell                   report_serialize_configuration
report_case_analysis                    report_level_shifter                    report_supply_net
report_cell                             report_lib                              report_supply_port
report_check_library_options            report_logicbist_configuration          report_synlib
report_clock                            report_mode                             report_synthetic
report_clock_constraint                 report_multibit                         report_target_library_subset
report_clock_fanout                     report_mv_library_cells                 report_test_assume
report_clock_gating                     report_mw_lib                           report_test_model
report_clock_gating_check               report_name_rules                       report_test_point_element
report_clock_timing                     report_names                            report_test_power_modes
report_clock_tree                       report_net                              report_testability_configuration
report_clocks                           report_net_changes                      report_threshold_voltage_group
report_compile_options                  report_net_characteristics              report_timing
report_constraint                       report_net_fanout                       report_timing_derate
report_constraints                      report_operand_isolation                report_timing_requirements
report_crpr                             report_operating_conditions             report_transitive_fanin
report_datapath_gating                  report_partitions                       report_transitive_fanout
report_delay_calculation                report_pass_data                        report_ultra_optimization
report_design                           report_path_budget                      report_units
report_design_lib                       report_path_group                       report_use_test_model
report_dft_clock_controller             report_pin_map                          report_wire_load
report_dft_clock_gating_configuration   report_pin_name_synonym                 report_wrapper_configuration
dc_shell> report_timin
report_timing              report_timing_derate       report_timing_requirements
dc_shell> report_timing -significant_digits 6

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:34 2016
****************************************

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
Wire Load Model Mode: top

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCPU_SRAM_8BIT_ALU_SPI_TOP
                     ibm13_wl10            scx3_cmos8rf_rvt_tt_1p2v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)        0.000000   0.000000 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)         0.550002   0.550002 f
  scpu_ctrl_spi/uut/U286/CO (CMPR32X2TF)              0.338433   0.888435 f
  scpu_ctrl_spi/uut/U293/CO (ADDFHX2TF)               0.171372   1.059807 f
  scpu_ctrl_spi/uut/U292/CO (ADDFHX2TF)               0.162459   1.222267 f
  scpu_ctrl_spi/uut/U287/CO (CMPR32X2TF)              0.228879   1.451146 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/CO (CMPR32X2TF)   0.237713   1.688859 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/CO (CMPR32X2TF)   0.237713   1.926572 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/CO (CMPR32X2TF)   0.237535   2.164108 f
  scpu_ctrl_spi/uut/U294/CO (ADDFHX2TF)               0.171115   2.335223 f
  scpu_ctrl_spi/uut/U295/CO (ADDFHX2TF)               0.170459   2.505682 f
  scpu_ctrl_spi/uut/U290/CO (ADDFHX4TF)               0.149670   2.655352 f
  scpu_ctrl_spi/uut/U291/CO (ADDFHX4TF)               0.137518   2.792871 f
  scpu_ctrl_spi/uut/U288/CO (CMPR32X2TF)              0.223432   3.016303 f
  scpu_ctrl_spi/uut/U289/CO (CMPR32X2TF)              0.237713   3.254015 f
  scpu_ctrl_spi/uut/add_x_283_3/U3/CO (CMPR32X2TF)    0.237781   3.491796 f
  scpu_ctrl_spi/uut/U12/S (ADDFX2TF)                  0.257152   3.748948 r
  scpu_ctrl_spi/uut/U311/Y (AOI22X4TF)                0.089098   3.838047 f
  scpu_ctrl_spi/uut/U309/Y (NAND4X6TF)                0.121880   3.959927 r
  scpu_ctrl_spi/uut/U322/Y (CLKINVX4TF)               0.130380   4.090306 f
  scpu_ctrl_spi/uut/U308/Y (AOI22X4TF)                0.144359   4.234665 r
  scpu_ctrl_spi/uut/U307/Y (XNOR2X4TF)                0.135035   4.369700 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X2TF)                0.144917   4.514617 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                 0.119485   4.634102 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)       0.000000   4.634102 f
  data arrival time                                              4.634102

  clock CLK (fall edge)                               5.000000   5.000000
  clock network delay (ideal)                         0.000000   5.000000
  clock uncertainty                                   -0.200000  4.800000
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)     0.000000   4.800000 f
  library setup time                                  -0.161235  4.638765
  data required time                                             4.638765
  --------------------------------------------------------------------------
  data required time                                             4.638765
  data arrival time                                              -4.634102
  --------------------------------------------------------------------------
  slack (MET)                                                    0.004663


1
dc_shell>
dc_shell>
dc_shell> report
report_annotated_check                  report_dft_configuration                report_pipeline_scan_data_configur
report_annotated_delay                  report_dft_connect                      report_port
report_annotated_transition             report_dft_design                       report_power
report_aocvm                            report_dft_drc_rules                    report_power_calculation
report_app_var                          report_dft_drc_violations               report_power_domain
report_area                             report_dft_equivalent_signals           report_power_gating
report_attribute                        report_dft_insertion_configuration      report_power_pin_info
report_attributes                       report_dft_location                     report_power_switch
report_auto_ungroup                     report_dft_logic_usage                  report_pst
report_autofix_configuration            report_dft_partition                    report_qor
report_autofix_element                  report_dft_power_control                report_reference
report_boundary_cell                    report_dft_signal                       report_resources
report_boundary_cell_io                 report_direct_power_rail_tie            report_retention_cell
report_bsd_ac_port                      report_disable_timing                   report_saif
report_bsd_compliance                   report_dp_smartgen_options              report_scan_chain
report_bsd_configuration                report_dw_rp_group_options              report_scan_compression_configurat
report_bsd_instruction                  report_fsm                              report_scan_configuration
report_bsd_linkage_port                 report_hierarchy                        report_scan_group
report_bsd_patterns                     report_host_options                     report_scan_link
report_bsd_power_up_reset               report_ideal_network                    report_scan_path
report_budget                           report_ilm                              report_scan_register_type
report_buffer_tree                      report_interclock_relation              report_scan_replacement
report_buffer_tree_qor                  report_internal_loads                   report_scan_state
report_bus                              report_isolate_ports                    report_scan_suppress_toggling
report_cache                            report_isolation_cell                   report_serialize_configuration
report_case_analysis                    report_level_shifter                    report_supply_net
report_cell                             report_lib                              report_supply_port
report_check_library_options            report_logicbist_configuration          report_synlib
report_clock                            report_mode                             report_synthetic
report_clock_constraint                 report_multibit                         report_target_library_subset
report_clock_fanout                     report_mv_library_cells                 report_test_assume
report_clock_gating                     report_mw_lib                           report_test_model
report_clock_gating_check               report_name_rules                       report_test_point_element
report_clock_timing                     report_names                            report_test_power_modes
report_clock_tree                       report_net                              report_testability_configuration
report_clocks                           report_net_changes                      report_threshold_voltage_group
report_compile_options                  report_net_characteristics              report_timing
report_constraint                       report_net_fanout                       report_timing_derate
report_constraints                      report_operand_isolation                report_timing_requirements
report_crpr                             report_operating_conditions             report_transitive_fanin
report_datapath_gating                  report_partitions                       report_transitive_fanout
report_delay_calculation                report_pass_data                        report_ultra_optimization
report_design                           report_path_budget                      report_units
report_design_lib                       report_path_group                       report_use_test_model
report_dft_clock_controller             report_pin_map                          report_wire_load
report_dft_clock_gating_configuration   report_pin_name_synonym                 report_wrapper_configuration
dc_shell> report_area

****************************************
Report : area
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-SP2
Date   : Sun Jul 31 19:09:42 2016
****************************************

Library(s) Used:

    scx3_cmos8rf_rvt_tt_1p2v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_
    iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8b)
    RA1SHD_IBM512X8 (File: /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db)

Number of ports:               32
Number of nets:               515
Number of cells:              359
Number of references:          58

Combinational area:       596188.640327
Noncombinational area:    41067.147209
Net Interconnect area:    362181.855072

Total cell area:          637255.787537
Total area:               999437.642609
1
dc_shell>
dc_shell>
dc_shell>
dc_shell>
dc_shell> quit

Thank you...
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤

Session stopped
    - Press <return> to exit tab
    - Press R to restart session
    - Press S to save terminal output to file

Network error: Software caused connection abort
