Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		DENIED:		"Virtuoso_Digital_Implem"
	fel		DENIED:		"First_Encounter_VIP"
	invsb		DENIED:		"Innovus_Impl_System_Basic"
	invs		CHECKED OUT:	"Innovus_Impl_System"
Innovus_Impl_System 15.1 license checkout succeeded.
You can run 8 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.28-s006
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.28-s033_1" on Sat Mar  5 13:52:00 2022 (mem=96.0M) ---
--- Running on Cadence_SERVER (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) ---
This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing tcl/tk file "../Scripts/filter_PaR.tcl" ...
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../Source/Log_Syn_Res/filter_log_netlist.v
<CMD> set init_mmmc_file ../Scripts/MMMC.tcl
<CMD> set init_io_file ../Scripts/IO_assignment
<CMD> set init_pwr_net VDD
<CMD> init_design

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef ...

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef ...
Set DBUPerIGU to M2 pitch 630.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLNP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.

viaInitial starts at Sat Mar  5 13:52:01 2022
viaInitial ends at Sat Mar  5 13:52:01 2022
*** Begin netlist parsing (mem=335.6M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Source/Log_Syn_Res/filter_log_netlist.v'

*** Memory Usage v#1 (Current mem = 352.641M, initial mem = 96.047M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=352.6M) ***
Top level cell is filter_top.
Loading view definition file from ../Scripts/MMMC.tcl
Reading SLOWlib timing library '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C.lib' ...
Read 301 cells in library 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C' 
Ignored 3 cells in library 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading FASTlib timing library '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C.lib' ...
Read 301 cells in library 'D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C' 
Ignored 3 cells in library 'D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.08min, fe_real=0.10min, fe_mem=390.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell filter_top ...
*** Netlist is unique.
Set DBUPerIGU to techSite core_5v width 560.
** info: there are 778 modules.
** info: there are 12244 stdCell insts.

*** Memory Usage v#1 (Current mem = 406.176M, initial mem = 96.047M) ***
Reading IO assignment file "../Scripts/IO_assignment" ...
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MAXview
    RC-Corner Name        : RCcornerMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile'
 
 Analysis View: MINview
    RC-Corner Name        : RCcornerMIN
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Min/qrcTechFile'
Technology file '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile' associated with first view 'MAXview' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../Source/Log_Syn_Res/filter_constraints.sdc' ...
Current (total cpu=0:00:05.2, real=0:00:06.0, peak res=414.7M, current mem=512.5M)
filter_top
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

INFO (CTE): read_dc_script finished with 2 WARNING and 4 ERROR.
WARNING (CTE-25): Line: 9, 10 of File ../Source/Log_Syn_Res/filter_constraints.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=429.4M, current mem=527.0M)
Current (total cpu=0:00:05.2, real=0:00:06.0, peak res=429.4M, current mem=527.0M)
Total number of combinational cells: 220
Total number of sequential cells: 72
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BU_5VX1 BU_5VX0 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IN_5VX1 IN_5VX0 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4
Total number of identified unusable delay cells: 8

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -fplanOrigin center -site core_5v -r 0.7 0.5 25 25 25 25
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin vdd5 -inst *
<CMD> globalNetConnect VSS -type pgpin -pin gnd -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -type core_rings -jog_distance 3.15 -threshold 3.15 -nets {VSS VDD} -follow core -stacked_via_bottom_layer MET1 -layer {bottom MET1 top MET1 right MET2 left MET2} -width 3 -spacing {bottom 0.23 top 0.23 right 0.28 left 0.28} -offset 3.15
**WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 535.0M) ***
<CMD> fit
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit MET3 -max_same_layer_jog_length 6 -padcore_ring_bottom_layer_limit MET1 -set_to_set_distance 250 -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -padcore_ring_top_layer_limit MET3 -spacing 3 -merge_stripes_value 3.15 -layer MET2 -block_ring_bottom_layer_limit MET1 -width 5 -nets {VSS VDD} -stacked_via_bottom_layer MET1
**WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-354):	The power planner did not generate vertical stripe at -608.90 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 9 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 535.0M) ***
<CMD> fit
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1 METTPL } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1 METTPL } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1 METTPL }
*** Begin SPECIAL ROUTE on Sat Mar  5 13:52:02 2022 ***
SPECIAL ROUTE ran on directory: /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter
SPECIAL ROUTE ran on machine: Cadence_SERVER (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1108.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 301 macros, 55 used
Read in 50 components
  50 core components: 50 unplaced, 0 placed, 0 fixed
Read in 25 physical pins
  25 physical pins: 0 unplaced, 0 placed, 25 fixed
Read in 25 nets
Read in 2 special nets, 2 routed
Read in 125 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 382
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 191
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1118.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 155 via definition ...
 Updating DB with 25 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  5 13:52:02 2022
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  5 13:52:02 2022

sroute post-processing starts at Sat Mar  5 13:52:02 2022
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  5 13:52:02 2022
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 9.30 megs
sroute: Total Peak Memory used = 539.35 megs
<CMD> fit
<CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer MET1 -add_vias 1 -top_layer METTPL

The editPowerVia process is running on the entire design.
The editPowerVia process started at Sat Mar  5 13:52:02 2022.
The editPowerVia process ended at Sat Mar  5 13:52:02 2022.
<CMD> set sprEpvLayers {}
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix prePlace -outDir ../Reports/1_Encounter/0_prePlace
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=690.199 CPU=0:00:01.8 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.622  | 28.416  | 16.622  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ../Reports/1_Encounter/0_prePlace
Total CPU time: 3.15 sec
Total Real time: 4.0 sec
Total Memory Usage: 633.320312 Mbytes
<CMD> fit
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11222 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 649.2M, InitMEM = 649.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=697.359 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 697.4M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=689.3M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=689.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=689.3M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
filter_top
#std cell=12228 (0 fixed + 12228 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=15840 #term=45065 #term/net=2.85, #fixedIo=25, #floatIo=0, #fixedPin=25, #floatPin=0
stdCell: 12228 single + 0 double + 0 multi
Total standard cell length = 116.0846 (mm), area = 0.5201 (mm^2)
Average module density = 0.529.
Density for the design = 0.529.
       = stdcell_area 207294 sites (520059 um^2) / alloc_area 391780 sites (982898 um^2).
Pin Density = 0.217.
            = total # of pins 45065 / total Instance area 207294.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.684e+04 (2.79e+04 8.92e+03)
              Est.  stn bbox = 4.718e+04 (3.41e+04 1.31e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 697.0M
Iteration  2: Total net bbox = 3.684e+04 (2.79e+04 8.92e+03)
              Est.  stn bbox = 4.718e+04 (3.41e+04 1.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 697.0M
Iteration  3: Total net bbox = 6.874e+04 (5.37e+04 1.50e+04)
              Est.  stn bbox = 9.735e+04 (7.41e+04 2.32e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 700.0M
Iteration  4: Total net bbox = 4.222e+05 (1.72e+05 2.50e+05)
              Est.  stn bbox = 4.955e+05 (2.08e+05 2.88e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 704.9M
Iteration  5: Total net bbox = 4.069e+05 (1.90e+05 2.17e+05)
              Est.  stn bbox = 4.758e+05 (2.23e+05 2.53e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 705.2M
Iteration  6: Total net bbox = 4.304e+05 (2.02e+05 2.29e+05)
              Est.  stn bbox = 5.052e+05 (2.41e+05 2.64e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 705.2M
Iteration  7: Total net bbox = 4.646e+05 (2.31e+05 2.33e+05)
              Est.  stn bbox = 5.401e+05 (2.71e+05 2.69e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 705.2M
Iteration  8: Total net bbox = 4.646e+05 (2.31e+05 2.33e+05)
              Est.  stn bbox = 5.401e+05 (2.71e+05 2.69e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 705.2M
Iteration  9: Total net bbox = 4.667e+05 (2.40e+05 2.27e+05)
              Est.  stn bbox = 5.440e+05 (2.83e+05 2.61e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 705.3M
Iteration 10: Total net bbox = 4.667e+05 (2.40e+05 2.27e+05)
              Est.  stn bbox = 5.440e+05 (2.83e+05 2.61e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 705.3M
Iteration 11: Total net bbox = 4.723e+05 (2.40e+05 2.32e+05)
              Est.  stn bbox = 5.491e+05 (2.84e+05 2.65e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 706.6M
Iteration 12: Total net bbox = 5.023e+05 (2.67e+05 2.35e+05)
              Est.  stn bbox = 5.797e+05 (3.11e+05 2.69e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 706.6M
Iteration 13: Total net bbox = 5.023e+05 (2.67e+05 2.35e+05)
              Est.  stn bbox = 5.797e+05 (3.11e+05 2.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 706.6M
Iteration 14: Total net bbox = 5.023e+05 (2.67e+05 2.35e+05)
              Est.  stn bbox = 5.797e+05 (3.11e+05 2.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 706.6M
*** cost = 5.023e+05 (2.67e+05 2.35e+05) (cpu for global=0:00:30.8) real=0:00:32.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:23.0 real: 0:00:24.0
filter_top
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:45.8 mem=664.7M) ***
Total net length = 5.023e+05 (2.673e+05 2.350e+05) (ext = 1.079e+04)
Move report: Detail placement moves 12228 insts, mean move: 2.76 um, max move: 47.83 um
	Max move on inst (g334): (59.93, -287.62) --> (13.00, -286.72)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 664.7MB
Summary Report:
Instances move: 12228 (out of 12228 movable)
Mean displacement: 2.76 um
Max displacement: 47.83 um (Instance: g334) (59.926, -287.624) -> (13, -286.72)
	Length: 7 sites, height: 1 rows, site name: core_5v, cell type: NO2I1_5VX1
Total net length = 4.490e+05 (2.126e+05 2.364e+05) (ext = 1.078e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 664.7MB
*** Finished refinePlace (0:00:46.9 mem=664.7M) ***
Total net length = 4.455e+05 (2.118e+05 2.338e+05) (ext = 1.079e+04)
*** End of Placement (cpu=0:00:34.7, real=0:00:36.0, mem=664.7M) ***
default core: bins with density >  0.75 = 31.8 % ( 169 / 532 )
Density distribution unevenness ratio = 27.946%
*** Free Virtual Timing Model ...(mem=664.7M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 670.7M, totSessionCpu=0:00:48 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=670.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.2 670.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 670.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.3 678.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.00%	0	 0.00%
  3:	6	 0.02%	0	 0.00%
  4:	143	 0.36%	5	 0.01%
  5:	39450	99.62%	39595	99.99%


Total length: 5.707e+05um, number of vias: 76372
M1(H) length: 2.253e+04um, number of vias: 45043
M2(V) length: 3.083e+05um, number of vias: 31012
M3(H) length: 2.306e+05um, number of vias: 313
M4(V) length: 9.227e+03um, number of vias: 4
M5(H) length: 9.198e+01um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 678.7M 
*** Finished trialRoute (cpu=0:00:01.4 mem=678.7M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'filter_top' of instances=12228 and nets=18481 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 678.707M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 678.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.4  MEM= 683.2M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 685.1M, InitMEM = 683.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=735.309 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 735.3M) ***
Info: 2 clock nets excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 754.6M, totSessionCpu=0:00:54 **
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    20   |   579   |    25   |     25  |     0   |     0   |     0   |     0   | -16.94 |          0|          0|  52.10  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.24 |         55|          3|  52.21  |   0:00:03.0|     898.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=898.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 784.3M, totSessionCpu=0:01:01 **
Begin: GigaOpt Global Optimization
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2641 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|   0.000|   0.000|    52.21%|   0:00:00.0|  898.8M|   MAXview|       NA| NA                                            |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=898.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=898.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 782.3M, totSessionCpu=0:01:03 **
*** Starting refinePlace (0:01:03 mem=782.3M) ***
Density distribution unevenness ratio = 27.911%
Move report: Detail placement moves 454 insts, mean move: 7.82 um, max move: 45.36 um
	Max move on inst (g254): (257.16, -246.40) --> (211.80, -246.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 797.6MB
Summary Report:
Instances move: 454 (out of 12283 movable)
Mean displacement: 7.82 um
Max displacement: 45.36 um (Instance: g254) (257.16, -246.4) -> (211.8, -246.4)
	Length: 7 sites, height: 1 rows, site name: core_5v, cell type: NO2I1_5VX1
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 797.6MB
*** Finished refinePlace (0:01:05 mem=797.6M) ***
Density distribution unevenness ratio = 27.909%
Re-routed 1300 nets
Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 797.617M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 787.6M, InitMEM = 787.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=810.457 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 810.5M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Steiner Routed Nets: 8.17867253853%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=810.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 810.5M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 810.5M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.5 810.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.00%	0	 0.00%
  3:	8	 0.02%	3	 0.01%
  4:	135	 0.34%	5	 0.01%
  5:	39456	99.64%	39592	99.98%


Total length: 5.786e+05um, number of vias: 76516
M1(H) length: 2.239e+04um, number of vias: 45152
M2(V) length: 3.112e+05um, number of vias: 31040
M3(H) length: 2.346e+05um, number of vias: 320
M4(V) length: 1.040e+04um, number of vias: 4
M5(H) length: 9.450e+01um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 810.5M 
*** Finished trialRoute (cpu=0:00:01.8 mem=810.5M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 810.457M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 800.4M, InitMEM = 800.4M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=810.457 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 810.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 5.32 |          0|          0|  52.21  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.32 |          0|          2|  52.22  |   0:00:01.0|     902.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.32 |          0|          0|  52.22  |   0:00:00.0|     902.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=902.0M) ***

*** Starting refinePlace (0:01:15 mem=902.0M) ***
*** Starting refinePlace (0:01:15 mem=902.0M) ***
Total net length = 4.809e+05 (2.313e+05 2.496e+05) (ext = 9.840e+03)
Move report: Detail placement moves 13 insts, mean move: 5.86 um, max move: 9.52 um
	Max move on inst (u_IIR_section_3/u_multa2/mul_14_32/g6445): (-42.44, -49.28) --> (-37.40, -44.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 902.0MB
Summary Report:
Instances move: 13 (out of 12283 movable)
Mean displacement: 5.86 um
Max displacement: 9.52 um (Instance: u_IIR_section_3/u_multa2/mul_14_32/g6445) (-42.44, -49.28) -> (-37.4, -44.8)
	Length: 3 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX1
Total net length = 4.809e+05 (2.313e+05 2.496e+05) (ext = 9.840e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 902.0MB
*** Finished refinePlace (0:01:15 mem=902.0M) ***
*** maximum move = 9.52 um ***
*** Finished refinePlace (0:01:15 mem=902.0M) ***
*** Finished re-routing un-routed nets (902.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=902.0M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=825.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=825.7M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 817.672M)
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=817.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 817.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 817.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.5 817.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.00%	0	 0.00%
  3:	8	 0.02%	3	 0.01%
  4:	133	 0.34%	5	 0.01%
  5:	39458	99.64%	39592	99.98%


Total length: 5.788e+05um, number of vias: 76522
M1(H) length: 2.239e+04um, number of vias: 45153
M2(V) length: 3.114e+05um, number of vias: 31044
M3(H) length: 2.347e+05um, number of vias: 321
M4(V) length: 1.027e+04um, number of vias: 4
M5(H) length: 9.450e+01um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 817.7M 
*** Finished trialRoute (cpu=0:00:01.9 mem=817.7M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 817.672M)
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 815.7M, InitMEM = 815.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=810.457 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 810.5M) ***
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 772.3M, totSessionCpu=0:01:21 **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v#1 (mem=772.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=764.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=764.3M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
filter_top
#std cell=12283 (0 fixed + 12283 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=15895 #term=45175 #term/net=2.84, #fixedIo=25, #floatIo=0, #fixedPin=25, #floatPin=0
stdCell: 12283 single + 0 double + 0 multi
Total standard cell length = 116.3540 (mm), area = 0.5213 (mm^2)
Average module density = 0.530.
Density for the design = 0.530.
       = stdcell_area 207775 sites (521266 um^2) / alloc_area 391780 sites (982898 um^2).
Pin Density = 0.217.
            = total # of pins 45175 / total Instance area 207775.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.049e+05 (2.64e+05 2.41e+05)
              Est.  stn bbox = 5.935e+05 (3.12e+05 2.82e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 729.0M
Iteration  8: Total net bbox = 4.563e+05 (2.31e+05 2.26e+05)
              Est.  stn bbox = 5.418e+05 (2.77e+05 2.65e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 734.5M
Iteration  9: Total net bbox = 4.641e+05 (2.36e+05 2.28e+05)
              Est.  stn bbox = 5.473e+05 (2.81e+05 2.66e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 734.5M
Iteration 10: Total net bbox = 4.779e+05 (2.42e+05 2.36e+05)
              Est.  stn bbox = 5.612e+05 (2.87e+05 2.74e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 734.5M
Iteration 11: Total net bbox = 4.885e+05 (2.49e+05 2.39e+05)
              Est.  stn bbox = 5.723e+05 (2.95e+05 2.78e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 734.5M
Iteration 12: Total net bbox = 5.170e+05 (2.74e+05 2.43e+05)
              Est.  stn bbox = 6.013e+05 (3.20e+05 2.81e+05)
              cpu = 0:00:06.6 real = 0:00:07.0 mem = 734.5M
Iteration 13: Total net bbox = 5.170e+05 (2.74e+05 2.43e+05)
              Est.  stn bbox = 6.013e+05 (3.20e+05 2.81e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 734.5M
Iteration 14: Total net bbox = 5.170e+05 (2.74e+05 2.43e+05)
              Est.  stn bbox = 6.013e+05 (3.20e+05 2.81e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 734.5M
*** cost = 5.170e+05 (2.74e+05 2.43e+05) (cpu for global=0:00:10.6) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:06.6 real: 0:00:07.0
filter_top
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:01:36 mem=691.8M) ***
Total net length = 5.170e+05 (2.744e+05 2.426e+05) (ext = 1.017e+04)
Move report: Detail placement moves 12283 insts, mean move: 2.84 um, max move: 49.36 um
	Max move on inst (u_IIR_section_1/u_multa10/mul_82_33/g2976): (-347.18, -236.50) --> (-384.04, -224.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 691.8MB
Summary Report:
Instances move: 12283 (out of 12283 movable)
Mean displacement: 2.84 um
Max displacement: 49.36 um (Instance: u_IIR_section_1/u_multa10/mul_82_33/g2976) (-347.183, -236.499) -> (-384.04, -224)
	Length: 3 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX1
Total net length = 4.639e+05 (2.201e+05 2.438e+05) (ext = 1.018e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 691.8MB
*** Finished refinePlace (0:01:37 mem=691.8M) ***
Total net length = 4.604e+05 (2.192e+05 2.412e+05) (ext = 1.019e+04)
*** End of Placement (cpu=0:00:16.2, real=0:00:16.0, mem=691.8M) ***
default core: bins with density >  0.75 = 30.6 % ( 163 / 532 )
Density distribution unevenness ratio = 27.772%
*** Free Virtual Timing Model ...(mem=691.8M)
Starting IO pin assignment...
Starting congestion repair ...
*** Starting trialRoute (mem=691.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.2 693.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 693.4M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.4 701.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.00%	0	 0.00%
  3:	12	 0.03%	0	 0.00%
  4:	117	 0.30%	5	 0.01%
  5:	39470	99.67%	39595	99.99%


Total length: 5.770e+05um, number of vias: 77012
M1(H) length: 2.230e+04um, number of vias: 45153
M2(V) length: 3.095e+05um, number of vias: 31508
M3(H) length: 2.348e+05um, number of vias: 341
M4(V) length: 1.001e+04um, number of vias: 10
M5(H) length: 4.177e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 701.4M 
*** Finished trialRoute (cpu=0:00:01.5 mem=701.4M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:30, real = 0: 1:31, mem = 693.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCEXT-3530          5  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix preCTS_setup -outDir ../Reports/1_Encounter/1S_preCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=693.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=693.4M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 693.355M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=759.891 CPU=0:00:02.2 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.339  | 18.574  |  5.339  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.223%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/1S_preCTS
Total CPU time: 4.01 sec
Total Real time: 4.0 sec
Total Memory Usage: 723.730469 Mbytes
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix preCTS_hold -outDir ../Reports/1_Encounter/1H_preCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=704.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=704.1M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 704.121M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=759.375 CPU=0:00:02.3 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.400  | -8.400  | 22.174  |
|           TNS (ns):|-10138.3 |-10138.3 |  0.000  |
|    Violating Paths:|  1515   |  1515   |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 52.223%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/1H_preCTS
Total CPU time: 3.63 sec
Total Real time: 3.0 sec
Total Memory Usage: 708.144531 Mbytes
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 714.2M, totSessionCpu=0:01:47 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=714.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=714.2M) ***

Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=764.012 CPU=0:00:02.2 REAL=0:00:02.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.339  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1537   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.223%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 727.9M, totSessionCpu=0:01:51 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 727.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 727.9M) ***
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 779.6M, totSessionCpu=0:01:52 **
Begin: GigaOpt Global Optimization
Info: 2 clock nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2641 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|   0.000|   0.000|    52.22%|   0:00:00.0|  917.4M|   MAXview|       NA| NA                                            |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=917.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=917.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 792.9M, totSessionCpu=0:01:55 **
*** Starting refinePlace (0:01:55 mem=792.9M) ***
Density distribution unevenness ratio = 27.772%
Move report: Detail placement moves 256 insts, mean move: 10.08 um, max move: 47.60 um
	Max move on inst (u_IIR_section_2/u_multa8/mul_65_32/g6986): (419.00, 13.44) --> (371.40, 13.44)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 792.9MB
Summary Report:
Instances move: 256 (out of 12283 movable)
Mean displacement: 10.08 um
Max displacement: 47.60 um (Instance: u_IIR_section_2/u_multa8/mul_65_32/g6986) (419, 13.44) -> (371.4, 13.44)
	Length: 22 sites, height: 1 rows, site name: core_5v, cell type: EN3_5VX1
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 792.9MB
*** Finished refinePlace (0:01:56 mem=792.9M) ***
Density distribution unevenness ratio = 27.770%
Re-routed 785 nets
Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 792.875M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 782.8M, InitMEM = 782.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=815.77 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:02.0  mem= 815.8M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=815.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 815.8M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 815.8M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.5 815.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	2	 0.01%	0	 0.00%
  3:	10	 0.03%	0	 0.00%
  4:	124	 0.31%	5	 0.01%
  5:	39464	99.66%	39595	99.99%


Total length: 5.768e+05um, number of vias: 76929
M1(H) length: 2.225e+04um, number of vias: 45155
M2(V) length: 3.093e+05um, number of vias: 31408
M3(H) length: 2.346e+05um, number of vias: 352
M4(V) length: 1.020e+04um, number of vias: 14
M5(H) length: 4.731e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 815.8M 
*** Finished trialRoute (cpu=0:00:01.8 mem=815.8M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 815.770M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 805.7M, InitMEM = 805.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=815.77 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 815.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.36 |          0|          0|  52.22  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.36 |          0|          0|  52.22  |   0:00:00.0|     907.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=907.3M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=831.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=831.0M) ***

Extraction called for design 'filter_top' of instances=12283 and nets=18536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 822.984M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 821.0M, InitMEM = 821.0M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=815.77 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 815.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 777.6M, totSessionCpu=0:02:10 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.365  | 18.568  |  5.365  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.223%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 775.6M, totSessionCpu=0:02:11 **
*** Finished optDesign ***
<CMD> fit
<CMD> createClockTreeSpec -bufferList {BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
filter_top
Handle Multi Mode on mixed active views: MINview MAXview.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 2 clock roots are extracted.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MAXview
    RC-Corner Name        : RCcornerMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile'
 
 Analysis View: MINview
    RC-Corner Name        : RCcornerMIN
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Min/qrcTechFile'
Technology file '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile' associated with first view 'MAXview' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file '../Source/Log_Syn_Res/filter_constraints.sdc' ...
Current (total cpu=0:02:12, real=0:02:14, peak res=612.9M, current mem=655.3M)
filter_top
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 158).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints.sdc, Line 159).

INFO (CTE): read_dc_script finished with 2 WARNING and 4 ERROR.
WARNING (CTE-25): Line: 9, 10 of File ../Source/Log_Syn_Res/filter_constraints.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=506.2M, current mem=662.3M)
Current (total cpu=0:02:12, real=0:02:14, peak res=612.9M, current mem=662.3M)
Total number of combinational cells: 220
Total number of sequential cells: 72
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BU_5VX1 BU_5VX0 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IN_5VX1 IN_5VX0 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4
Total number of identified unusable delay cells: 8
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.248(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.10905(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.5116(ohm) [4.67335]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.16175(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.189(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.865791(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.248(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.10905(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.5116(ohm) [4.67335]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.16175(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.189(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.865791(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 MAXview
#2 MINview
Default Analysis Views is MAXview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: clk_div_3
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=676.3M) ***
*** End createClockTreeSpec (cpu=0:00:01.3, real=0:00:01.0, mem=676.3M) ***
<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir ../Reports/1_Encounter/2_CTS_results -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 672.3M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.248(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.10905(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.5116(ohm) [4.67335]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.16175(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.189(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.865791(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View MAXview :
Est. Cap                : 0.139764(V=0.13755 H=0.141979) (ff/um) [0.000139764]
Est. Res                : 0.290983(V=0.290983 H=0.290983)(ohm/um) [0.000290983]
Est. Via Res            : 5.2026(ohm) [9.68051]
Est. Via Cap            : 0.198374(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.141(ff/um) res=0.367(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.141(ff/um) res=0.291(ohm/um) viaRes=4.47791(ohm) viaCap=0.223989(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.142(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.200401(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.138(ff/um) res=0.291(ohm/um) viaRes=5.2026(ohm) viaCap=0.198374(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.158(ff/um) res=0.0836(ohm/um) viaRes=2.27109(ohm) viaCap=0.28396(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.248(ff/um) res=0.00344(ohm/um) viaRes=1.27671(ohm) viaCap=1.10905(ff)

RC Information for View MINview :
Est. Cap                : 0.115868(V=0.1144 H=0.117336) (ff/um) [0.000115868]
Est. Res                : 0.234206(V=0.234206 H=0.234206)(ohm/um) [0.000234206]
Est. Via Res            : 2.5116(ohm) [4.67335]
Est. Via Cap            : 0.165182(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.115(ff/um) res=0.298(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.16175(ohm) viaCap=0.185655(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.117(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.166258(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.114(ff/um) res=0.234(ohm/um) viaRes=2.5116(ohm) viaCap=0.165182(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.127(ff/um) res=0.07(ohm/um) viaRes=1.13554(ohm) viaCap=0.234299(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.189(ff/um) res=0.00265(ohm/um) viaRes=0.638357(ohm) viaCap=0.865791(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 MAXview
#2 MINview
Default Analysis Views is MAXview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: clk_div_3
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=672.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (1408) instances, and (0) nets in Clock clk_div_3.
*** Changed status on (217) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=672.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-951):	Net clk_div_3 have 1409 pins.
**WARN: (ENCCK-951):	Net clk_div_3 have 1409 pins.
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
*** Removed (0) buffers and (0) inverters in Clock clk_div_3.
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 672.316M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=672.3M) ***
<clockDesign CMD> ckSynthesis -report ../Reports/1_Encounter/2_CTS_results/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net clk_div_3 have 1409 pins.
**WARN: (ENCCK-951):	Net clk_div_3 have 1409 pins.
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
***** Allocate Placement Memory Finished (MEM: 672.316M)

Start to trace clock trees ...
*** Begin Tracer (mem=672.3M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
Tracing Clock clk_div_3 ...

Reconvergent mux Check for spec:clk_div_3 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=672.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 672.316M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          13.44(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          174.1(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (clk_div_3) Diagnostic check Parameters
Assumed driver input transition                   :          174.1(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.
** INFO Clock clk_div_3 has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX2 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX3 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY1_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY2_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY4_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY8_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX2 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX3 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX4 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX6 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX8 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX2 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX3 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX4 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice ST_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (EMS-63):	Message <ENCCK-6316> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          46
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          104.052 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          174.1(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          6.242650(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (clk_div_3) Diagnostic check Parameters
Assumed driver input transition                   :          174.1(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          6.242650(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 2000(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BU_5VX2) (BU_5VX3) (BU_5VX4) (BU_5VX6) (BU_5VX8) (IN_5VX12) (BU_5VX12) (BU_5VX16) (IN_5VX16) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 217
Nr.          Rising  Sync Pins  : 217
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (217-leaf) (mem=680.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=90[2214,2304*] trVio=B126(2079)S261(27438)ps N217 B20 G1 A110(109.7) L[4,4] C1/2 score=277551 cpu=0:00:16.0 mem=674M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:16.7, real=0:00:16.0, mem=674.3M)



**** CK_START: Update Database (mem=674.3M)
20 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=674.3M)

****** Clock Tree (clk_div_3) Structure
Max. Skew           : 6000(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BU_5VX2) (BU_5VX3) (BU_5VX4) (BU_5VX6) (BU_5VX8) (IN_5VX12) (BU_5VX12) (BU_5VX16) (IN_5VX16) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 1408
Nr.          Rising  Sync Pins  : 1408
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk_div_3)
Output_Net: (clk_div_3)   
**** CK_START: TopDown Tree Construction for clk_div_3 (1408-leaf) (mem=674.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=144[3488,3632*] trVio=B412(88691)S18(852)ps N1408 B293 G1 A1361(1361.3) L[6,6] C1/2 score=432791 cpu=0:00:42.0 mem=674M 

**** CK_END: TopDown Tree Construction for clk_div_3 (cpu=0:00:42.7, real=0:00:43.0, mem=674.3M)



**** CK_START: Update Database (mem=674.3M)
293 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=674.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 6.242650 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:03:12 mem=674.3M) ***
Total net length = 5.070e+05 (2.440e+05 2.630e+05) (ext = 6.811e+03)
Move report: Detail placement moves 2185 insts, mean move: 7.83 um, max move: 54.88 um
	Max move on inst (u_IIR_section_3/u_multa6/mul_48_32/g5280): (11.88, 17.92) --> (-34.04, 26.88)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 682.8MB
Summary Report:
Instances move: 2185 (out of 10971 movable)
Mean displacement: 7.83 um
Max displacement: 54.88 um (Instance: u_IIR_section_3/u_multa6/mul_48_32/g5280) (11.88, 17.92) -> (-34.04, 26.88)
	Length: 16 sites, height: 1 rows, site name: core_5v, cell type: HA_5VX1
Total net length = 5.070e+05 (2.440e+05 2.630e+05) (ext = 6.811e+03)
Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 682.8MB
*** Finished refinePlace (0:03:28 mem=682.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:16.1  MEM: 682.785M)
**WARN: (ENCCK-6323):	The placement of u_IIR_section_3/u_multa6/mul_48_32/g5280 was moved by 54.88 microns during refinePlace. Original location : (11.88, 17.92), Refined location : (-34.04, 26.88)
**WARN: (ENCCK-6323):	The placement of u_IIR_section_3/u_multa6/mul_48_32/g5089 was moved by 49.84 microns during refinePlace. Original location : (20.28, 22.4), Refined location : (-25.08, 26.88)
**WARN: (ENCCK-6323):	The placement of clk_div_3__L3_I2 was moved by 49.28 microns during refinePlace. Original location : (-133.72, 22.4), Refined location : (-151.64, -8.96)
**WARN: (ENCCK-6323):	The placement of clk__L3_I1 was moved by 48.72 microns during refinePlace. Original location : (-32.36, 264.32), Refined location : (-67.64, 250.88)
**WARN: (ENCCK-6323):	The placement of u_IIR_section_3/u_multa8/mul_65_32/g7179 was moved by 48.72 microns during refinePlace. Original location : (8.52, 22.4), Refined location : (-35.72, 26.88)
**WARN: (ENCCK-6323):	The placement of clk__L3_I10 was moved by 47.6 microns during refinePlace. Original location : (-32.36, 264.32), Refined location : (-75.48, 268.8)
**WARN: (ENCCK-6323):	The placement of u_IIR_section_1/u_multa4/inc_add_33_39_5/g302 was moved by 45.36 microns during refinePlace. Original location : (-329.72, 62.72), Refined location : (-370.6, 67.2)
**WARN: (ENCCK-6323):	The placement of clk_div_3__L4_I4 was moved by 43.12 microns during refinePlace. Original location : (-261.96, 85.12), Refined location : (-223.32, 89.6)
**WARN: (ENCCK-6323):	The placement of u_IIR_section_3/u_suma2/csa_tree_add_67_33_groupi/g747 was moved by 43.12 microns during refinePlace. Original location : (-95.08, 156.8), Refined location : (-129.24, 147.84)
**WARN: (ENCCK-6323):	The placement of clk_div_3__L5_I135 was moved by 42.56 microns during refinePlace. Original location : (-82.2, 232.96), Refined location : (-44.12, 228.48)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 6.24265 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 984...


Refine place movement check finished, CPU=0:00:16.2 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C 2333.7(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 2222.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2222.8~2333.7(ps)      0~10(ps)            
Fall Phase Delay               : 2117.1~2231.9(ps)      0~10(ps)            
Trig. Edge Skew                : 110.9(ps)              2000(ps)            
Rise Skew                      : 110.9(ps)              
Fall Skew                      : 114.8(ps)              
Max. Rise Buffer Tran.         : 334.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 295(ps)                200(ps)             
Max. Rise Sink Tran.           : 466.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 374.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 175(ps)                0(ps)               
Min. Fall Buffer Tran.         : 161.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 243.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 196.9(ps)              0(ps)               

view MAXview : skew = 110.9ps (required = 2000ps)
view MINview : skew = 55.2ps (required = 2000ps)



**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=236)
Level 4 (Total=34	Sink=0	BU_5VX16=34)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_FIR/Delay14_out1_reg[3]/C 3672.8(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_FIR/Delay04_out1_reg[8]/C 3542.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3542.3~3672.8(ps)      0~10(ps)            
Fall Phase Delay               : 3282.4~3394.7(ps)      0~10(ps)            
Trig. Edge Skew                : 130.5(ps)              6000(ps)            
Rise Skew                      : 130.5(ps)              
Fall Skew                      : 112.3(ps)              
Max. Rise Buffer Tran.         : 616.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 490.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 214.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 168.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 137.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 146.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 123.4(ps)              0(ps)               

view MAXview : skew = 130.5ps (required = 6000ps)
view MINview : skew = 70.3ps (required = 6000ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'MAXview'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For Reconvergent Clock Component ***
The clock tree clk_div_3 has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'MAXview' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (-597960 421120) to (-348200 353920)
MaxTriggerDelay: 2262.4 (ps)
MinTriggerDelay: 2151.6 (ps)
Skew: 110.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=711.4M) ***
Reducing the skew of clock tree 'clk' in 'MAXview' view ...

moving 'clk__L2_I0' from (-50840 237440) to (-31240 237440)
moving 'clk__L2_I0' from (-31240 237440) to (-11640 264320)
MaxTriggerDelay: 2258.4 (ps)
MinTriggerDelay: 2156.7 (ps)
Skew: 101.7 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=711.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 3 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.2 real=0:00:00.0 mem=711.4M) ***
Reducing the latency of clock tree 'clk_div_3' in 'MAXview' view ...

Calculating pre-route downstream delay for clock tree 'clk_div_3'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk_div_3__L2_I1' from (4600 40320) to (-13880 26880)
moving 'clk_div_3__L2_I2' from (19160 35840) to (120 22400)
moving 'clk_div_3__L4_I20' from (-7160 13440) to (2920 26880)
moving 'clk_div_3__L1_I0' from (-597960 -376320) to (-317960 -179200)
moving 'clk_div_3__L4_I27' from (-97880 -8960) to (-85000 -35840)
moving 'clk_div_3__L1_I0' from (-317960 -179200) to (-319080 -174720)
MaxTriggerDelay: 3552.2 (ps)
MinTriggerDelay: 3430 (ps)
Skew: 122.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.4 real=0:00:00.0 mem=711.4M) ***
Reducing the skew of clock tree 'clk_div_3' in 'MAXview' view ...

MaxTriggerDelay: 3552.2 (ps)
MinTriggerDelay: 3440.5 (ps)
Skew: 111.7 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.2 real=0:00:00.0 mem=711.4M) ***
Resized (BU_5VX16->BU_5VX12): clk_div_3__L4_I5
Resized (BU_5VX16->BU_5VX12): clk_div_3__L4_I11
Resized (BU_5VX12->BU_5VX16): clk_div_3__L5_I31
resized 3 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 6 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.5 real=0:00:00.0 mem=711.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:03:30 mem=711.4M) ***
Total net length = 5.202e+05 (2.541e+05 2.661e+05) (ext = 7.609e+03)
Move report: Detail placement moves 71 insts, mean move: 4.98 um, max move: 18.48 um
	Max move on inst (clk__L2_I0): (-11.64, 264.32) --> (6.84, 264.32)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 711.4MB
Summary Report:
Instances move: 71 (out of 10971 movable)
Mean displacement: 4.98 um
Max displacement: 18.48 um (Instance: clk__L2_I0) (-11.64, 264.32) -> (6.84, 264.32)
	Length: 37 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX16
Total net length = 5.202e+05 (2.541e+05 2.661e+05) (ext = 7.609e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 711.4MB
*** Finished refinePlace (0:03:31 mem=711.4M) ***
***** Refine Placement Finished (CPU Time: 0:00:01.7  MEM: 711.402M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C 2260.6(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 2163.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2163.4~2260.6(ps)      0~10(ps)            
Fall Phase Delay               : 2057.9~2159.4(ps)      0~10(ps)            
Trig. Edge Skew                : 97.2(ps)               2000(ps)            
Rise Skew                      : 97.2(ps)               
Fall Skew                      : 101.5(ps)              
Max. Rise Buffer Tran.         : 334.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 294.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 466.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 374.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 175.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 161.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 243.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 196.9(ps)              0(ps)               

view MAXview : skew = 97.2ps (required = 2000ps)
view MINview : skew = 49.4ps (required = 2000ps)



**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay31_out1_reg[10]/C 3558.9(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[2].u_FIR/Delay01_out1_reg[2]/C 3441.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3441.6~3558.9(ps)      0~10(ps)            
Fall Phase Delay               : 3172~3282.6(ps)        0~10(ps)            
Trig. Edge Skew                : 117.3(ps)              6000(ps)            
Rise Skew                      : 117.3(ps)              
Fall Skew                      : 110.6(ps)              
Max. Rise Buffer Tran.         : 616.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 490.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 214.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 168.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 136.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 140.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 113.7(ps)              0(ps)               

view MAXview : skew = 117.3ps (required = 6000ps)
view MINview : skew = 60.1ps (required = 6000ps)


Generating Clock Analysis Report ../Reports/1_Encounter/2_CTS_results/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:02.7 real=0:00:03.0 mem=711.4M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:03:31 mem=711.4M) ***
Total net length = 5.204e+05 (2.542e+05 2.662e+05) (ext = 7.609e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 711.4MB
Summary Report:
Instances move: 0 (out of 10971 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.204e+05 (2.542e+05 2.662e+05) (ext = 7.609e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 711.4MB
*** Finished refinePlace (0:03:31 mem=711.4M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 711.402M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C 2260.6(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 2163.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2163.4~2260.6(ps)      0~10(ps)            
Fall Phase Delay               : 2057.9~2159.4(ps)      0~10(ps)            
Trig. Edge Skew                : 97.2(ps)               2000(ps)            
Rise Skew                      : 97.2(ps)               
Fall Skew                      : 101.5(ps)              
Max. Rise Buffer Tran.         : 334.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 294.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 466.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 374.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 175.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 161.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 243.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 196.9(ps)              0(ps)               

view MAXview : skew = 97.2ps (required = 2000ps)
view MINview : skew = 49.4ps (required = 2000ps)



**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay31_out1_reg[10]/C 3558.9(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[2].u_FIR/Delay01_out1_reg[2]/C 3441.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3441.6~3558.9(ps)      0~10(ps)            
Fall Phase Delay               : 3172~3282.6(ps)        0~10(ps)            
Trig. Edge Skew                : 117.3(ps)              6000(ps)            
Rise Skew                      : 117.3(ps)              
Fall Skew                      : 110.6(ps)              
Max. Rise Buffer Tran.         : 616.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 490.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 214.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 168.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 136.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 140.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 113.7(ps)              0(ps)               

view MAXview : skew = 117.3ps (required = 6000ps)
view MINview : skew = 60.1ps (required = 6000ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  5 13:55:29 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.600 - 3.600] has 1 net.
#Voltage range [0.000 - 3.600] has 18847 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 719.74 (MB), peak = 776.99 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  5 13:55:33 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  5 13:55:33 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1453          24       12825    48.29%
#  Metal 2        V        1918         103       12825     0.00%
#  Metal 3        H        1477           0       12825     0.00%
#  Metal 4        V        2021           0       12825     0.00%
#  Metal 5        H         738           0       12825     0.00%
#  Metal 6        V         202           0       12825     0.00%
#  --------------------------------------------------------------
#  Total                   7809       1.11%  76950     8.05%
#
#  315 nets (1.67%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.04 (MB), peak = 776.99 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.32 (MB), peak = 776.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.37 (MB), peak = 776.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2641 (skipped).
#Total number of selected nets for routing = 315.
#Total number of unselected nets (but routable) for routing = 15893 (skipped).
#Total number of nets in the design = 18849.
#
#15893 skipped nets do not have any wires.
#315 routable nets have only global wires.
#315 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                315               0  
#------------------------------------------------
#        Total                315               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                315           15893  
#------------------------------------------------
#        Total                315           15893  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 56626 um.
#Total half perimeter of net bounding box = 51876 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 104 um.
#Total wire length on LAYER MET3 = 31402 um.
#Total wire length on LAYER MET4 = 25120 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 5875
#Up-Via Summary (total 5875):
#           
#-----------------------
#  Metal 1         2251
#  Metal 2         1962
#  Metal 3         1662
#-----------------------
#                  5875 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.44 (MB), peak = 776.99 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sat Mar  5 13:55:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.45 (MB), peak = 776.99 (MB)
#Start Track Assignment.
#Done with 1243 horizontal wires in 1 hboxes and 1289 vertical wires in 2 hboxes.
#Done with 91 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 56163 um.
#Total half perimeter of net bounding box = 51876 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 114 um.
#Total wire length on LAYER MET3 = 30861 um.
#Total wire length on LAYER MET4 = 25189 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 5875
#Up-Via Summary (total 5875):
#           
#-----------------------
#  Metal 1         2251
#  Metal 2         1962
#  Metal 3         1662
#-----------------------
#                  5875 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 696.80 (MB), peak = 776.99 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 31.35 (MB)
#Total memory = 696.80 (MB)
#Peak memory = 776.99 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.8% of the total area was rechecked for DRC, and 60.8% required routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 740.08 (MB), peak = 776.99 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.05 (MB), peak = 776.99 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.05 (MB), peak = 776.99 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 58779 um.
#Total half perimeter of net bounding box = 51876 um.
#Total wire length on LAYER MET1 = 339 um.
#Total wire length on LAYER MET2 = 2268 um.
#Total wire length on LAYER MET3 = 30485 um.
#Total wire length on LAYER MET4 = 25687 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 6702
#Up-Via Summary (total 6702):
#           
#-----------------------
#  Metal 1         2294
#  Metal 2         2122
#  Metal 3         2286
#-----------------------
#                  6702 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 46.24 (MB)
#Total memory = 743.07 (MB)
#Peak memory = 776.99 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 46.27 (MB)
#Total memory = 743.07 (MB)
#Peak memory = 776.99 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 76.86 (MB)
#Total memory = 743.18 (MB)
#Peak memory = 776.99 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  5 13:55:48 2022
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk_div_3__L5_N115" is 0.773428

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N226 has 55.8045 percent resistance deviation between preRoute resistance (101.868 ohm) and after route resistance (230.495 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N142 has 55.2349 percent resistance deviation between preRoute resistance (96.3627 ohm) and after route resistance (215.263 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N214 has 53.9275 percent resistance deviation between preRoute resistance (97.1398 ohm) and after route resistance (210.841 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L4_N31 has 53.5116 percent resistance deviation between preRoute resistance (164.136 ohm) and after route resistance (353.068 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N132 has 52.8829 percent resistance deviation between preRoute resistance (115.512 ohm) and after route resistance (245.16 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L4_N23 has 52.6896 percent resistance deviation between preRoute resistance (125.869 ohm) and after route resistance (266.049 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N113 has 52.6418 percent resistance deviation between preRoute resistance (104.32 ohm) and after route resistance (220.278 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N218 has 52.0115 percent resistance deviation between preRoute resistance (98.7318 ohm) and after route resistance (205.74 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N204 has 51.8875 percent resistance deviation between preRoute resistance (86.6573 ohm) and after route resistance (180.114 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N13 has 51.5409 percent resistance deviation between preRoute resistance (128.408 ohm) and after route resistance (264.983 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N5 has 51.3142 percent resistance deviation between preRoute resistance (667.685 ohm) and after route resistance (1371.42 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L2_N2 has 50.8488 percent resistance deviation between preRoute resistance (91.2196 ohm) and after route resistance (185.59 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N39 has 50.7235 percent resistance deviation between preRoute resistance (92.8071 ohm) and after route resistance (188.34 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N215 has 50.6704 percent resistance deviation between preRoute resistance (97.7087 ohm) and after route resistance (198.073 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N4 has 50.5669 percent resistance deviation between preRoute resistance (96.5406 ohm) and after route resistance (195.295 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N112 has 50.2395 percent resistance deviation between preRoute resistance (116.272 ohm) and after route resistance (233.663 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N210 has 49.7446 percent resistance deviation between preRoute resistance (96.5287 ohm) and after route resistance (192.076 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N45 has 49.4431 percent resistance deviation between preRoute resistance (106.308 ohm) and after route resistance (210.275 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L4_N24 has 49.4361 percent resistance deviation between preRoute resistance (144.712 ohm) and after route resistance (286.196 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk_div_3__L5_N140 has 49.1682 percent resistance deviation between preRoute resistance (105.276 ohm) and after route resistance (207.106 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Del_Input_reg[0][0]/C 2278.3(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 2183.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2183.9~2278.3(ps)      0~10(ps)            
Fall Phase Delay               : 2076.9~2176.5(ps)      0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               2000(ps)            
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 99.6(ps)               
Max. Rise Buffer Tran.         : 335.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 295.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 479.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 384.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 173.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 159.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 244.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 197.2(ps)              0(ps)               

view MAXview : skew = 94.4ps (required = 2000ps)
view MINview : skew = 48.5ps (required = 2000ps)



**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay31_out1_reg[10]/C 3592.6(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_FIR/Delay04_out1_reg[8]/C 3453.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3453.5~3592.6(ps)      0~10(ps)            
Fall Phase Delay               : 3189.2~3315.7(ps)      0~10(ps)            
Trig. Edge Skew                : 139.1(ps)              6000(ps)            
Rise Skew                      : 139.1(ps)              
Fall Skew                      : 126.5(ps)              
Max. Rise Buffer Tran.         : 621.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 493.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 216.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 183.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 168.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 137.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 145.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.3(ps)              0(ps)               

view MAXview : skew = 139.1ps (required = 6000ps)
view MINview : skew = 66.8ps (required = 6000ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'MAXview'...
setting up for view 'MINview'...
setting up for view 'MAXview'...
setting up for view 'MINview'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=797.2M) ***
Selecting the worst MMMC view of clock tree 'clk_div_3' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=797.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=797.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'MAXview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Del_Input_reg[0][0]/C 2278.3(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 2183.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2183.9~2278.3(ps)      0~10(ps)            
Fall Phase Delay               : 2076.9~2176.5(ps)      0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               2000(ps)            
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 99.6(ps)               
Max. Rise Buffer Tran.         : 335.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 295.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 479.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 384.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 173.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 159.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 244.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 197.2(ps)              0(ps)               

view MAXview : skew = 94.4ps (required = 2000ps)
view MINview : skew = 48.5ps (required = 2000ps)


Clock clk has been routed. Routing guide will not be generated.
*** Look For Reconvergent Clock Component ***
The clock tree clk_div_3 has no reconvergent cell.

**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay31_out1_reg[10]/C 3592.6(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_FIR/Delay04_out1_reg[8]/C 3453.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3453.5~3592.6(ps)      0~10(ps)            
Fall Phase Delay               : 3189.2~3315.7(ps)      0~10(ps)            
Trig. Edge Skew                : 139.1(ps)              6000(ps)            
Rise Skew                      : 139.1(ps)              
Fall Skew                      : 126.5(ps)              
Max. Rise Buffer Tran.         : 621.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 493.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 216.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 183.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 168.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 137.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 145.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.3(ps)              0(ps)               

view MAXview : skew = 139.1ps (required = 6000ps)
view MINview : skew = 66.8ps (required = 6000ps)


Clock clk_div_3 has been routed. Routing guide will not be generated.
Generating Clock Analysis Report ../Reports/1_Encounter/2_CTS_results/clock.report ....
Generating Clock Routing Guide filter_top.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          984
Check route layer follows preference              :          0
Check route follows guide                         :          1
clock gating checks                               :          0
Wire resistance checks                            :          139

 CONSTRAINTS
*** End ckSynthesis (cpu=0:01:38, real=0:01:38, mem=797.2M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report ../Reports/1_Encounter/2_CTS_results/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=797.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 315

Phase 1a-1d Overflow: 0.01% H + 0.00% V (0:00:00.2 797.2M)

Overflow: 0.01% H + 0.00% V (0:00:00.0 797.2M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.01% H + 0.00% V (0:00:00.4 797.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.00%	0	 0.00%
 -1:	1	 0.00%	0	 0.00%
--------------------------------------
  0:	5	 0.01%	0	 0.00%
  1:	18	 0.05%	0	 0.00%
  2:	56	 0.14%	1	 0.00%
  3:	196	 0.49%	2	 0.01%
  4:	845	 2.13%	11	 0.03%
  5:	38478	97.17%	39586	99.96%


Total length: 6.285e+05um, number of vias: 81617
M1(H) length: 2.186e+04um, number of vias: 45825
M2(V) length: 3.023e+05um, number of vias: 33090
M3(H) length: 2.672e+05um, number of vias: 2690
M4(V) length: 3.693e+04um, number of vias: 12
M5(H) length: 2.507e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 797.2M 
*** Finished trialRoute (cpu=0:00:01.5 mem=797.2M) ***

Extraction called for design 'filter_top' of instances=12596 and nets=18849 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 797.184M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'MAXview'...
setting up for view 'MINview'...
setting up for view 'MAXview'...
setting up for view 'MINview'...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Del_Input_reg[0][0]/C 2285.8(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 2183.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2183.7~2285.8(ps)      0~10(ps)            
Fall Phase Delay               : 2082.5~2191.7(ps)      0~10(ps)            
Trig. Edge Skew                : 102.1(ps)              2000(ps)            
Rise Skew                      : 102.1(ps)              
Fall Skew                      : 109.2(ps)              
Max. Rise Buffer Tran.         : 334.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 295.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 493.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 398.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 172.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 160(ps)                0(ps)               
Min. Rise Sink Tran.           : 244.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 200.3(ps)              0(ps)               

view MAXview : skew = 102.1ps (required = 2000ps)
view MINview : skew = 46.9ps (required = 2000ps)



**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay22_out1_reg[17]/C 3583.8(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_FIR/Delay21_out1_reg[2]/C 3454.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3454.5~3583.8(ps)      0~10(ps)            
Fall Phase Delay               : 3201.1~3316.3(ps)      0~10(ps)            
Trig. Edge Skew                : 129.3(ps)              6000(ps)            
Rise Skew                      : 129.3(ps)              
Fall Skew                      : 115.2(ps)              
Max. Rise Buffer Tran.         : 627.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 505.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 213.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 167.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 137.6(ps)              0(ps)               
Min. Rise Sink Tran.           : 144.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.2(ps)              0(ps)               

view MAXview : skew = 129.3ps (required = 6000ps)
view MINview : skew = 63.6ps (required = 6000ps)


Clock Analysis (CPU Time 0:00:00.2)


Switching to the default view 'MAXview' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=797.2M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=797.2M) ***
Selecting the worst MMMC view of clock tree 'clk_div_3' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=797.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.2 real=0:00:00.0 mem=797.2M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'MAXview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=217	Sink=217)
Level 3 (Total=14	Sink=0	BU_5VX16=14)
Level 2 (Total=5	Sink=0	IN_5VX16=5)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 217

# Analysis View: MAXview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 217
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Del_Input_reg[0][0]/C 2285.8(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 2183.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2183.7~2285.8(ps)      0~10(ps)            
Fall Phase Delay               : 2082.5~2191.7(ps)      0~10(ps)            
Trig. Edge Skew                : 102.1(ps)              2000(ps)            
Rise Skew                      : 102.1(ps)              
Fall Skew                      : 109.2(ps)              
Max. Rise Buffer Tran.         : 334.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 295.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 493.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 398.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 172.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 160(ps)                0(ps)               
Min. Rise Sink Tran.           : 244.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 200.3(ps)              0(ps)               

view MAXview : skew = 102.1ps (required = 2000ps)
view MINview : skew = 46.9ps (required = 2000ps)


*** Look For Reconvergent Clock Component ***
The clock tree clk_div_3 has no reconvergent cell.

**** Clock Tree clk_div_3 Stat ****
Total Clock Level	: 6
***** Top Nodes *****
clk_div_3 delay[0(ps) 0(ps)] (  clk_div_3__L1_I0/A )
Level 6 (Total=1408	Sink=1408)
Level 5 (Total=236	Sink=0	BU_5VX12=235	BU_5VX16=1)
Level 4 (Total=34	Sink=0	BU_5VX16=32	BU_5VX12=2)
Level 3 (Total=18	Sink=0	BU_5VX16=18)
Level 2 (Total=4	Sink=0	IN_5VX16=4)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 1408

# Analysis View: MAXview
********** Clock clk_div_3 Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1408
Nr. of Buffer                  : 293
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_IIR_section_1/Delay22_out1_reg[17]/C 3583.8(ps)
Min trig. edge delay at sink(R): u_Z1Z3_FIR[0].u_FIR/Delay21_out1_reg[2]/C 3454.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3454.5~3583.8(ps)      0~10(ps)            
Fall Phase Delay               : 3201.1~3316.3(ps)      0~10(ps)            
Trig. Edge Skew                : 129.3(ps)              6000(ps)            
Rise Skew                      : 129.3(ps)              
Fall Skew                      : 115.2(ps)              
Max. Rise Buffer Tran.         : 627.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 505.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 213.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 167.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 137.6(ps)              0(ps)               
Min. Rise Sink Tran.           : 144.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.2(ps)              0(ps)               

view MAXview : skew = 129.3ps (required = 6000ps)
view MINview : skew = 63.6ps (required = 6000ps)


Generating Clock Analysis Report ../Reports/1_Encounter/2_CTS_results/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:03.2, real=0:00:04.0, mem=797.2M) ***
**clockDesign ... cpu = 0:01:41, real = 0:01:42, mem = 776.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6316          46  The buffer cell choice %s (library %s cl...
WARNING   ENCCK-6324           1  More than %d instances moved during refi...
WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
WARNING   ENCCK-6328           1  The utilization of preferred routing lay...
WARNING   ENCCK-6350         139  Clock net %s has %g percent resistance d...
WARNING   ENCCK-951            4  Net %s have %d pins.                     
*** Message Summary: 202 warning(s), 0 error(s)

<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix postCTS_setup -outDir ../Reports/1_Encounter/2S_postCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=776.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=776.1M) ***

Extraction called for design 'filter_top' of instances=12596 and nets=18849 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 776.059M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=816.262 CPU=0:00:02.3 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.373  | 17.602  |  7.373  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.809%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/2S_postCTS
Total CPU time: 3.89 sec
Total Real time: 3.0 sec
Total Memory Usage: 780.101562 Mbytes
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix postCTS_hold -outDir ../Reports/1_Encounter/2H_postCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=763.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=763.5M) ***

Extraction called for design 'filter_top' of instances=12596 and nets=18849 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 763.516M)
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=815.762 CPU=0:00:02.3 REAL=0:00:03.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.424  | -8.424  | 21.141  |
|           TNS (ns):|-10117.5 |-10117.5 |  0.000  |
|    Violating Paths:|  1515   |  1515   |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 54.809%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/2H_postCTS
Total CPU time: 3.68 sec
Total Real time: 3.0 sec
Total Memory Usage: 761.515625 Mbytes
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 779.1M, totSessionCpu=0:04:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=779.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=779.1M) ***

Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=867.477 CPU=0:00:02.3 REAL=0:00:02.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.373  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1537   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.809%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 831.3M, totSessionCpu=0:04:06 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 833.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 833.3M) ***
*** Starting optimizing excluded clock nets MEM= 833.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 833.3M) ***
Begin: GigaOpt Global Optimization
Info: 315 nets with fixed/cover wires excluded.
Info: 315 clock nets excluded from IPO operation.
*info: 315 clock nets excluded
*info: 2 special nets excluded.
*info: 2641 no-driver nets excluded.
*info: 315 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
|   0.000|   0.000|    54.81%|   0:00:00.0|  971.1M|   MAXview|       NA| NA                                            |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=971.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=971.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=850.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.373  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1537   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.809%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 850.6M, totSessionCpu=0:04:09 **
Info: 315 nets with fixed/cover wires excluded.
Info: 315 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 54.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.81%|        -|   0.100|   0.000|   0:00:00.0|  967.1M|
|    54.81%|        0|   0.100|   0.000|   0:00:01.0|  968.8M|
|    54.81%|        0|   0.100|   0.000|   0:00:00.0|  968.8M|
|    54.81%|        0|   0.100|   0.000|   0:00:00.0|  968.8M|
|    54.79%|        7|   0.100|   0.000|   0:00:00.0|  968.8M|
|    54.79%|        0|   0.100|   0.000|   0:00:00.0|  968.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 54.79
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:04:12 mem=892.5M) ***
Total net length = 5.417e+05 (2.675e+05 2.741e+05) (ext = 7.638e+03)
Density distribution unevenness ratio = 28.577%
Move report: Detail placement moves 536 insts, mean move: 8.85 um, max move: 51.52 um
	Max move on inst (u_IIR_section_3/u_suma2/csa_tree_add_67_33_groupi/g902): (-116.92, 147.84) --> (-69.88, 143.36)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 892.5MB
Summary Report:
Instances move: 536 (out of 12283 movable)
Mean displacement: 8.85 um
Max displacement: 51.52 um (Instance: u_IIR_section_3/u_suma2/csa_tree_add_67_33_groupi/g902) (-116.92, 147.84) -> (-69.88, 143.36)
	Length: 9 sites, height: 1 rows, site name: core_5v, cell type: AO21_5VX1
Total net length = 5.494e+05 (2.753e+05 2.741e+05) (ext = 7.643e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 892.5MB
*** Finished refinePlace (0:04:12 mem=892.5M) ***
Ripped up 781 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=854.35M, totSessionCpu=0:04:12).
*** Starting trialRoute (mem=854.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 315

Phase 1a-1d Overflow: 0.01% H + 0.00% V (0:00:00.3 855.3M)

Overflow: 0.01% H + 0.00% V (0:00:00.0 855.3M)

Phase 1l Overflow: 0.01% H + 0.00% V (0:00:00.5 863.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.00%	0	 0.00%
 -1:	1	 0.00%	0	 0.00%
--------------------------------------
  0:	6	 0.02%	0	 0.00%
  1:	18	 0.05%	0	 0.00%
  2:	56	 0.14%	1	 0.00%
  3:	190	 0.48%	6	 0.02%
  4:	810	 2.05%	11	 0.03%
  5:	38518	97.27%	39582	99.95%


Total length: 6.244e+05um, number of vias: 81055
M1(H) length: 2.189e+04um, number of vias: 45821
M2(V) length: 3.032e+05um, number of vias: 32540
M3(H) length: 2.627e+05um, number of vias: 2690
M4(V) length: 3.644e+04um, number of vias: 4
M5(H) length: 1.543e+02um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 863.3M 
*** Finished trialRoute (cpu=0:00:01.8 mem=863.3M) ***

Extraction called for design 'filter_top' of instances=12596 and nets=18849 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 863.348M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 891.5M, InitMEM = 891.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=876.242 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 876.2M) ***
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=838.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.530  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1537   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.792%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 840.1M, totSessionCpu=0:04:18 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=836.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.530  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1537   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.792%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 836.1M, totSessionCpu=0:04:18 **
Info: 315 nets with fixed/cover wires excluded.
Info: 315 clock nets excluded from IPO operation.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 836.1M, totSessionCpu=0:04:19 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.530  | 17.849  |  5.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.792%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 834.1M, totSessionCpu=0:04:20 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 792.8M, totSessionCpu=0:04:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=792.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=792.8M) ***

All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:22 mem=978.1M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for FASTlib libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:03.1 mem=0.0M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Done building hold timer [44707 node(s), 112953 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:05.0 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:05.4 real=0:00:07.0 totSessionCpu=0:04:27 mem=978.1M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.530  | 17.849  |  5.530  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.425  | -8.425  | 21.141  |
|           TNS (ns):|-10119.8 |-10119.8 |  0.000  |
|    Violating Paths:|  1515   |  1515   |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.792%
------------------------------------------------------------
Info: 315 nets with fixed/cover wires excluded.
Info: 315 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:07.8 real=0:00:09.0 totSessionCpu=0:04:29 mem=980.9M density=54.792% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -8.425|-10119.79|    1515|          0|       0(     0)|    54.79%|   0:00:10.0|   981.9M|
|   1|  -8.425|-10119.79|    1515|          0|       0(     0)|    54.79%|   0:00:10.0|   997.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -8.425|-10119.79|    1515|          0|       0(     0)|    54.79%|   0:00:10.0|   997.7M|
|   1|  -8.400| -2875.62|    1008|       1256|       0(     0)|    62.38%|   0:00:29.0|  1031.6M|
|   2|  -8.395| -1776.40|     494|        837|       7(     7)|    64.70%|   0:00:38.0|  1028.4M|
|   3|  -8.392| -1255.91|     299|        406|      25(     0)|    65.86%|   0:00:42.0|  1047.4M|
|   4|  -8.392|  -733.39|     218|        253|       1(     0)|    66.79%|   0:00:46.0|  1096.7M|
|   5|  -8.155|  -491.15|     148|        178|       0(     0)|    67.28%|   0:00:48.0|  1096.7M|
|   6|  -8.155|  -346.27|     102|        128|       0(     0)|    67.63%|   0:00:50.0|  1077.6M|
|   7|  -7.965|  -249.15|      69|         96|       0(     0)|    67.85%|   0:00:54.0|  1096.7M|
|   8|  -7.609|  -200.11|      55|         69|       0(     0)|    68.00%|   0:00:56.0|  1096.7M|
|   9|  -7.487|  -163.72|      46|         49|       0(     0)|    68.10%|   0:00:57.0|  1096.7M|
|  10|  -7.102|  -126.86|      33|         46|       1(     0)|    68.19%|   0:00:58.0|  1096.7M|
|  11|  -6.658|  -110.97|      30|         33|       0(     0)|    68.25%|   0:00:58.0|  1096.7M|
|  12|  -6.280|   -80.52|      21|         31|       0(     0)|    68.32%|   0:00:58.0|  1096.7M|
|  13|  -6.094|   -63.46|      18|         20|       0(     0)|    68.36%|   0:00:59.0|  1096.7M|
|  14|  -5.816|   -47.45|      14|         18|       0(     0)|    68.40%|   0:00:59.0|  1096.7M|
|  15|  -5.239|   -42.50|      13|         14|       0(     0)|    68.42%|   0:00:59.0|  1096.7M|
|  16|  -4.824|   -36.41|      11|         13|       0(     0)|    68.44%|   0:00:59.0|  1096.7M|
|  17|  -4.474|   -29.33|      10|         11|       0(     0)|    68.46%|   0:00:59.0|  1096.7M|
|  18|  -4.238|   -23.48|      10|         12|       0(     0)|    68.48%|   0:00:59.0|  1096.7M|
|  19|  -3.966|   -16.87|       7|         11|       0(     0)|    68.51%|   0:00:59.0|  1096.7M|
|  20|  -3.704|   -15.36|       7|          7|       0(     0)|    68.52%|   0:00:59.0|  1096.7M|
|  21|  -3.458|   -12.93|       6|          7|       0(     0)|    68.53%|   0:01:00.0|  1096.7M|
|  22|  -2.029|    -3.65|       4|          6|       0(     0)|    68.55%|   0:01:00.0|  1096.7M|
|  23|  -1.661|    -2.50|       3|          4|       0(     0)|    68.55%|   0:01:00.0|  1096.7M|
|  24|  -1.460|    -1.89|       3|          3|       0(     0)|    68.56%|   0:01:00.0|  1096.7M|
|  25|   0.000|     0.00|       0|          4|       0(     0)|    68.56%|   0:01:00.0|  1096.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 3512 cells added for Phase I
*info:    Total 34 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:58.4 real=0:01:00.0 totSessionCpu=0:05:20 mem=1096.7M density=68.565% ***
*info:
*info: Added a total of 3512 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          349 cells of type 'BU_5VX1' used
*info:          438 cells of type 'BU_5VX0' used
*info:          135 cells of type 'BU_5VX2' used
*info:           84 cells of type 'BU_5VX3' used
*info:          510 cells of type 'DLY1_5VX1' used
*info:           14 cells of type 'BU_5VX4' used
*info:          394 cells of type 'DLY2_5VX1' used
*info:            1 cell  of type 'BU_5VX6' used
*info:          528 cells of type 'DLY4_5VX1' used
*info:            1 cell  of type 'BU_5VX8' used
*info:         1055 cells of type 'DLY8_5VX1' used
*info:            1 cell  of type 'BU_5VX12' used
*info:            2 cells of type 'BU_5VX16' used
*info:
*info:
*info: Total 34 instances resized
*info:       in which 7 FF resizing
*info:
*** Starting refinePlace (0:05:20 mem=1096.7M) ***
*** Starting refinePlace (0:05:20 mem=1096.7M) ***
Total net length = 1.156e+06 (5.733e+05 5.832e+05) (ext = 7.643e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1096.7MB
Summary Report:
Instances move: 0 (out of 15795 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.156e+06 (5.733e+05 5.832e+05) (ext = 7.643e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1096.7MB
*** Finished refinePlace (0:05:20 mem=1096.7M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:05:20 mem=1096.7M) ***
*** Finished re-routing un-routed nets (1096.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1096.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:59.0 real=0:01:01 totSessionCpu=0:05:20 mem=1096.7M density=68.565%) ***
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 911.2M, totSessionCpu=0:05:21 **
*** Steiner Routed Nets: 24.4929006085%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.100 -> 0.000 (bump = 0.1)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.000 (bump = 0.1)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 24.4929006085%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 911.2M, totSessionCpu=0:05:21 **
Found active setup analysis view MAXview
Found active hold analysis view MINview
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.212  |  0.212  |  3.506  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  | 21.141  |
|           TNS (ns):| -0.184  | -0.184  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:06, mem = 907.2M, totSessionCpu=0:05:25 **
*** Finished optDesign ***
<CMD> fit
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 817.99 (MB), peak = 946.26 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=907.2M, init mem=907.2M)
*info: Placed = 16108          (Fixed = 1938)
*info: Unplaced = 0           
Placement Density:68.56%(684381/998151)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=907.2M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (315) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=907.2M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  5 13:57:25 2022
#
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_out_mux/flop_div3_1_reg[1][34] connects to NET clk_div_3__L5_N222 at location (448.260 199.650) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay0_out1_reg[10] connects to NET clk_div_3__L5_N221 at location (215.475 221.000) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay0_out1_reg[11] connects to NET clk_div_3__L5_N221 at location (217.365 235.485) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N221 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay11_out1_reg[11] connects to NET clk_div_3__L5_N200 at location (209.175 -65.700) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay11_out1_reg[14] connects to NET clk_div_3__L5_N194 at location (208.230 -15.375) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST Delay2_2_out1_reg[25] connects to NET clk_div_3__L5_N194 at location (186.810 -6.380) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay31_out1_reg[13] connects to NET clk_div_3__L5_N188 at location (197.520 59.960) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST Delay2_2_out1_reg[27] connects to NET clk_div_3__L5_N188 at location (199.725 38.610) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N188 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay22_out1_reg[24] connects to NET clk_div_3__L5_N187 at location (333.695 74.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay12_out1_reg[18] connects to NET clk_div_3__L5_N184 at location (171.845 83.750) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_out_mux/flop_div3_1_reg[1][26] connects to NET clk_div_3__L5_N181 at location (480.785 104.490) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay21_out1_reg[24] connects to NET clk_div_3__L5_N180 at location (286.035 83.750) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_2/Delay22_out1_reg[28] connects to NET clk_div_3__L5_N177 at location (325.725 131.330) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay22_out1_reg[23] connects to NET clk_div_3__L5_N163 at location (-126.065 6.280) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay22_out1_reg[22] connects to NET clk_div_3__L5_N163 at location (-120.315 -15.375) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay21_out1_reg[25] connects to NET clk_div_3__L5_N159 at location (-123.465 29.460) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay22_out1_reg[34] connects to NET clk_div_3__L5_N149 at location (-40.305 167.625) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_IIR_section_3/Delay0_out1_reg[12] connects to NET clk_div_3__L5_N142 at location (-78.105 221.000) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_Z1Z3_FIR[2].u_FIR/Delay05_out1_reg[9] connects to NET clk_div_3__L5_N140 at location (-119.055 253.330) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N140 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST u_Z1Z3_FIR[2].u_FIR/Delay04_out1_reg[4] connects to NET clk_div_3__L5_N139 at location (-180.955 244.790) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N139 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N138 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N106 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clk_div_3__L5_N100 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.600 - 3.600] has 1 net.
#Voltage range [0.000 - 3.600] has 22359 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 853.17 (MB), peak = 946.26 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-27.680 257.055) on MET1 for NET clk__L3_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-46.560 271.585) on MET1 for NET clk__L3_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-44.320 266.015) on MET1 for NET clk__L3_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-65.760 352.225) on MET1 for NET clk__L3_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (27.160 274.960) on MET1 for NET clk_div_3__L5_N100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (93.840 217.825) on MET1 for NET clk_div_3__L5_N106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (2.160 221.215) on MET1 for NET clk_div_3__L5_N107. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-224.840 257.040) on MET1 for NET clk_div_3__L5_N138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-181.680 244.705) on MET1 for NET clk_div_3__L5_N139. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-119.360 253.665) on MET1 for NET clk_div_3__L5_N140. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-77.520 221.215) on MET1 for NET clk_div_3__L5_N142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-40.000 167.455) on MET1 for NET clk_div_3__L5_N149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-122.880 29.665) on MET1 for NET clk_div_3__L5_N159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-126.640 6.175) on MET1 for NET clk_div_3__L5_N163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-120.080 -15.135) on MET1 for NET clk_div_3__L5_N163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (326.240 131.615) on MET1 for NET clk_div_3__L5_N177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (286.480 83.425) on MET1 for NET clk_div_3__L5_N180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (481.360 104.735) on MET1 for NET clk_div_3__L5_N181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (171.280 83.425) on MET1 for NET clk_div_3__L5_N184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (333.120 74.465) on MET1 for NET clk_div_3__L5_N187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#38 routed nets are extracted.
#    36 (0.16%) extracted nets are partially routed.
#277 routed nets are imported.
#19405 (86.78%) nets are without wires.
#2641 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22361.
#Number of eco nets is 36
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  5 13:57:27 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  5 13:57:27 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1453          24       12825    63.79%
#  Metal 2        V        1918         103       12825     0.00%
#  Metal 3        H        1477           0       12825     0.00%
#  Metal 4        V        2021           0       12825     0.00%
#  Metal 5        H         738           0       12825     0.00%
#  Metal 6        V         202           0       12825     0.00%
#  --------------------------------------------------------------
#  Total                   7809       1.11%  76950    10.63%
#
#  315 nets (1.41%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.31 (MB), peak = 946.26 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 873.64 (MB), peak = 946.26 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 873.65 (MB), peak = 946.26 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2641 (skipped).
#Total number of routable nets = 19720.
#Total number of nets in the design = 22361.
#
#19441 routable nets have only global wires.
#279 routable nets have only detail routed wires.
#36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#279 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 36           19405  
#------------------------------------------------
#        Total                 36           19405  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                315           19405  
#------------------------------------------------
#        Total                315           19405  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      6(0.05%)   (0.05%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1186475 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 1711 um.
#Total wire length on LAYER MET2 = 314331 um.
#Total wire length on LAYER MET3 = 448535 um.
#Total wire length on LAYER MET4 = 296854 um.
#Total wire length on LAYER METTP = 123134 um.
#Total wire length on LAYER METTPL = 1909 um.
#Total number of vias = 92762
#Up-Via Summary (total 92762):
#           
#-----------------------
#  Metal 1        50650
#  Metal 2        32349
#  Metal 3         7922
#  Metal 4         1809
#  Metal 5           32
#-----------------------
#                 92762 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 873.66 (MB), peak = 946.26 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sat Mar  5 13:57:32 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.66 (MB), peak = 946.26 (MB)
#Start Track Assignment.
#Done with 19992 horizontal wires in 1 hboxes and 25576 vertical wires in 2 hboxes.
#Done with 5187 horizontal wires in 1 hboxes and 5379 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1179468 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 1716 um.
#Total wire length on LAYER MET2 = 311422 um.
#Total wire length on LAYER MET3 = 442740 um.
#Total wire length on LAYER MET4 = 298046 um.
#Total wire length on LAYER METTP = 123648 um.
#Total wire length on LAYER METTPL = 1896 um.
#Total number of vias = 92761
#Up-Via Summary (total 92761):
#           
#-----------------------
#  Metal 1        50650
#  Metal 2        32349
#  Metal 3         7921
#  Metal 4         1809
#  Metal 5           32
#-----------------------
#                 92761 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 796.18 (MB), peak = 946.26 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -22.00 (MB)
#Total memory = 796.18 (MB)
#Peak memory = 946.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 983
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   Totals
#	MET1        752        2      182        0        2      938
#	MET2         27        0       13        5        0       45
#	Totals      779        2      195        5        2      983
#4448 out of 16108 instances need to be verified(marked ipoed).
#    number of violations = 988
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   Totals
#	MET1        757        2      182        0        2      943
#	MET2         27        0       13        5        0       45
#	Totals      784        2      195        5        2      988
#cpu time = 00:01:43, elapsed time = 00:01:43, memory = 858.97 (MB), peak = 946.26 (MB)
#start 1st optimization iteration ...
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1          9        0        0        9
#	MET2         16       30        1       47
#	Totals       25       30        1       56
#    number of process antenna violations = 96
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 825.84 (MB), peak = 946.26 (MB)
#start 2nd optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          4        0        4
#	MET2          7        5       12
#	Totals       11        5       16
#    number of process antenna violations = 95
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 825.84 (MB), peak = 946.26 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 95
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.53 (MB), peak = 946.26 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 95
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.52 (MB), peak = 946.26 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 82
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.34 (MB), peak = 946.26 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 79
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.34 (MB), peak = 946.26 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 79
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.34 (MB), peak = 946.26 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.34 (MB), peak = 946.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1218461 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25818 um.
#Total wire length on LAYER MET2 = 316945 um.
#Total wire length on LAYER MET3 = 438742 um.
#Total wire length on LAYER MET4 = 309516 um.
#Total wire length on LAYER METTP = 125350 um.
#Total wire length on LAYER METTPL = 2089 um.
#Total number of vias = 112284
#Up-Via Summary (total 112284):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45853
#  Metal 3        10836
#  Metal 4         1948
#  Metal 5           32
#-----------------------
#                112284 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:06
#Elapsed time = 00:02:06
#Increased memory = 29.16 (MB)
#Total memory = 825.34 (MB)
#Peak memory = 946.26 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 787.06 (MB), peak = 946.26 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1218541 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25818 um.
#Total wire length on LAYER MET2 = 316927 um.
#Total wire length on LAYER MET3 = 438706 um.
#Total wire length on LAYER MET4 = 309483 um.
#Total wire length on LAYER METTP = 125445 um.
#Total wire length on LAYER METTPL = 2162 um.
#Total number of vias = 112428
#Up-Via Summary (total 112428):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10842
#  Metal 4         2070
#  Metal 5           46
#-----------------------
#                112428 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 789.91 (MB), peak = 946.26 (MB)
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1218541 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25818 um.
#Total wire length on LAYER MET2 = 316936 um.
#Total wire length on LAYER MET3 = 438728 um.
#Total wire length on LAYER MET4 = 309491 um.
#Total wire length on LAYER METTP = 125424 um.
#Total wire length on LAYER METTPL = 2143 um.
#Total number of vias = 112428
#Up-Via Summary (total 112428):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10842
#  Metal 4         2072
#  Metal 5           44
#-----------------------
#                112428 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  5 14:00:19 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.92 (MB), peak = 946.26 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 10411 horizontal wires in 2 hboxes and 10128 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1241192 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25969 um.
#Total wire length on LAYER MET2 = 322550 um.
#Total wire length on LAYER MET3 = 449367 um.
#Total wire length on LAYER MET4 = 314200 um.
#Total wire length on LAYER METTP = 126931 um.
#Total wire length on LAYER METTPL = 2175 um.
#Total number of vias = 112428
#Up-Via Summary (total 112428):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10842
#  Metal 4         2072
#  Metal 5           44
#-----------------------
#                112428 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 829.62 (MB), peak = 946.26 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1241192 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25969 um.
#Total wire length on LAYER MET2 = 322550 um.
#Total wire length on LAYER MET3 = 449367 um.
#Total wire length on LAYER MET4 = 314200 um.
#Total wire length on LAYER METTP = 126931 um.
#Total wire length on LAYER METTPL = 2175 um.
#Total number of vias = 112428
#Up-Via Summary (total 112428):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10842
#  Metal 4         2072
#  Metal 5           44
#-----------------------
#                112428 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 894.38 (MB), peak = 946.26 (MB)
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 894.38 (MB), peak = 946.26 (MB)
#CELL_VIEW filter_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:02:57
#Elapsed time = 00:02:58
#Increased memory = 98.20 (MB)
#Total memory = 894.38 (MB)
#Peak memory = 946.26 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:08
#Elapsed time = 00:03:08
#Increased memory = 49.42 (MB)
#Total memory = 867.45 (MB)
#Peak memory = 946.26 (MB)
#Number of warnings = 63
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  5 14:00:33 2022
#
#routeDesign: cpu time = 00:03:08, elapsed time = 00:03:08, memory = 867.46 (MB), peak = 946.26 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> setAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix postRoute_setup -outDir ../Reports/1_Encounter/3S_postRoute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'filter_top' of instances=16108 and nets=22361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 937.3M)
Extracted 10.0008% (CPU Time= 0:00:00.4  MEM= 945.7M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 945.7M)
Extracted 30.0009% (CPU Time= 0:00:00.9  MEM= 945.7M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 949.7M)
Extracted 50.001% (CPU Time= 0:00:01.1  MEM= 949.7M)
Extracted 60.0008% (CPU Time= 0:00:01.3  MEM= 949.7M)
Extracted 70.0006% (CPU Time= 0:00:01.7  MEM= 949.7M)
Extracted 80.0009% (CPU Time= 0:00:01.9  MEM= 949.7M)
Extracted 90.0007% (CPU Time= 0:00:02.1  MEM= 949.7M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 949.7M)
Number of Extracted Resistors     : 322627
Number of Extracted Ground Cap.   : 341929
Number of Extracted Coupling Cap. : 766448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 898.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:04.0  MEM: 898.418M)
Generate Setup TimingWindows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 900.4M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 900.4M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 902.9M, InitMEM = 900.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=931.098 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 931.1M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 931.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 892.9M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=939.145 CPU=0:00:11.8 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:11.8  real=0:00:12.0  mem= 939.1M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/3S_postRoute
Total CPU time: 24.41 sec
Total Real time: 25.0 sec
Total Memory Usage: 900.988281 Mbytes
Reset AAE Options
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix postRoute_hold -outDir ../Reports/1_Encounter/3H_postRoute
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'filter_top' of instances=16108 and nets=22361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 901.0M)
Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 976.3M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 976.3M)
Extracted 30.0009% (CPU Time= 0:00:01.0  MEM= 976.3M)
Extracted 40.0007% (CPU Time= 0:00:01.1  MEM= 980.3M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 980.3M)
Extracted 60.0008% (CPU Time= 0:00:01.4  MEM= 980.3M)
Extracted 70.0006% (CPU Time= 0:00:01.8  MEM= 980.3M)
Extracted 80.0009% (CPU Time= 0:00:02.0  MEM= 980.3M)
Extracted 90.0007% (CPU Time= 0:00:02.1  MEM= 980.3M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 980.3M)
Number of Extracted Resistors     : 322627
Number of Extracted Ground Cap.   : 341929
Number of Extracted Coupling Cap. : 766448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 934.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 936.316M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 910.2M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 910.2M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 910.2M, InitMEM = 910.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=936.418 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 936.4M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 936.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 898.3M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=944.465 CPU=0:00:11.9 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:11.9  real=0:00:12.0  mem= 944.5M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXview
Found active hold analysis view MINview
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=932.406 CPU=0:00:05.5 REAL=0:00:06.0)
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=940.453 CPU=0:00:09.4 REAL=0:00:09.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.584  | -0.584  | 21.076  |
|           TNS (ns):| -27.548 | -27.548 |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 68.565%
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/3H_postRoute
Total CPU time: 40.21 sec
Total Real time: 40.0 sec
Total Memory Usage: 874.183594 Mbytes
Reset AAE Options
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man ENCOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 884.2M, totSessionCpu=0:09:39 **
#Created 302 library cell signatures
#Created 22361 NETS and 0 SPECIALNETS signatures
#Created 16109 instance signatures
Begin checking placement ... (start mem=894.2M, init mem=894.2M)
*info: Placed = 16108          (Fixed = 313)
*info: Unplaced = 0           
Placement Density:68.56%(684381/998151)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=894.2M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'filter_top' of instances=16108 and nets=22361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 894.2M)
Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 952.2M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 952.2M)
Extracted 30.0009% (CPU Time= 0:00:01.0  MEM= 952.2M)
Extracted 40.0007% (CPU Time= 0:00:01.1  MEM= 956.2M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 956.2M)
Extracted 60.0008% (CPU Time= 0:00:01.4  MEM= 956.2M)
Extracted 70.0006% (CPU Time= 0:00:01.8  MEM= 956.2M)
Extracted 80.0009% (CPU Time= 0:00:02.0  MEM= 956.2M)
Extracted 90.0007% (CPU Time= 0:00:02.1  MEM= 956.2M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 956.2M)
Number of Extracted Resistors     : 322627
Number of Extracted Ground Cap.   : 341929
Number of Extracted Coupling Cap. : 766448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 911.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 912.238M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 910.2M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 910.2M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 912.7M, InitMEM = 910.2M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=934.434 CPU=0:00:05.8 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 934.4M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 934.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 896.3M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=942.48 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 942.5M) ***
*** Done Building Timing Graph (cpu=0:00:19, real=0:00:19, mem=904.32M, totSessionCpu=0:10:02).
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 906.3M, totSessionCpu=0:10:02 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 963.56M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 315 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.08 |          0|          0|  68.56  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.08 |          0|          0|  68.56  |   0:00:00.0|    1157.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1157.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1032.1M, totSessionCpu=0:10:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1032.15M).
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1032.1M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1032.1M, totSessionCpu=0:10:05 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.079 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 22 (0.1%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.079 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 22 (0.1%)
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: MAXview 
Active hold views: MINview 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  5 14:02:07 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Loading the last recorded routing design signature
#Created 5781 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.600 - 3.600] has 1 net.
#Voltage range [0.000 - 3.600] has 22359 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#22/19720 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 824.35 (MB), peak = 946.26 (MB)
#Merging special wires...
#4277 routed nets are extracted.
#15443 routed nets are imported.
#2641 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22361.
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sat Mar  5 14:02:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.88 (MB), peak = 946.26 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.26 (MB), peak = 946.26 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -3.89 (MB)
#Total memory = 825.26 (MB)
#Peak memory = 946.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.89 (MB), peak = 946.26 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.43 (MB), peak = 946.26 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.03 (MB), peak = 946.26 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.13 (MB), peak = 946.26 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.13 (MB), peak = 946.26 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.13 (MB), peak = 946.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1241190 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25969 um.
#Total wire length on LAYER MET2 = 322544 um.
#Total wire length on LAYER MET3 = 449364 um.
#Total wire length on LAYER MET4 = 314205 um.
#Total wire length on LAYER METTP = 126932 um.
#Total wire length on LAYER METTPL = 2175 um.
#Total number of vias = 112432
#Up-Via Summary (total 112432):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10844
#  Metal 4         2074
#  Metal 5           44
#-----------------------
#                112432 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 18.87 (MB)
#Total memory = 844.13 (MB)
#Peak memory = 946.26 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 833.71 (MB), peak = 946.26 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1241190 um.
#Total half perimeter of net bounding box = 1183674 um.
#Total wire length on LAYER MET1 = 25969 um.
#Total wire length on LAYER MET2 = 322544 um.
#Total wire length on LAYER MET3 = 449364 um.
#Total wire length on LAYER MET4 = 314205 um.
#Total wire length on LAYER METTP = 126927 um.
#Total wire length on LAYER METTPL = 2181 um.
#Total number of vias = 112436
#Up-Via Summary (total 112436):
#           
#-----------------------
#  Metal 1        53615
#  Metal 2        45855
#  Metal 3        10844
#  Metal 4         2074
#  Metal 5           48
#-----------------------
#                112436 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 8.46 (MB)
#Total memory = 833.71 (MB)
#Peak memory = 946.26 (MB)
#Updating routing design signature
#Created 302 library cell signatures
#Created 22361 NETS and 0 SPECIALNETS signatures
#Created 16109 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -31.52 (MB)
#Total memory = 808.42 (MB)
#Peak memory = 946.26 (MB)
#Number of warnings = 1
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  5 14:02:20 2022
#
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 899.4M, totSessionCpu=0:10:19 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'filter_top' of instances=16108 and nets=22361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 899.4M)
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 961.4M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 961.4M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 961.4M)
Extracted 40.0009% (CPU Time= 0:00:01.1  MEM= 965.4M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 965.4M)
Extracted 60.0006% (CPU Time= 0:00:01.4  MEM= 965.4M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 965.4M)
Extracted 80.0008% (CPU Time= 0:00:02.0  MEM= 965.4M)
Extracted 90.0009% (CPU Time= 0:00:02.1  MEM= 965.4M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 965.4M)
Number of Extracted Resistors     : 322639
Number of Extracted Ground Cap.   : 341941
Number of Extracted Coupling Cap. : 766472
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 914.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 912.121M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 910.1M, totSessionCpu=0:10:22 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 912.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 912.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 914.6M, InitMEM = 912.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=940.332 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 940.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 940.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 902.2M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=948.379 CPU=0:00:11.9 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:11.9  real=0:00:12.0  mem= 948.4M) ***
*** Done Building Timing Graph (cpu=0:00:20, real=0:00:19, mem=910.22M, totSessionCpu=0:10:42).
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 910.2M, totSessionCpu=0:10:43 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=910.22M, totSessionCpu=0:10:43).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=910.22M, totSessionCpu=0:10:43 .
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 910.2M, totSessionCpu=0:10:43 **

Active setup views: MAXview 
Active hold views: MINview 
Latch borrow mode reset to max_borrow
Active setup views: MAXview 
Active hold views: MINview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 910.2M, totSessionCpu=0:10:43 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 910.2M, totSessionCpu=0:10:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.2M, totSessionCpu=0:10:45 **
#Created 302 library cell signatures
#Created 22361 NETS and 0 SPECIALNETS signatures
#Created 16109 instance signatures
Begin checking placement ... (start mem=920.2M, init mem=920.2M)
*info: Placed = 16108          (Fixed = 313)
*info: Unplaced = 0           
Placement Density:68.56%(684381/998151)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=920.2M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'filter_top' of instances=16108 and nets=22361 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 896.1M)
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 944.9M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 944.9M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 944.9M)
Extracted 40.0009% (CPU Time= 0:00:01.1  MEM= 948.9M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 948.9M)
Extracted 60.0006% (CPU Time= 0:00:01.4  MEM= 948.9M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 948.9M)
Extracted 80.0008% (CPU Time= 0:00:02.0  MEM= 948.9M)
Extracted 90.0009% (CPU Time= 0:00:02.2  MEM= 948.9M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 948.9M)
Number of Extracted Resistors     : 322639
Number of Extracted Ground Cap.   : 341941
Number of Extracted Coupling Cap. : 766472
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 902.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 902.848M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:10:50 mem=1102.0M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for FASTlib libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:05.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:09.5 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=0:00:24.1 mem=0.0M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Done building hold timer [15787 node(s), 29501 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=0:00:25.0 mem=0.0M ***
Timing Data dump into file .holdtw.MINview.11222.twf, for view: MINview 
	 Dumping view 1 MINview 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1100.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1100.0M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1100.0M, InitMEM = 1100.0M)
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1115.68 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1115.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1115.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1077.5M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22361,  88.2 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1123.73 CPU=0:00:11.9 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:11.9  real=0:00:12.0  mem= 1123.7M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:37.6 real=0:00:39.0 totSessionCpu=0:11:27 mem=1123.7M ***
Found active setup analysis view MAXview
Found active hold analysis view MINview
Loading timing data from .holdtw.MINview.11222.twf 
	 Loading view 1 MINview 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.584  | -0.584  | 21.076  |
|           TNS (ns):| -27.545 | -27.545 |  0.000  |
|    Violating Paths:|   241   |   241   |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.565%
------------------------------------------------------------
Info: 315 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:39.9 real=0:00:41.0 totSessionCpu=0:11:29 mem=1090.6M density=68.565% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.585|   -27.55|     243|          0|       0(     0)|    68.56%|   0:00:42.0|  1094.6M|
|   1|  -0.585|   -27.55|     243|          0|       0(     0)|    68.56%|   0:00:42.0|  1096.6M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.585|   -27.55|     243|          0|       0(     0)|    68.56%|   0:00:42.0|  1096.6M|
|   1|  -0.213|    -1.29|      21|        220|      18(     0)|    68.90%|   0:00:48.0|  1148.8M|
|   2|  -0.007|    -0.01|       1|         20|       1(     0)|    68.92%|   0:00:48.0|  1167.8M|
|   3|   0.000|     0.00|       0|          0|       1(     0)|    68.92%|   0:00:48.0|  1167.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 240 cells added for Phase I
*info:    Total 20 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:47.2 real=0:00:49.0 totSessionCpu=0:11:36 mem=1167.8M density=68.922% ***
*info:
*info: Added a total of 240 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          171 cells of type 'BU_5VX1' used
*info:           23 cells of type 'BU_5VX0' used
*info:           14 cells of type 'BU_5VX2' used
*info:           12 cells of type 'BU_5VX3' used
*info:           12 cells of type 'DLY1_5VX1' used
*info:            4 cells of type 'BU_5VX4' used
*info:            2 cells of type 'DLY2_5VX1' used
*info:            1 cell  of type 'BU_5VX6' used
*info:            1 cell  of type 'DLY4_5VX1' used
*info:
*info:
*info: Total 20 instances resized
*info:       in which 0 FF resizing
*info:
*** Finish Post Route Hold Fixing (cpu=0:00:47.2 real=0:00:49.0 totSessionCpu=0:11:36 mem=1167.8M density=68.922%) ***
*** Starting refinePlace (0:11:37 mem=1036.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1036.2MB
Summary Report:
Instances move: 0 (out of 16035 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1036.2MB
*** Finished refinePlace (0:11:37 mem=1036.2M) ***
Density distribution unevenness ratio = 21.430%
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 998.0M, totSessionCpu=0:11:37 **
Found active setup analysis view MAXview
Found active hold analysis view MINview

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  3.075  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.922%
------------------------------------------------------------
Active setup views: MAXview 
Active hold views: MINview 
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  5 14:03:40 2022
#
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_out_mux/FE_PHC3556_flop_div3_1_0__30_ connects to NET u_out_mux/FE_PHN3556_flop_div3_1_0__30_ at location (10.095 330.190) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_out_mux/FE_PHN3556_flop_div3_1_0__30_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_3/FE_PHC3137_Delay32_out1_15_ connects to NET u_IIR_section_3/FE_PHN3137_Delay32_out1_15_ at location (318.950 298.470) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_3/FE_PHN3137_Delay32_out1_15_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_1/u_suma2/csa_tree_add_67_33_groupi/FE_PHC3051_Delay21_out1_30_ connects to NET u_IIR_section_1/u_suma2/csa_tree_add_67_33_groupi/FE_PHN3051_Delay21_out1_30_ at location (-112.755 401.560) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_1/u_suma2/csa_tree_add_67_33_groupi/FE_PHN3051_Delay21_out1_30_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_3/FE_PHC2876_multa8_out1_23_ connects to NET u_IIR_section_3/FE_PHN2876_multa8_out1_23_ at location (-263.325 -180.535) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_3/FE_PHN2876_multa8_out1_23_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_1/FE_PHC2095_n_216 connects to NET u_IIR_section_1/FE_PHN2095_n_216 at location (-245.415 -414.620) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_1/FE_PHN2095_n_216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_3/FE_PHC2029_n_101 connects to NET u_IIR_section_3/FE_PHN2029_n_101 at location (230.595 -356.670) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_3/FE_PHN2029_n_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_Z1Z3_FIR[2].u_FIR/FE_PHC1889_Delay22_out1_7_ connects to NET u_Z1Z3_FIR\[2\].u_FIR/FE_PHN1889_Delay22_out1_7_ at location (-205.995 355.810) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_Z1Z3_FIR\[2\].u_FIR/FE_PHN1889_Delay22_out1_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_2/FE_PHC1887_Delay22_out1_23_ connects to NET u_IIR_section_2/FE_PHN1887_Delay22_out1_23_ at location (444.795 83.140) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_2/FE_PHN1887_Delay22_out1_23_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_Z1Z3_FIR[2].u_FIR/FE_PHC1790_Delay02_out1_7_ connects to NET u_Z1Z3_FIR\[2\].u_FIR/FE_PHN1790_Delay02_out1_7_ at location (-215.445 316.160) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_Z1Z3_FIR\[2\].u_FIR/FE_PHN1790_Delay02_out1_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_1/FE_PHC1755_Delay32_out1_8_ connects to NET u_IIR_section_1/FE_PHN1755_Delay32_out1_8_ at location (-335.145 -212.505) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_1/FE_PHN1755_Delay32_out1_8_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST u_IIR_section_1/FE_PHC2095_n_216 connects to NET u_IIR_section_1/n_216 at location (-246.945 -414.165) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_1/n_216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST u_IIR_section_2/FE_PHC1887_Delay22_out1_23_ connects to NET u_IIR_section_2/Delay22_out1[23] at location (442.905 82.530) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_2/Delay22_out1[23] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST u_IIR_section_2/FE_PHC2314_n_18 connects to NET u_IIR_section_2/n_18 at location (364.985 11.465) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_2/n_18 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST u_IIR_section_3/u_multa8/inc_add_67_40_7/FE_PHC2875_multa8_out1_22_ connects to NET u_IIR_section_3/multa8_out1[22] at location (96.405 -181.905) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_3/multa8_out1[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST u_IIR_section_3/FE_PHC2029_n_101 connects to NET u_IIR_section_3/n_101 at location (229.335 -356.365) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_IIR_section_3/n_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST u_Z1Z3_FIR[2].u_FIR/FE_PHC1790_Delay02_out1_7_ connects to NET u_Z1Z3_FIR\[2\].u_FIR/Delay02_out1[7] at location (-217.335 315.550) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u_Z1Z3_FIR\[2\].u_FIR/Delay02_out1[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Loading the last recorded routing design signature
#Created 6021 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 243
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 15
#  Total number of placement changes (moved instances are counted twice) = 261
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.600 - 3.600] has 1 net.
#Voltage range [0.000 - 3.600] has 22599 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#22/19960 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 887.53 (MB), peak = 1036.63 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-305.970 243.890) on MET1 for NET Del_Input\[1\][0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-296.680 374.360) on MET1 for NET Del_Input\[1\][9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-226.120 270.760) on MET1 for NET Delay2_2_1_out1[39]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-321.090 329.545) on MET1 for NET FE_PHN1735_Del_Input_1__8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-323.890 261.810) on MET1 for NET FE_PHN1781_Del_Input_1__3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-322.770 243.890) on MET1 for NET FE_PHN1875_Del_Input_1__2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-310.120 315.560) on MET1 for NET FE_PHN1926_Del_Input_1__4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-325.010 195.145) on MET1 for NET FE_PHN1944_Del_Input_1__1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-214.690 -396.215) on MET1 for NET FE_PHN1963_n_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-208.200 -405.160) on MET1 for NET FE_PHN1977_n_183. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-247.960 -396.200) on MET1 for NET FE_PHN2012_n_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-172.690 -414.135) on MET1 for NET FE_PHN2695_n_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-365.000 -275.800) on MET1 for NET FE_PHN3294_n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-648) NET FE_PHN3294_n_167 has incorrect extension for self (should be half extension) at (-368.535 -269.770) LAYER MET2. Other end point at (-368.535 -270.050)
#WARNING (NRDB-872) WIRE segments on NET FE_PHN3294_n_167 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-224.770 270.770) on MET1 for NET FE_PHN3595_Delay2_2_1_out1_39_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-366.450 -275.790) on MET1 for NET FE_PHN3599_n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (179.550 213.065) on MET1 for NET FE_PHN3732_FIR_out_1__0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-648) NET FE_PHN3732_FIR_out_1__0_ has incorrect extension for self (should be half extension) at (175.505 212.460) LAYER MET3. Other end point at (171.375 212.460)
#WARNING (NRDB-872) WIRE segments on NET FE_PHN3732_FIR_out_1__0_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (-223.650 414.130) on MET1 for NET FE_PHN3772_Del_Input_1__10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-225.000 414.120) on MET1 for NET FE_PHN716_Del_Input_1__10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-556.520 297.640) on MET1 for NET FE_PHN721_Del_Input_0__5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (-81.640 374.360) on MET1 for NET FE_PHN724_Del_Input_1__7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-648) NET FIR_out\[1\]\[0\] has incorrect extension for self (should be half extension) at (175.505 212.460) LAYER MET3. Other end point at (175.785 212.460)
#WARNING (NRDB-872) WIRE segments on NET FIR_out\[1\]\[0\] have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/Delay0_out1[12] has incorrect extension for self (should be half extension) at (-267.105 151.740) LAYER MET2. Other end point at (-267.105 153.900)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/Delay0_out1[12] have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/Delay11_out1[12] has incorrect extension for self (should be half extension) at (-343.335 -26.880) LAYER MET2. Other end point at (-343.335 -28.185)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/Delay11_out1[12] have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3139_n_88 has incorrect extension for self (should be half extension) at (-435.665 -306.040) LAYER MET3. Other end point at (-430.905 -306.040)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3139_n_88 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3403_FE_RN_3 has incorrect extension for self (should be half extension) at (-186.745 236.250) LAYER MET3. Other end point at (-192.765 236.250)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3403_FE_RN_3 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3664_n_88 has incorrect extension for self (should be half extension) at (-435.665 -306.040) LAYER MET3. Other end point at (-435.945 -306.040)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3664_n_88 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3714_n_80 has incorrect extension for self (should be half extension) at (-284.115 -407.680) LAYER MET2. Other end point at (-284.115 -408.520)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3714_n_80 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3763_Delay21_out1_17_ has incorrect extension for self (should be half extension) at (-160.635 -86.770) LAYER MET2. Other end point at (-160.635 -83.390)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3763_Delay21_out1_17_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3766_Delay33_out1_24_ has incorrect extension for self (should be half extension) at (-493.275 98.670) LAYER MET2. Other end point at (-493.275 100.220)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3766_Delay33_out1_24_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3768_Delay11_out1_12_ has incorrect extension for self (should be half extension) at (-343.335 -26.880) LAYER MET2. Other end point at (-343.335 -23.000)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3768_Delay11_out1_12_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/FE_PHN3785_Delay0_out1_12_ has incorrect extension for self (should be half extension) at (-267.105 151.740) LAYER MET2. Other end point at (-267.105 151.460)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/FE_PHN3785_Delay0_out1_12_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_1/n_80 has incorrect extension for self (should be half extension) at (-284.115 -407.680) LAYER MET2. Other end point at (-284.115 -404.250)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_1/n_80 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/Delay11_out1[15] has incorrect extension for self (should be half extension) at (288.835 -6.530) LAYER MET3. Other end point at (288.555 -6.530)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/Delay11_out1[15] have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/FE_PHN1870_n_187 has incorrect extension for self (should be half extension) at (298.635 296.620) LAYER MET2. Other end point at (298.635 296.900)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/FE_PHN1870_n_187 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/FE_PHN2104_n_101 has incorrect extension for self (should be half extension) at (243.475 -350.570) LAYER MET3. Other end point at (245.085 -350.570)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/FE_PHN2104_n_101 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/FE_PHN2393_multa10_out1_16_ has incorrect extension for self (should be half extension) at (296.585 -74.875) LAYER MET2. Other end point at (296.585 -74.240)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/FE_PHN2393_multa10_out1_16_ have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/FE_PHN2852_n_59 has incorrect extension for self (should be half extension) at (470.625 -125.440) LAYER MET2. Other end point at (470.625 -124.110)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/FE_PHN2852_n_59 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_IIR_section_2/FE_PHN3598_n_82 has incorrect extension for self (should be half extension) at (554.415 -89.600) LAYER MET2. Other end point at (554.415 -90.100)
#WARNING (NRDB-872) WIRE segments on NET u_IIR_section_2/FE_PHN3598_n_82 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (EMS-27) Message (NRDB-648) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-872) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#4551 routed nets are extracted.
#    313 (1.38%) extracted nets are partially routed.
#15239 routed nets are imported.
#170 (0.75%) nets are without wires.
#2641 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22601.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 313
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  5 14:03:43 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  5 14:03:43 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1453          24       12825    64.05%
#  Metal 2        V        1918         103       12825     0.00%
#  Metal 3        H        1477           0       12825     0.00%
#  Metal 4        V        2021           0       12825     0.00%
#  Metal 5        H         738           0       12825     0.00%
#  Metal 6        V         200           2       12825     0.52%
#  --------------------------------------------------------------
#  Total                   7808       1.24%  76950    10.76%
#
#  315 nets (1.39%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.42 (MB), peak = 1036.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.68 (MB), peak = 1036.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.68 (MB), peak = 1036.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2641 (skipped).
#Total number of routable nets = 19960.
#Total number of nets in the design = 22601.
#
#483 routable nets have only global wires.
#19477 routable nets have only detail routed wires.
#337 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             483  
#-----------------------------
#        Total             483  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                315                 22           19623  
#-------------------------------------------------------------------
#        Total                315                 22           19623  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      2(0.03%)      0(0.00%)   (0.03%)
#   Metal 2     11(0.09%)      3(0.02%)   (0.11%)
#   Metal 3      1(0.01%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     14(0.02%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1253685 um.
#Total half perimeter of net bounding box = 1196104 um.
#Total wire length on LAYER MET1 = 26017 um.
#Total wire length on LAYER MET2 = 325616 um.
#Total wire length on LAYER MET3 = 455410 um.
#Total wire length on LAYER MET4 = 316092 um.
#Total wire length on LAYER METTP = 128369 um.
#Total wire length on LAYER METTPL = 2181 um.
#Total number of vias = 113386
#Up-Via Summary (total 113386):
#           
#-----------------------
#  Metal 1        54044
#  Metal 2        46249
#  Metal 3        10929
#  Metal 4         2116
#  Metal 5           48
#-----------------------
#                113386 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 899.69 (MB), peak = 1036.63 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sat Mar  5 14:03:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.69 (MB), peak = 1036.63 (MB)
#Start Track Assignment.
#Done with 332 horizontal wires in 1 hboxes and 313 vertical wires in 2 hboxes.
#Done with 34 horizontal wires in 1 hboxes and 30 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1253742 um.
#Total half perimeter of net bounding box = 1196104 um.
#Total wire length on LAYER MET1 = 26009 um.
#Total wire length on LAYER MET2 = 325590 um.
#Total wire length on LAYER MET3 = 455456 um.
#Total wire length on LAYER MET4 = 316103 um.
#Total wire length on LAYER METTP = 128403 um.
#Total wire length on LAYER METTPL = 2181 um.
#Total number of vias = 113354
#Up-Via Summary (total 113354):
#           
#-----------------------
#  Metal 1        54033
#  Metal 2        46237
#  Metal 3        10924
#  Metal 4         2112
#  Metal 5           48
#-----------------------
#                113354 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 923.90 (MB), peak = 1036.63 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.42 (MB)
#Total memory = 923.90 (MB)
#Peak memory = 1036.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 15.9% of the total area was rechecked for DRC, and 44.3% required routing.
#    number of violations = 163
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	MET1         58       38        7        2      105
#	MET2         25       30        1        0       56
#	MET3          1        1        0        0        2
#	Totals       84       69        8        2      163
#258 out of 16348 instances need to be verified(marked ipoed).
#11.6% of the total area is being checked for drcs
#11.6% of the total area was checked
#    number of violations = 588
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	MET1        242      276        7        2      527
#	MET2         28       30        1        0       59
#	MET3          1        1        0        0        2
#	Totals      271      307        8        2      588
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 971.11 (MB), peak = 1036.63 (MB)
#start 1st optimization iteration ...
#    number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          4        0        4
#	MET2          3        5        8
#	Totals        7        5       12
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 962.48 (MB), peak = 1036.63 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          1        1
#	MET2          1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.48 (MB), peak = 1036.63 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.48 (MB), peak = 1036.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1253490 um.
#Total half perimeter of net bounding box = 1196104 um.
#Total wire length on LAYER MET1 = 26016 um.
#Total wire length on LAYER MET2 = 325051 um.
#Total wire length on LAYER MET3 = 455240 um.
#Total wire length on LAYER MET4 = 316439 um.
#Total wire length on LAYER METTP = 128532 um.
#Total wire length on LAYER METTPL = 2212 um.
#Total number of vias = 113838
#Up-Via Summary (total 113838):
#           
#-----------------------
#  Metal 1        54098
#  Metal 2        46476
#  Metal 3        11074
#  Metal 4         2140
#  Metal 5           50
#-----------------------
#                113838 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 38.58 (MB)
#Total memory = 962.48 (MB)
#Peak memory = 1036.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 909.03 (MB), peak = 1036.63 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 315
#Total wire length = 1253490 um.
#Total half perimeter of net bounding box = 1196104 um.
#Total wire length on LAYER MET1 = 26016 um.
#Total wire length on LAYER MET2 = 325051 um.
#Total wire length on LAYER MET3 = 455240 um.
#Total wire length on LAYER MET4 = 316439 um.
#Total wire length on LAYER METTP = 128532 um.
#Total wire length on LAYER METTPL = 2212 um.
#Total number of vias = 113838
#Up-Via Summary (total 113838):
#           
#-----------------------
#  Metal 1        54098
#  Metal 2        46476
#  Metal 3        11074
#  Metal 4         2140
#  Metal 5           50
#-----------------------
#                113838 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -14.87 (MB)
#Total memory = 909.03 (MB)
#Peak memory = 1036.63 (MB)
#Updating routing design signature
#Created 302 library cell signatures
#Created 22601 NETS and 0 SPECIALNETS signatures
#Created 16349 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = -39.88 (MB)
#Total memory = 883.60 (MB)
#Peak memory = 1036.63 (MB)
#Number of warnings = 95
#Total number of warnings = 160
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  5 14:04:12 2022
#
**optDesign ... cpu = 0:01:24, real = 0:01:25, mem = 970.7M, totSessionCpu=0:12:09 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'filter_top' of instances=16348 and nets=22601 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 970.7M)
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 1032.7M)
Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 1032.7M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1032.7M)
Extracted 40.001% (CPU Time= 0:00:01.1  MEM= 1036.7M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 1036.7M)
Extracted 60.001% (CPU Time= 0:00:01.4  MEM= 1036.7M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 1036.7M)
Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 1036.7M)
Extracted 90.0007% (CPU Time= 0:00:02.2  MEM= 1036.7M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1036.7M)
Number of Extracted Resistors     : 324591
Number of Extracted Ground Cap.   : 344125
Number of Extracted Coupling Cap. : 775240
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 985.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 983.465M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 987.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 987.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 990.0M, InitMEM = 987.5M)
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1011.68 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1011.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1011.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 973.5M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22601,  88.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1019.72 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 1019.7M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:01:48, real = 0:01:50, mem = 981.6M, totSessionCpu=0:12:33 **
DRV recovery is disabled in current flow
Skipping setup slack recovery as setup timing is met
Active setup views: MAXview 
Active hold views: MINview 
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=981.57M, totSessionCpu=0:12:33 .
**optDesign ... cpu = 0:01:48, real = 0:01:50, mem = 981.6M, totSessionCpu=0:12:33 **

Active setup views: MAXview 
Active hold views: MINview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:48, real = 0:01:50, mem = 981.6M, totSessionCpu=0:12:33 **
Found active setup analysis view MAXview
Found active hold analysis view MINview
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:05.0)
AAE_INFO-618: Total number of nets in the design is 22601,  88.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:09.7 REAL=0:00:10.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.027  |  3.076  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.070  | 21.076  |
|           TNS (ns):| -0.173  | -0.173  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.922%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:07, real = 0:02:09, mem = 981.6M, totSessionCpu=0:12:52 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> fit
<CMD> set_analysis_view -setup {MAXviewOPT} -hold {MINviewOPT}
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MAXviewOPT
    RC-Corner Name        : RCcornerMAX
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile'
 
 Analysis View: MINviewOPT
    RC-Corner Name        : RCcornerMIN
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Min/qrcTechFile'
Technology file '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile' associated with first view 'MAXviewOPT' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../Source/Log_Syn_Res/filter_constraints_OPT.sdc' ...
Current (total cpu=0:12:52, real=0:13:01, peak res=825.2M, current mem=843.1M)
filter_top
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBEBU_5VX8' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 158).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 158).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C/MPROBE_5V' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 159).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc, Line 159).

INFO (CTE): read_dc_script finished with 2 WARNING and 4 ERROR.
WARNING (CTE-25): Line: 9, 10 of File ../Source/Log_Syn_Res/filter_constraints_OPT.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=617.4M, current mem=850.1M)
Current (total cpu=0:12:52, real=0:13:01, peak res=825.2M, current mem=850.1M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix postRouteOpt_setup -outDir ../Reports/1_Encounter/4S_postRouteOpt
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'filter_top' of instances=16348 and nets=22601 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 850.1M)
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 924.1M)
Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 924.1M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 924.1M)
Extracted 40.001% (CPU Time= 0:00:01.1  MEM= 928.1M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 928.1M)
Extracted 60.001% (CPU Time= 0:00:01.4  MEM= 928.1M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 928.1M)
Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 928.1M)
Extracted 90.0007% (CPU Time= 0:00:02.2  MEM= 928.1M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 928.1M)
Number of Extracted Resistors     : 324591
Number of Extracted Ground Cap.   : 344125
Number of Extracted Coupling Cap. : 775240
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 882.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:03.0  MEM: 882.082M)
Generate Setup TimingWindows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 917.7M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 917.7M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 920.2M, InitMEM = 917.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=948.426 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:08.0  mem= 948.4M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 948.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 912.3M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22601,  88.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=958.473 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 958.5M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXviewOPT
Found active hold analysis view MINviewOPT

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.467  |  1.884  |  1.467  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.922%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/4S_postRouteOpt
Total CPU time: 24.87 sec
Total Real time: 25.0 sec
Total Memory Usage: 920.316406 Mbytes
Reset AAE Options
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix postRouteOpt_hold -outDir ../Reports/1_Encounter/4H_postRouteOpt
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'filter_top' of instances=16348 and nets=22601 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design filter_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
extractDetailRC Option : -outfile ./filter_top_11222_OeL47C.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 920.3M)
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 992.3M)
Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 992.3M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 992.3M)
Extracted 40.001% (CPU Time= 0:00:01.1  MEM= 996.3M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 996.3M)
Extracted 60.001% (CPU Time= 0:00:01.4  MEM= 996.3M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 996.3M)
Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 996.3M)
Extracted 90.0007% (CPU Time= 0:00:02.1  MEM= 996.3M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 996.3M)
Number of Extracted Resistors     : 324591
Number of Extracted Ground Cap.   : 344125
Number of Extracted Coupling Cap. : 775240
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerMAX
 Corner: RCcornerMIN
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 950.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 954.324M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 928.2M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 928.2M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 930.7M, InitMEM = 928.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=950.418 CPU=0:00:05.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 950.4M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 950.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 912.3M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 22601,  88.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=958.465 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 958.5M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXviewOPT
Found active hold analysis view MINviewOPT
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=950.422 CPU=0:00:05.5 REAL=0:00:06.0)
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=958.469 CPU=0:00:09.7 REAL=0:00:09.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  0.545  | 22.669  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 68.922%
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/4H_postRouteOpt
Total CPU time: 40.64 sec
Total Real time: 41.0 sec
Total Memory Usage: 890.199219 Mbytes
Reset AAE Options
<CMD> fit
<CMD> getFillerMode -quiet
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FEED25_5V FEED15_5V FEED10_5V FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED1_5V -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 4095 filler insts (cell FEED25_5V / prefix FILLER).
*INFO:   Added 261 filler insts (cell FEED15_5V / prefix FILLER).
*INFO:   Added 529 filler insts (cell FEED10_5V / prefix FILLER).
*INFO:   Added 889 filler insts (cell FEED7_5V / prefix FILLER).
*INFO:   Added 1162 filler insts (cell FEED5_5V / prefix FILLER).
*INFO:   Added 2949 filler insts (cell FEED3_5V / prefix FILLER).
*INFO:   Added 2108 filler insts (cell FEED2_5V / prefix FILLER).
*INFO:   Added 3879 filler insts (cell FEED1_5V / prefix FILLER).
*INFO: Total 15872 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 15872 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna true -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -report ../Reports/1_Encounter/5_Verifications/Geometry.rpt
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 894.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3680
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:06.2  MEM: 294.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> fit
<CMD> verify_drc -report ../Reports/1_Encounter/5_Verifications/DRC.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1189.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:05.1  ELAPSED TIME: 5.00  MEM: 0.0M) ***

<CMD> fit
<CMD> verifyConnectivity -type all -report ../Reports/1_Encounter/5_Verifications/Connectivity.rpt -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar  5 14:17:10 2022

Design Name: filter_top
Database Units: 1000
Design Boundary: (-636.6000, -450.6100) (636.6000, 450.6100)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net clk: Found a geometry with bounding box (-636.74,449.88) (-636.46,450.61) outside the design boundary.
Violations for such geometries will be reported.
**** 14:17:10 **** Processed 5000 nets.
**** 14:17:10 **** Processed 10000 nets.
**** 14:17:11 **** Processed 15000 nets.
**** 14:17:11 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar  5 14:17:11 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> fit
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'filter_top' of instances=32220 and nets=22601 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz', current time is Sat Mar  5 14:17:11 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz' is written, current time is Sat Mar  5 14:17:12 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_11222_20220305_14:17:11.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L" \
	 -file_name "filter_top" \
	 -temporary_directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Mar-05 14:17:12 (2022-Mar-05 11:17:12 GMT) on host
Cadence_SERVER with pid 17835.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_11222_20220305_14:17:11.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "filter_top"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Sat Mar  5 14:17:12 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sat Mar  5 14:17:22 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Sat Mar  5 14:17:22 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sat Mar  5 14:18:06 2022.

INFO (EXTHPY-175) : Output generation started at Sat Mar  5 14:18:06 2022.

INFO (EXTGRMP-103) : Output Driver started at: Sat Mar  5 14:18:07 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Sat Mar  5 14:18:10 2022

INFO (EXTHPY-176) : Output generation completed successfully at Sat Mar  5 14:18:11 2022.

Ending at 2022-Mar-05 14:18:11 (2022-Mar-05 11:18:11 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: 15.1.4-s005
    RCcornerMIN
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.1.4005hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student6
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:44 CPU time, 00:00:59 clock time
 Max (Total) memory used: 460 MB
 Max (CPU) memory used:   419 MB
 Max Temp-Directory used: 66 MB
 Nets/hour:               1633K nets/CPU-hr, 1217K nets/clock-hr
 Design data:
    Components:           32220
    Phy components:       15872
    Nets:                 19960
    Unconnected pins:     0
 Warning messages:        25
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Mar-05
14:18:11 (2022-Mar-05 11:18:11 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1189.188M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.1 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  214872
Number of Ground Caps   :  162176
Number of Coupling Caps :  73950

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_Wjma8L/filter_top_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.1 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  214872
Number of Ground Caps   :  161861
Number of Coupling Caps :  65944
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1106.8M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.2  Real Time=0:00:00.0  MEM= 1113.8M)
***** SPEF Reading completed (CPU Time: 0:00:02.0 Real Time: 0:00:02.0 MEM: 1111.793M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -slackReports -numPaths 50 -prefix signOff_setup -outDir ../Reports/1_Encounter/6S_signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
This command "timeDesign -signoff -pathReports -slackReports -numPaths ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'filter_top' of instances=32220 and nets=22601 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz', current time is Sat Mar  5 14:18:15 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz' is written, current time is Sat Mar  5 14:18:16 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_11222_20220305_14:18:15.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E" \
	 -file_name "filter_top" \
	 -temporary_directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Mar-05 14:18:16 (2022-Mar-05 11:18:16 GMT) on host
Cadence_SERVER with pid 20138.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_11222_20220305_14:18:15.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "filter_top"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Sat Mar  5 14:18:17 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sat Mar  5 14:18:26 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Sat Mar  5 14:18:26 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sat Mar  5 14:19:10 2022.

INFO (EXTHPY-175) : Output generation started at Sat Mar  5 14:19:10 2022.

INFO (EXTGRMP-103) : Output Driver started at: Sat Mar  5 14:19:11 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Sat Mar  5 14:19:14 2022

INFO (EXTHPY-176) : Output generation completed successfully at Sat Mar  5 14:19:15 2022.

Ending at 2022-Mar-05 14:19:15 (2022-Mar-05 11:19:15 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: 15.1.4-s005
    RCcornerMIN
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.1.4005hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student6
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:43 CPU time, 00:00:59 clock time
 Max (Total) memory used: 460 MB
 Max (CPU) memory used:   419 MB
 Max Temp-Directory used: 67 MB
 Nets/hour:               1671K nets/CPU-hr, 1217K nets/clock-hr
 Design data:
    Components:           32220
    Phy components:       15872
    Nets:                 19960
    Unconnected pins:     0
 Warning messages:        25
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Mar-05
14:19:15 (2022-Mar-05 11:19:15 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1111.793M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.1 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  219418
Number of Ground Caps   :  165092
Number of Coupling Caps :  77614

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_sSsr9E/filter_top_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.1 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  219418
Number of Ground Caps   :  164773
Number of Coupling Caps :  69464
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1109.8M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.2  Real Time=0:00:01.0  MEM= 1115.8M)
***** SPEF Reading completed (CPU Time: 0:00:02.0 Real Time: 0:00:03.0 MEM: 1112.801M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Generate Setup TimingWindows
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1117.3M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1117.3M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1119.8M, InitMEM = 1117.3M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1161.02 CPU=0:00:05.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1161.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1161.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1123.8M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 22601,  0.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1151.9 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1151.9M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXviewOPT
Found active hold analysis view MINviewOPT

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.393  |  1.535  |  1.393  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 104.250%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/6S_signOff
Total CPU time: 72.52 sec
Total Real time: 73.0 sec
Total Memory Usage: 1134.824219 Mbytes
Reset AAE Options
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix signOff_hold -outDir ../Reports/1_Encounter/6H_signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'filter_top' of instances=32220 and nets=22601 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz', current time is Sat Mar  5 14:19:29 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz' is written, current time is Sat Mar  5 14:19:29 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_11222_20220305_14:19:28.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE" \
	 -file_name "filter_top" \
	 -temporary_directory_name "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE"
process_technology \
	 -technology_corner \
		"RCcornerMAX" \
		"RCcornerMIN" \
	 -technology_library_file "/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2022-Mar-05 14:19:29 (2022-Mar-05 11:19:29 GMT) on host
Cadence_SERVER with pid 22372.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.cmd
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.cmd"
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_11222_20220305_14:19:28.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "filter_top"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Sat Mar  5 14:19:29 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.


WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 
INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 426: reading VIAS section. Expecting 155.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 1308: reading COMPONENTS section. Expecting 32220.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65751: reading PINS section. Expecting 25.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 65829: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-195) : Line 67696: reading NETS section. Expecting 19960.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMAX!

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process RCcornerMIN!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sat Mar  5 14:19:39 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Sat Mar  5 14:19:39 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sat Mar  5 14:20:24 2022.

INFO (EXTHPY-175) : Output generation started at Sat Mar  5 14:20:24 2022.

INFO (EXTGRMP-103) : Output Driver started at: Sat Mar  5 14:20:25 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Sat Mar  5 14:20:28 2022

INFO (EXTHPY-176) : Output generation completed successfully at Sat Mar  5 14:20:29 2022.

Ending at 2022-Mar-05 14:20:29 (2022-Mar-05 11:20:29 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    RCcornerMAX
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/_qrc_techdir/RCcornerMAX/qrcTechFile
; version: 15.1.4-s005
    RCcornerMIN
/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/_qrc_techdir/RCcornerMIN/qrcTechFile
; version: s15.1.4005hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student6
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:45 CPU time, 00:01:00 clock time
 Max (Total) memory used: 460 MB
 Max (CPU) memory used:   419 MB
 Max Temp-Directory used: 67 MB
 Nets/hour:               1596K nets/CPU-hr, 1197K nets/clock-hr
 Design data:
    Components:           32220
    Phy components:       15872
    Nets:                 19960
    Unconnected pins:     0
 Warning messages:        25
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Mar-05
14:20:29 (2022-Mar-05 11:20:29 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerMAX /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMAX_25.spef.gz 
Spef available for 1 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner RCcornerMIN /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMIN_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1110.727M)


SPEF files for RC Corner RCcornerMAX:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMAX_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMAX_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  219418
Number of Ground Caps   :  165092
Number of Coupling Caps :  77614

SPEF files for RC Corner RCcornerMIN:
Top-level spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMIN_25.spef.gz'.

Reading TopLevel spef file '/home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/tmp_qrc_4pPkiE/filter_top_RCcornerMIN_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.1 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  219418
Number of Ground Caps   :  164773
Number of Coupling Caps :  69464
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1130.7M)
 Corner: RCcornerMAX
 Corner: RCcornerMIN
RC Database Merging Completed (CPU Time= 0:00:00.2  Real Time=0:00:01.0  MEM= 1134.7M)
***** SPEF Reading completed (CPU Time: 0:00:02.1 Real Time: 0:00:03.0 MEM: 1130.723M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1132.7M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1132.7M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1135.2M, InitMEM = 1132.7M)
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1166.93 CPU=0:00:05.5 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1166.9M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1166.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1128.3M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 22601,  0.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1175.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1175.5M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view MAXviewOPT
Found active hold analysis view MINviewOPT
 Report inititialization with DMWrite ... (0, Best)
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1166.68 CPU=0:00:05.2 REAL=0:00:05.0)
 Report inititialization with DMUpdate ... (1, Best)
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  0.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1174.73 CPU=0:00:00.2 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.471  |  0.471  | 22.606  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1537   |  1515   |   228   |
+--------------------+---------+---------+---------+

Density: 104.250%
------------------------------------------------------------
Reported timing to dir ../Reports/1_Encounter/6H_signOff
Total CPU time: 79.0 sec
Total Real time: 80.0 sec
Total Memory Usage: 1106.457031 Mbytes
Reset AAE Options
<CMD> fit
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf -view MAXviewOPT /home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter_phys_delays.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1116.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1116.0M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1118.5M, InitMEM = 1116.0M)
*** Calculating scaling factor for SLOWlib libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  88.4 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1194.72 CPU=0:00:10.7 REAL=0:00:11.0)
*** CDM Built up (cpu=0:00:11.8  real=0:00:12.0  mem= 1194.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1194.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1154.6M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  0.0 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 22601,  0.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1213.78 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1213.8M) ***
<CMD> fit
<CMD> saveNetlist /home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter_phys_netlist(sim).v
Writing Netlist "/home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter_phys_netlist(sim).v" ...
<CMD> fit
<CMD> saveNetlist /home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter_phys_netlist.v -includePhysicalCell {FEED25_5V FEED15_5V FEED10_5V FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED1_5V}
Writing Netlist "/home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter_phys_netlist.v" ...
<CMD> fit
<CMD> defOut -floorplan -netlist -routing /home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter.def
Writing DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter.def', current time is Sat Mar  5 14:21:03 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student6/Kolbenkov_PP/Digital_ASIC/Source/Phys_Syn_Res/filter.def' is written, current time is Sat Mar  5 14:21:03 2022 ...
<CMD> fit
<CMD> saveDesign States/LAST_RUN.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "States/LAST_RUN.enc.dat.tmp/filter_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'States/LAST_RUN.enc.dat.tmp/filter_top.ctstch' ...
Saving configuration ...
Saving preference file States/LAST_RUN.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1124.7M) ***
Writing DEF file 'States/LAST_RUN.enc.dat.tmp/filter_top.def.gz', current time is Sat Mar  5 14:21:04 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'States/LAST_RUN.enc.dat.tmp/filter_top.def.gz' is written, current time is Sat Mar  5 14:21:04 2022 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Copying ../Reports/1_Encounter/5_Verifications/Geometry.rpt...
Modifying View File...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C.lib...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C.lib...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C.lib...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_min.capTbl...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Min/qrcTechFile...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Max/qrcTechFile...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_typ.capTbl...
Copying /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/QRC_assura/v5_0_2/XT018_1243/QRC-Typ/qrcTechFile...
Copying ../Source/Log_Syn_Res/filter_constraints_OPT.sdc...
RCcornerMIN RCcornerMAX RCcornerTYP
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/student6/Kolbenkov_PP/Digital_ASIC/Encounter/States
*** Message Summary: 0 warning(s), 0 error(s)

