// Seed: 1400623980
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri1 id_7
);
  wire [1 : -1] id_9;
  assign id_3 = id_4 == id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd68
) (
    input  tri0 id_0,
    output tri  id_1,
    input  tri0 _id_2
);
  always force id_1 = -1 & -1 & id_2;
  logic [7:0][id_2 : 1] id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_4[1'd0-1]   = 1 + id_4;
endmodule
