<stg><name>bin_conv_Pipeline_LOOP_WT_WORDS</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %wt_word_buffer_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %wt_word_buffer_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %sh_prom_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sh_prom_i

]]></Node>
<StgValue><ssdm name="sh_prom_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:5 %conv_i1574_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %conv_i1574

]]></Node>
<StgValue><ssdm name="conv_i1574_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %wt_word_buffer_V_0_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_0_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_0_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %wt_word_buffer_V_1_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_1_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:8 %sh_prom_i_cast = zext i6 %sh_prom_i_read

]]></Node>
<StgValue><ssdm name="sh_prom_i_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 %wt_word_buffer_V_1_1_read, i64 %wt_word_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i64 %wt_word_buffer_V_0_1_read, i64 %wt_word_buffer_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i2 0, i2 %m_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i13 0, i13 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc187

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc187:0 %m_V_2 = load i2 %m_V

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc187:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc187:2 %icmp_ln1027 = icmp_eq  i2 %m_V_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc187:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc187:4 %add_ln840 = add i2 %m_V_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc187:5 %br_ln277 = br i1 %icmp_ln1027, void %for.inc187.split, void %for.end189.exitStub

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc187.split:0 %phi_mul_load = load i13 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc187.split:3 %add_ln948_1 = add i13 %phi_mul_load, i13 2341

]]></Node>
<StgValue><ssdm name="add_ln948_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc187.split:4 %add_ln948 = add i13 %phi_mul_load, i13 %conv_i1574_read

]]></Node>
<StgValue><ssdm name="add_ln948"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="13">
<![CDATA[
for.inc187.split:5 %zext_ln948 = zext i13 %add_ln948

]]></Node>
<StgValue><ssdm name="zext_ln948"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc187.split:6 %wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln948

]]></Node>
<StgValue><ssdm name="wt_mem_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
for.inc187.split:8 %wt_mem_V_load = load i13 %wt_mem_V_addr

]]></Node>
<StgValue><ssdm name="wt_mem_V_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2">
<![CDATA[
for.inc187.split:10 %trunc_ln283 = trunc i2 %m_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc187.split:15 %store_ln277 = store i2 %add_ln840, i2 %m_V

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc187.split:16 %store_ln277 = store i13 %add_ln948_1, i13 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end189.exitStub:0 %wt_word_buffer_V_1_load = load i64 %wt_word_buffer_V_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end189.exitStub:1 %wt_word_buffer_V_1_3_load = load i64 %wt_word_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_3_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end189.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_1_2_out, i64 %wt_word_buffer_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end189.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_0_2_out, i64 %wt_word_buffer_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.end189.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc187.split:1 %wt_word_buffer_V_1_load_1 = load i64 %wt_word_buffer_V_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc187.split:2 %wt_word_buffer_V_1_3_load_1 = load i64 %wt_word_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_3_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc187.split:7 %specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln277"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
for.inc187.split:8 %wt_mem_V_load = load i13 %wt_mem_V_addr

]]></Node>
<StgValue><ssdm name="wt_mem_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc187.split:9 %r_V = ashr i64 %wt_mem_V_load, i64 %sh_prom_i_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc187.split:11 %wt_word_buffer_V_1_5 = select i1 %trunc_ln283, i64 %r_V, i64 %wt_word_buffer_V_1_3_load_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc187.split:12 %wt_word_buffer_V_1_6 = select i1 %trunc_ln283, i64 %wt_word_buffer_V_1_load_1, i64 %r_V

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc187.split:13 %store_ln277 = store i64 %wt_word_buffer_V_1_5, i64 %wt_word_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc187.split:14 %store_ln277 = store i64 %wt_word_buffer_V_1_6, i64 %wt_word_buffer_V_1

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc187.split:17 %br_ln277 = br void %for.inc187

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="wt_word_buffer_V_1_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_word_buffer_V_1_1"/></StgValue>
</port>
<port id="59" name="wt_word_buffer_V_0_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_word_buffer_V_0_1"/></StgValue>
</port>
<port id="60" name="conv_i1574" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv_i1574"/></StgValue>
</port>
<port id="61" name="sh_prom_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sh_prom_i"/></StgValue>
</port>
<port id="62" name="wt_word_buffer_V_1_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_word_buffer_V_1_2_out"/></StgValue>
</port>
<port id="63" name="wt_word_buffer_V_0_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_word_buffer_V_0_2_out"/></StgValue>
</port>
<port id="64" name="wt_mem_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="phi_mul" fromId="65" toId="5">
</dataflow>
<dataflow id="67" from="StgValue_65" to="m_V" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_65" to="wt_word_buffer_V_1" fromId="65" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_65" to="wt_word_buffer_V_1_3" fromId="65" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i6" to="sh_prom_i_read" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="sh_prom_i" to="sh_prom_i_read" fromId="61" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i13" to="conv_i1574_read" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="conv_i1574" to="conv_i1574_read" fromId="60" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i64" to="wt_word_buffer_V_0_1_read" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="wt_word_buffer_V_0_1" to="wt_word_buffer_V_0_1_read" fromId="59" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i64" to="wt_word_buffer_V_1_1_read" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="wt_word_buffer_V_1_1" to="wt_word_buffer_V_1_1_read" fromId="58" toId="12">
</dataflow>
<dataflow id="81" from="sh_prom_i_read" to="sh_prom_i_cast" fromId="9" toId="13">
</dataflow>
<dataflow id="82" from="wt_word_buffer_V_1_1_read" to="store_ln0" fromId="12" toId="14">
</dataflow>
<dataflow id="83" from="wt_word_buffer_V_1_3" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="84" from="wt_word_buffer_V_0_1_read" to="store_ln0" fromId="11" toId="15">
</dataflow>
<dataflow id="85" from="wt_word_buffer_V_1" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="m_V" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="phi_mul" to="store_ln0" fromId="5" toId="17">
</dataflow>
<dataflow id="92" from="m_V" to="m_V_2" fromId="6" toId="19">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="93" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="102" from="p_str" to="specpipeline_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="m_V_2" to="icmp_ln1027" fromId="19" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln1027" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="speclooptripcount_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_108" to="speclooptripcount_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_108" to="speclooptripcount_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="112" from="m_V_2" to="add_ln840" fromId="19" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln840" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="icmp_ln1027" to="br_ln277" fromId="21" toId="24">
</dataflow>
<dataflow id="116" from="phi_mul" to="phi_mul_load" fromId="5" toId="25">
</dataflow>
<dataflow id="117" from="phi_mul_load" to="add_ln948_1" fromId="25" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_118" to="add_ln948_1" fromId="118" toId="26">
</dataflow>
<dataflow id="120" from="phi_mul_load" to="add_ln948" fromId="25" toId="27">
</dataflow>
<dataflow id="121" from="conv_i1574_read" to="add_ln948" fromId="10" toId="27">
</dataflow>
<dataflow id="122" from="add_ln948" to="zext_ln948" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="wt_mem_V" to="wt_mem_V_addr" fromId="64" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_124" to="wt_mem_V_addr" fromId="124" toId="29">
</dataflow>
<dataflow id="126" from="zext_ln948" to="wt_mem_V_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="127" from="wt_mem_V_addr" to="wt_mem_V_load" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="m_V_2" to="trunc_ln283" fromId="19" toId="31">
</dataflow>
<dataflow id="129" from="add_ln840" to="store_ln277" fromId="23" toId="32">
</dataflow>
<dataflow id="130" from="m_V" to="store_ln277" fromId="6" toId="32">
</dataflow>
<dataflow id="131" from="add_ln948_1" to="store_ln277" fromId="26" toId="33">
</dataflow>
<dataflow id="132" from="phi_mul" to="store_ln277" fromId="5" toId="33">
</dataflow>
<dataflow id="133" from="wt_word_buffer_V_1" to="wt_word_buffer_V_1_load_1" fromId="7" toId="34">
</dataflow>
<dataflow id="134" from="wt_word_buffer_V_1_3" to="wt_word_buffer_V_1_3_load_1" fromId="8" toId="35">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln277" fromId="135" toId="36">
</dataflow>
<dataflow id="138" from="empty_11" to="specloopname_ln277" fromId="137" toId="36">
</dataflow>
<dataflow id="139" from="wt_mem_V_addr" to="wt_mem_V_load" fromId="29" toId="37">
</dataflow>
<dataflow id="140" from="wt_mem_V_load" to="r_V" fromId="37" toId="38">
</dataflow>
<dataflow id="141" from="sh_prom_i_cast" to="r_V" fromId="13" toId="38">
</dataflow>
<dataflow id="142" from="trunc_ln283" to="wt_word_buffer_V_1_5" fromId="31" toId="39">
</dataflow>
<dataflow id="143" from="r_V" to="wt_word_buffer_V_1_5" fromId="38" toId="39">
</dataflow>
<dataflow id="144" from="wt_word_buffer_V_1_3_load_1" to="wt_word_buffer_V_1_5" fromId="35" toId="39">
</dataflow>
<dataflow id="145" from="trunc_ln283" to="wt_word_buffer_V_1_6" fromId="31" toId="40">
</dataflow>
<dataflow id="146" from="wt_word_buffer_V_1_load_1" to="wt_word_buffer_V_1_6" fromId="34" toId="40">
</dataflow>
<dataflow id="147" from="r_V" to="wt_word_buffer_V_1_6" fromId="38" toId="40">
</dataflow>
<dataflow id="148" from="wt_word_buffer_V_1_5" to="store_ln277" fromId="39" toId="41">
</dataflow>
<dataflow id="149" from="wt_word_buffer_V_1_3" to="store_ln277" fromId="8" toId="41">
</dataflow>
<dataflow id="150" from="wt_word_buffer_V_1_6" to="store_ln277" fromId="40" toId="42">
</dataflow>
<dataflow id="151" from="wt_word_buffer_V_1" to="store_ln277" fromId="7" toId="42">
</dataflow>
<dataflow id="152" from="wt_word_buffer_V_1" to="wt_word_buffer_V_1_load" fromId="7" toId="44">
</dataflow>
<dataflow id="153" from="wt_word_buffer_V_1_3" to="wt_word_buffer_V_1_3_load" fromId="8" toId="45">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="154" toId="46">
</dataflow>
<dataflow id="156" from="wt_word_buffer_V_1_2_out" to="write_ln0" fromId="62" toId="46">
</dataflow>
<dataflow id="157" from="wt_word_buffer_V_1_3_load" to="write_ln0" fromId="45" toId="46">
</dataflow>
<dataflow id="158" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="154" toId="47">
</dataflow>
<dataflow id="159" from="wt_word_buffer_V_0_2_out" to="write_ln0" fromId="63" toId="47">
</dataflow>
<dataflow id="160" from="wt_word_buffer_V_1_load" to="write_ln0" fromId="44" toId="47">
</dataflow>
<dataflow id="161" from="icmp_ln1027" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="162" from="trunc_ln283" to="StgValue_3" fromId="31" toId="3">
</dataflow>
</dataflows>


</stg>
