{"vcs1":{"timestamp_begin":1682281843.652675092, "rt":0.49, "ut":0.23, "st":0.10}}
{"vcselab":{"timestamp_begin":1682281844.224412208, "rt":0.45, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1682281844.732715072, "rt":0.24, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682281843.292571422}
{"VCS_COMP_START_TIME": 1682281843.292571422}
{"VCS_COMP_END_TIME": 1682281845.055898023}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 238980}}
