#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 11:08:11 2019
# Process ID: 14120
# Current directory: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1
# Command line: vivado.exe -log fpga_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_design_wrapper.tcl
# Log file: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/fpga_design_wrapper.vds
# Journal file: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga_design_wrapper.tcl -notrace
