<stg><name>buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pn_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="pn_x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="47" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="icmp_ln1027_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %conv_i_i72_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv_i_i72

]]></Node>
<StgValue><ssdm name="conv_i_i72_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %div_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %div_cast

]]></Node>
<StgValue><ssdm name="div_cast_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
newFuncRoot:8 %bound_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
newFuncRoot:9 %bound4_read = read i47 @_ssdm_op_Read.ap_auto.i47, i47 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:10 %conv_i_i72_cast = zext i8 %conv_i_i72_read

]]></Node>
<StgValue><ssdm name="conv_i_i72_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:11 %div_cast_cast = zext i8 %div_cast_read

]]></Node>
<StgValue><ssdm name="div_cast_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="40" op_0_bw="39">
<![CDATA[
newFuncRoot:12 %bound_cast = zext i39 %bound_read

]]></Node>
<StgValue><ssdm name="bound_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="47" op_1_bw="47">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i47 0, i47 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i8 0, i8 %pn_x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i40 0, i40 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i32 0, i32 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten_load = load i40 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="47" op_0_bw="47" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten13_load = load i47 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc:5 %icmp_ln1027_11 = icmp_eq  i47 %indvar_flatten13_load, i47 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc:6 %add_ln1027 = add i47 %indvar_flatten13_load, i47 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:7 %br_ln1027 = br i1 %icmp_ln1027_11, void %for.inc56.loopexit, void %for.end58.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc56.loopexit:1 %pn_x_load = load i8 %pn_x

]]></Node>
<StgValue><ssdm name="pn_x_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc56.loopexit:2 %pn_x_2 = add i8 %pn_x_load, i8 1

]]></Node>
<StgValue><ssdm name="pn_x_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc56.loopexit:5 %icmp_ln307 = icmp_eq  i40 %indvar_flatten_load, i40 %bound_cast

]]></Node>
<StgValue><ssdm name="icmp_ln307"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc56.loopexit:8 %select_ln302_2 = select i1 %icmp_ln307, i8 %pn_x_2, i8 %pn_x_load

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx5344.exit:1 %add_ln307_1 = add i40 %indvar_flatten_load, i40 1

]]></Node>
<StgValue><ssdm name="add_ln307_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
arrayidx5344.exit:2 %select_ln307_2 = select i1 %icmp_ln307, i40 1, i40 %add_ln307_1

]]></Node>
<StgValue><ssdm name="select_ln307_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="47" op_1_bw="47" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5344.exit:3 %store_ln310 = store i47 %add_ln1027, i47 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5344.exit:4 %store_ln310 = store i8 %select_ln302_2, i8 %pn_x

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5344.exit:5 %store_ln310 = store i40 %select_ln307_2, i40 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc56.loopexit:0 %rhs_V_load = load i32 %rhs_V

]]></Node>
<StgValue><ssdm name="rhs_V_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc56.loopexit:7 %select_ln302_1 = select i1 %icmp_ln307, i32 0, i32 %rhs_V_load

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8">
<![CDATA[
for.inc56.loopexit:9 %zext_ln302 = zext i8 %select_ln302_2

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc56.loopexit:10 %mul_ln302 = mul i16 %zext_ln302, i16 %div_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16">
<![CDATA[
for.inc56.loopexit:11 %trunc_ln302_1 = trunc i16 %mul_ln302

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16">
<![CDATA[
for.inc56.loopexit:12 %trunc_ln302_2 = trunc i16 %mul_ln302

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
<literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc56.loopexit:14 %icmp_ln1027_12 = icmp_ult  i32 %rhs_V_load, i32 %conv_i_i72_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1027_12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc56.loopexit:15 %select_ln302_3 = select i1 %icmp_ln307, i1 %icmp_ln1027_read, i1 %icmp_ln1027_12

]]></Node>
<StgValue><ssdm name="select_ln302_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc56.loopexit:19 %select_ln307 = select i1 %select_ln302_3, i32 %select_ln302_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln307"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="32">
<![CDATA[
for.inc56.loopexit:31 %trunc_ln1495 = trunc i32 %select_ln307

]]></Node>
<StgValue><ssdm name="trunc_ln1495"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc56.loopexit:38 %br_ln314 = br i1 %trunc_ln302_2, void %arrayidx2922.case.0, void %arrayidx2922.case.1

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx2922.exit:6 %br_ln316 = br i1 %trunc_ln302_2, void %arrayidx5344.case.1, void %arrayidx5344.case.0

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %y_5 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="select_ln302_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="8">
<![CDATA[
for.inc:3 %trunc_ln302 = trunc i8 %y_5

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc56.loopexit:6 %select_ln302 = select i1 %icmp_ln307, i8 0, i8 %y_5

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc56.loopexit:16 %add_ln307 = add i8 %select_ln302, i8 1

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
<literal name="select_ln302_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="8">
<![CDATA[
for.inc56.loopexit:17 %empty = trunc i8 %add_ln307

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
<literal name="select_ln302_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc56.loopexit:20 %select_ln302_4 = select i1 %icmp_ln307, i6 0, i6 %trunc_ln302

]]></Node>
<StgValue><ssdm name="select_ln302_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc56.loopexit:21 %select_ln314 = select i1 %select_ln302_3, i6 %select_ln302_4, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln314"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
for.inc56.loopexit:22 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %select_ln314, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc56.loopexit:24 %select_ln307_1 = select i1 %select_ln302_3, i8 %select_ln302, i8 %add_ln307

]]></Node>
<StgValue><ssdm name="select_ln307_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc56.loopexit:26 %out_st_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %out_st

]]></Node>
<StgValue><ssdm name="out_st_read"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
for.inc56.loopexit:27 %trunc_ln313 = trunc i64 %out_st_read

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc56.loopexit:28 %trunc_ln313_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %out_st_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln313_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc56.loopexit:32 %ret_V_4 = add i14 %trunc_ln1495, i14 %trunc_ln302_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc56.loopexit:33 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %ret_V_4, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit:34 %add_ln314 = add i13 %tmp_s, i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayidx2922.exit:0 %ret_V = add i14 %ret_V_4, i14 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx2922.exit:1 %lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %ret_V, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx2922.exit:2 %add_ln316 = add i13 %tmp_s, i13 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx5344.exit:0 %x = add i32 %select_ln307, i32 2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5344.exit:6 %store_ln310 = store i8 %select_ln307_1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5344.exit:7 %store_ln310 = store i32 %x, i32 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5344.exit:8 %br_ln310 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.end58.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc56.loopexit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1568, i64 168

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_307_2_VITIS_LOOP_310_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit:25 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
for.inc56.loopexit:29 %bitcast_ln313 = bitcast i16 %trunc_ln313

]]></Node>
<StgValue><ssdm name="bitcast_ln313"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
for.inc56.loopexit:30 %bitcast_ln313_1 = bitcast i16 %trunc_ln313_2

]]></Node>
<StgValue><ssdm name="bitcast_ln313_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="13">
<![CDATA[
for.inc56.loopexit:35 %zext_ln314 = zext i13 %add_ln314

]]></Node>
<StgValue><ssdm name="zext_ln314"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.loopexit:36 %buffer1_0_addr = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln314

]]></Node>
<StgValue><ssdm name="buffer1_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.loopexit:37 %buffer1_1_addr = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln314

]]></Node>
<StgValue><ssdm name="buffer1_1_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx2922.case.0:0 %store_ln314 = store i16 %bitcast_ln313, i13 %buffer1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2922.case.0:1 %br_ln315 = br void %arrayidx2922.exit

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx2922.case.1:0 %store_ln314 = store i16 %bitcast_ln313, i13 %buffer1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2922.case.1:1 %br_ln315 = br void %arrayidx2922.exit

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
arrayidx2922.exit:3 %zext_ln316 = zext i13 %add_ln316

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2922.exit:4 %buffer1_0_addr_2 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln316

]]></Node>
<StgValue><ssdm name="buffer1_0_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2922.exit:5 %buffer1_1_addr_2 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln316

]]></Node>
<StgValue><ssdm name="buffer1_1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx5344.case.1:0 %store_ln316 = store i16 %bitcast_ln313_1, i13 %buffer1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5344.case.1:1 %br_ln317 = br void %arrayidx5344.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx5344.case.0:0 %store_ln316 = store i16 %bitcast_ln313_1, i13 %buffer1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln302_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5344.case.0:1 %br_ln317 = br void %arrayidx5344.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
