Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: LOGIC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LOGIC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LOGIC"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : LOGIC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/PULSE.v" into library work
Parsing module <trigger_pulse>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/mux41.v" into library work
Parsing module <mux41>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/HCSR04.v" into library work
Parsing module <HCSR04>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/demux14.v" into library work
Parsing module <demux14>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/DECtoBIN.v" into library work
Parsing module <DECtoBIN>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" into library work
Parsing module <clk_simple>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/BCDtoSSEG.v" into library work
Parsing module <BCDtoSSEG>.
Analyzing Verilog file "/home/asus/Descargas/SENSOR_HCSR04 - POT/LOGIC.v" into library work
Parsing module <LOGIC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LOGIC>.

Elaborating module <clk_simple(k=124999)>.
WARNING:HDLCompiler:413 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" Line 29: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clk_simple(k=499)>.
WARNING:HDLCompiler:413 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" Line 29: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clk_simple(k=24)>.
WARNING:HDLCompiler:413 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" Line 29: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clk_simple(k=99999)>.
WARNING:HDLCompiler:413 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" Line 29: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clk_simple(k=199999)>.
WARNING:HDLCompiler:413 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v" Line 29: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:604 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/LOGIC.v" Line 26: Module instantiation should have an instance name

Elaborating module <trigger_pulse>.
WARNING:HDLCompiler:604 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/LOGIC.v" Line 28: Module instantiation should have an instance name

Elaborating module <HCSR04>.
WARNING:HDLCompiler:604 - "/home/asus/Descargas/SENSOR_HCSR04 - POT/LOGIC.v" Line 32: Module instantiation should have an instance name

Elaborating module <DECtoBIN>.

Elaborating module <mux41>.

Elaborating module <BCDtoSSEG>.

Elaborating module <demux14>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LOGIC>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/LOGIC.v".
    Summary:
	no macro.
Unit <LOGIC> synthesized.

Synthesizing Unit <clk_simple_1>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v".
        k = 124999
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 26-bit adder for signal <counter[25]_GND_2_o_add_1_OUT> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <clk_simple_1> synthesized.

Synthesizing Unit <clk_simple_2>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v".
        k = 499
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 26-bit adder for signal <counter[25]_GND_5_o_add_1_OUT> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <clk_simple_2> synthesized.

Synthesizing Unit <clk_simple_3>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v".
        k = 24
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 26-bit adder for signal <counter[25]_GND_8_o_add_1_OUT> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <clk_simple_3> synthesized.

Synthesizing Unit <clk_simple_4>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v".
        k = 99999
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 26-bit adder for signal <counter[25]_GND_11_o_add_1_OUT> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <clk_simple_4> synthesized.

Synthesizing Unit <clk_simple_5>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/clk_simple.v".
        k = 199999
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 26-bit adder for signal <counter[25]_GND_14_o_add_1_OUT> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <clk_simple_5> synthesized.

Synthesizing Unit <trigger_pulse>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/PULSE.v".
    Found 3-bit register for signal <delay>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <trigger_pulse> synthesized.

Synthesizing Unit <HCSR04>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/HCSR04.v".
    Found 32-bit register for signal <stnby>.
    Found 32-bit register for signal <stnby2>.
    Found 32-bit adder for signal <stnby[31]_GND_18_o_add_0_OUT> created at line 35.
WARNING:Xst:737 - Found 1-bit latch for signal <out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  32 Latch(s).
Unit <HCSR04> synthesized.

Synthesizing Unit <DECtoBIN>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/DECtoBIN.v".
    Found 32x4-bit multiplier for signal <n0007> created at line 13.
    Summary:
	inferred   1 Multiplier(s).
Unit <DECtoBIN> synthesized.

Synthesizing Unit <div_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <GND_53_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <GND_53_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <GND_53_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <GND_53_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <GND_53_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <GND_53_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_63_OUT[31:0]> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_6u> synthesized.

Synthesizing Unit <mod_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <n2401> created at line 0.
    Found 36-bit adder for signal <GND_54_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <n2405> created at line 0.
    Found 35-bit adder for signal <GND_54_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <n2409> created at line 0.
    Found 34-bit adder for signal <GND_54_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <n2413> created at line 0.
    Found 33-bit adder for signal <GND_54_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2417> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2421> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2425> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2429> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2433> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2437> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2441> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2445> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2449> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2453> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2457> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2461> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_65_OUT> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_4u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_55_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_55_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_55_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_55_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_56_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_56_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_56_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_56_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_56_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_56_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_56_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

Synthesizing Unit <div_32u_10u>.
    Related source file is "".
    Found 42-bit adder for signal <GND_57_o_b[9]_add_1_OUT> created at line 0.
    Found 41-bit adder for signal <GND_57_o_b[9]_add_3_OUT> created at line 0.
    Found 40-bit adder for signal <GND_57_o_b[9]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_57_o_b[9]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_57_o_b[9]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_57_o_b[9]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_57_o_b[9]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_57_o_b[9]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_57_o_b[9]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_57_o_b[9]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[9]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_63_OUT[31:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_10u> synthesized.

Synthesizing Unit <mux41>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/mux41.v".
    Found 4-bit 4-to-1 multiplexer for signal <out> created at line 15.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux41> synthesized.

Synthesizing Unit <BCDtoSSEG>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/BCDtoSSEG.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <BCDtoSSEG> synthesized.

Synthesizing Unit <demux14>.
    Related source file is "/home/asus/Descargas/SENSOR_HCSR04 - POT/demux14.v".
    Found 4x4-bit Read Only RAM for signal <o>
    Summary:
	inferred   1 RAM(s).
Unit <demux14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x4-bit multiplier                                   : 1
# Adders/Subtractors                                   : 398
 26-bit adder                                          : 5
 32-bit adder                                          : 334
 33-bit adder                                          : 12
 34-bit adder                                          : 12
 35-bit adder                                          : 12
 36-bit adder                                          : 12
 37-bit adder                                          : 3
 38-bit adder                                          : 3
 39-bit adder                                          : 2
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 5
 26-bit register                                       : 5
 3-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 264
 32-bit comparator lessequal                           : 221
 33-bit comparator lessequal                           : 8
 34-bit comparator lessequal                           : 8
 35-bit comparator lessequal                           : 8
 36-bit comparator lessequal                           : 8
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
# Multiplexers                                         : 7830
 1-bit 2-to-1 multiplexer                              : 7808
 26-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDtoSSEG>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <BCDtoSSEG> synthesized (advanced).

Synthesizing (advanced) Unit <HCSR04>.
The following registers are absorbed into counter <stnby>: 1 register on signal <stnby>.
Unit <HCSR04> synthesized (advanced).

Synthesizing (advanced) Unit <clk_simple_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_simple_1> synthesized (advanced).

Synthesizing (advanced) Unit <clk_simple_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_simple_2> synthesized (advanced).

Synthesizing (advanced) Unit <clk_simple_3>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_simple_3> synthesized (advanced).

Synthesizing (advanced) Unit <clk_simple_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_simple_4> synthesized (advanced).

Synthesizing (advanced) Unit <clk_simple_5>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_simple_5> synthesized (advanced).

Synthesizing (advanced) Unit <demux14>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(s1,s0)>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o>             |          |
    -----------------------------------------------------------------------
Unit <demux14> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x4-bit multiplier                                   : 1
# Adders/Subtractors                                   : 260
 32-bit adder                                          : 128
 32-bit adder carry in                                 : 128
 4-bit adder carry in                                  : 4
# Counters                                             : 6
 26-bit up counter                                     : 5
 32-bit up counter                                     : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 264
 32-bit comparator lessequal                           : 221
 33-bit comparator lessequal                           : 8
 34-bit comparator lessequal                           : 8
 35-bit comparator lessequal                           : 8
 36-bit comparator lessequal                           : 8
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
# Multiplexers                                         : 7825
 1-bit 2-to-1 multiplexer                              : 7808
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    clk_s1/rst in unit <LOGIC>
    clk_s0/rst in unit <LOGIC>
    clk_3/rst in unit <LOGIC>
    clk_2/rst in unit <LOGIC>
    clk_1/rst in unit <LOGIC>


Optimizing unit <LOGIC> ...

Optimizing unit <HCSR04> ...

Optimizing unit <DECtoBIN> ...

Optimizing unit <div_32u_6u> ...

Optimizing unit <mod_32u_4u> ...
WARNING:Xst:2677 - Node <_i000002/stnby_31> of sequential type is unconnected in block <LOGIC>.
WARNING:Xst:2677 - Node <_i000002/out_31> of sequential type is unconnected in block <LOGIC>.
WARNING:Xst:2677 - Node <_i000002/stnby2_31> of sequential type is unconnected in block <LOGIC>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LOGIC, actual ratio is 37.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 200
 Flip-Flops                                            : 200

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LOGIC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15116
#      GND                         : 1
#      INV                         : 96
#      LUT1                        : 155
#      LUT2                        : 232
#      LUT3                        : 2354
#      LUT4                        : 361
#      LUT5                        : 3890
#      LUT6                        : 929
#      MUXCY                       : 3751
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 3321
# FlipFlops/Latches                : 236
#      FDC                         : 133
#      FDCE                        : 36
#      FDE                         : 31
#      LD                          : 5
#      LD_1                        : 31
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             236  out of  54576     0%  
 Number of Slice LUTs:                 8017  out of  27288    29%  
    Number used as Logic:              8017  out of  27288    29%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8069
   Number with an unused Flip Flop:    7833  out of   8069    97%  
   Number with an unused LUT:            52  out of   8069     0%  
   Number of fully used LUT-FF pairs:   184  out of   8069     2%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    218     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 135   |
clk_2/clk_out                      | NONE(_i000001/delay_2) | 3     |
clk_3/clk_out                      | BUFG                   | 62    |
echo_in                            | IBUF+BUFG              | 31    |
clk_1/rst                          | NONE(clk_1/rst)        | 1     |
clk_2/rst                          | NONE(clk_2/rst)        | 1     |
clk_3/rst                          | NONE(clk_3/rst)        | 1     |
clk_s0/rst                         | NONE(clk_s0/rst)       | 1     |
clk_s1/rst                         | NONE(clk_s1/rst)       | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 4.768ns
   Maximum output required time after clock: 125.365ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 5270 / 140
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            clk_2/counter_7 (FF)
  Destination:       clk_2/counter_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: clk_2/counter_7 to clk_2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_2/counter_7 (clk_2/counter_7)
     LUT6:I0->O            3   0.203   0.898  clk_2/GND_5_o_GND_5_o_equal_1_o<25>6_SW0 (N103)
     LUT6:I2->O           14   0.203   0.958  clk_2/GND_5_o_GND_5_o_equal_1_o<25>6 (clk_2/GND_5_o_GND_5_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  clk_2/Mcount_counter_eqn_01 (clk_2/Mcount_counter_eqn_0)
     FDC:D                     0.102          clk_2/counter_0
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2/clk_out'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            _i000001/delay_1 (FF)
  Destination:       _i000001/delay_2 (FF)
  Source Clock:      clk_2/clk_out rising
  Destination Clock: clk_2/clk_out rising

  Data Path: _i000001/delay_1 to _i000001/delay_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  _i000001/delay_1 (_i000001/delay_1)
     FDC:D                     0.102          _i000001/delay_2
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_3/clk_out'
  Clock period: 2.274ns (frequency: 439.705MHz)
  Total number of paths / destination ports: 527 / 62
-------------------------------------------------------------------------
Delay:               2.274ns (Levels of Logic = 32)
  Source:            _i000002/stnby_0 (FF)
  Destination:       _i000002/stnby_30 (FF)
  Source Clock:      clk_3/clk_out rising
  Destination Clock: clk_3/clk_out rising

  Data Path: _i000002/stnby_0 to _i000002/stnby_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  _i000002/stnby_0 (_i000002/stnby_0)
     INV:I->O              1   0.206   0.000  _i000002/Mcount_stnby_lut<0>_INV_0 (_i000002/Mcount_stnby_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _i000002/Mcount_stnby_cy<0> (_i000002/Mcount_stnby_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<1> (_i000002/Mcount_stnby_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<2> (_i000002/Mcount_stnby_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<3> (_i000002/Mcount_stnby_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<4> (_i000002/Mcount_stnby_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<5> (_i000002/Mcount_stnby_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<6> (_i000002/Mcount_stnby_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<7> (_i000002/Mcount_stnby_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<8> (_i000002/Mcount_stnby_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<9> (_i000002/Mcount_stnby_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<10> (_i000002/Mcount_stnby_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<11> (_i000002/Mcount_stnby_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<12> (_i000002/Mcount_stnby_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<13> (_i000002/Mcount_stnby_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<14> (_i000002/Mcount_stnby_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<15> (_i000002/Mcount_stnby_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<16> (_i000002/Mcount_stnby_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<17> (_i000002/Mcount_stnby_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<18> (_i000002/Mcount_stnby_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<19> (_i000002/Mcount_stnby_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<20> (_i000002/Mcount_stnby_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<21> (_i000002/Mcount_stnby_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<22> (_i000002/Mcount_stnby_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<23> (_i000002/Mcount_stnby_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<24> (_i000002/Mcount_stnby_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<25> (_i000002/Mcount_stnby_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<26> (_i000002/Mcount_stnby_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<27> (_i000002/Mcount_stnby_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  _i000002/Mcount_stnby_cy<28> (_i000002/Mcount_stnby_cy<28>)
     MUXCY:CI->O           0   0.019   0.000  _i000002/Mcount_stnby_cy<29> (_i000002/Mcount_stnby_cy<29>)
     XORCY:CI->O           1   0.180   0.000  _i000002/Mcount_stnby_xor<30> (_i000002/Result<30>)
     FDCE:D                    0.102          _i000002/stnby_30
    ----------------------------------------
    Total                      2.274ns (1.658ns logic, 0.616ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1/rst'
  Clock period: 2.568ns (frequency: 389.348MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            clk_1/rst (LATCH)
  Destination:       clk_1/rst (LATCH)
  Source Clock:      clk_1/rst rising
  Destination Clock: clk_1/rst rising

  Data Path: clk_1/rst to clk_1/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  clk_1/rst (clk_1/rst)
     INV:I->O             29   0.206   1.249  clk_1/rst_inv1_INV_0 (clk_1/rst_G)
     LD:D                      0.037          clk_1/rst
    ----------------------------------------
    Total                      2.568ns (0.741ns logic, 1.827ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2/rst'
  Clock period: 2.568ns (frequency: 389.348MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            clk_2/rst (LATCH)
  Destination:       clk_2/rst (LATCH)
  Source Clock:      clk_2/rst rising
  Destination Clock: clk_2/rst rising

  Data Path: clk_2/rst to clk_2/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  clk_2/rst (clk_2/rst)
     INV:I->O             29   0.206   1.249  clk_2/rst_inv1_INV_0 (clk_2/rst_G)
     LD:D                      0.037          clk_2/rst
    ----------------------------------------
    Total                      2.568ns (0.741ns logic, 1.827ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_3/rst'
  Clock period: 2.568ns (frequency: 389.348MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            clk_3/rst (LATCH)
  Destination:       clk_3/rst (LATCH)
  Source Clock:      clk_3/rst rising
  Destination Clock: clk_3/rst rising

  Data Path: clk_3/rst to clk_3/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  clk_3/rst (clk_3/rst)
     INV:I->O             29   0.206   1.249  clk_3/rst_inv1_INV_0 (clk_3/rst_G)
     LD:D                      0.037          clk_3/rst
    ----------------------------------------
    Total                      2.568ns (0.741ns logic, 1.827ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_s0/rst'
  Clock period: 2.568ns (frequency: 389.348MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            clk_s0/rst (LATCH)
  Destination:       clk_s0/rst (LATCH)
  Source Clock:      clk_s0/rst rising
  Destination Clock: clk_s0/rst rising

  Data Path: clk_s0/rst to clk_s0/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  clk_s0/rst (clk_s0/rst)
     INV:I->O             29   0.206   1.249  clk_s0/rst_inv1_INV_0 (clk_s0/rst_G)
     LD:D                      0.037          clk_s0/rst
    ----------------------------------------
    Total                      2.568ns (0.741ns logic, 1.827ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_s1/rst'
  Clock period: 2.568ns (frequency: 389.348MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            clk_s1/rst (LATCH)
  Destination:       clk_s1/rst (LATCH)
  Source Clock:      clk_s1/rst rising
  Destination Clock: clk_s1/rst rising

  Data Path: clk_s1/rst to clk_s1/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  clk_s1/rst (clk_s1/rst)
     INV:I->O             29   0.206   1.249  clk_s1/rst_inv1_INV_0 (clk_s1/rst_G)
     LD:D                      0.037          clk_s1/rst
    ----------------------------------------
    Total                      2.568ns (0.741ns logic, 1.827ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_2/clk_out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.302ns (Levels of Logic = 1)
  Source:            clear (PAD)
  Destination:       _i000001/delay_2 (FF)
  Destination Clock: clk_2/clk_out rising

  Data Path: clear to _i000001/delay_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  clear_IBUF (clear_IBUF)
     FDC:CLR                   0.430          _i000001/delay_0
    ----------------------------------------
    Total                      2.302ns (1.652ns logic, 0.650ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_3/clk_out'
  Total number of paths / destination ports: 93 / 93
-------------------------------------------------------------------------
Offset:              4.768ns (Levels of Logic = 2)
  Source:            echo_in (PAD)
  Destination:       _i000002/stnby_30 (FF)
  Destination Clock: clk_3/clk_out rising

  Data Path: echo_in to _i000002/stnby_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            63   1.222   1.633  echo_in_IBUF (echo_in_IBUF)
     INV:I->O             31   0.206   1.277  _i000002/echo_inv1_INV_0 (_i000002/echo_inv)
     FDCE:CLR                  0.430          _i000002/stnby_0
    ----------------------------------------
    Total                      4.768ns (1.858ns logic, 2.910ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 85 / 11
-------------------------------------------------------------------------
Offset:              6.436ns (Levels of Logic = 4)
  Source:            clk_s1/clk_out (FF)
  Destination:       ssegm<1> (PAD)
  Source Clock:      clk_in rising

  Data Path: clk_s1/clk_out to ssegm<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.273  clk_s1/clk_out (clk_s1/clk_out)
     LUT6:I0->O            1   0.203   0.000  mux1/Mmux_out45_G (N154)
     MUXF7:I1->O           7   0.140   1.021  mux1/Mmux_out45 (k<3>)
     LUT4:I0->O            1   0.203   0.579  btss_1/Mram_seg111 (ssegm_1_OBUF)
     OBUF:I->O                 2.571          ssegm_1_OBUF (ssegm<1>)
    ----------------------------------------
    Total                      6.436ns (3.564ns logic, 2.872ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'echo_in'
  Total number of paths / destination ports: 402965143124739077036661889325560980821770240 / 7
-------------------------------------------------------------------------
Offset:              125.365ns (Levels of Logic = 170)
  Source:            _i000002/out_2 (LATCH)
  Destination:       ssegm<5> (PAD)
  Source Clock:      echo_in rising

  Data Path: _i000002/out_2 to ssegm<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.498   0.721  _i000002/out_2 (_i000002/out_2)
     LUT2:I0->O            1   0.203   0.000  _i000003/Mmult_n0007_Madd_lut<3> (_i000003/Mmult_n0007_Madd_lut<3>)
     MUXCY:S->O            1   0.172   0.000  _i000003/Mmult_n0007_Madd_cy<3> (_i000003/Mmult_n0007_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<4> (_i000003/Mmult_n0007_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<5> (_i000003/Mmult_n0007_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<6> (_i000003/Mmult_n0007_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<7> (_i000003/Mmult_n0007_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<8> (_i000003/Mmult_n0007_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<9> (_i000003/Mmult_n0007_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<10> (_i000003/Mmult_n0007_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<11> (_i000003/Mmult_n0007_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<12> (_i000003/Mmult_n0007_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<13> (_i000003/Mmult_n0007_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<14> (_i000003/Mmult_n0007_Madd_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<15> (_i000003/Mmult_n0007_Madd_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<16> (_i000003/Mmult_n0007_Madd_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<17> (_i000003/Mmult_n0007_Madd_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<18> (_i000003/Mmult_n0007_Madd_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<19> (_i000003/Mmult_n0007_Madd_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<20> (_i000003/Mmult_n0007_Madd_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<21> (_i000003/Mmult_n0007_Madd_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<22> (_i000003/Mmult_n0007_Madd_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<23> (_i000003/Mmult_n0007_Madd_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<24> (_i000003/Mmult_n0007_Madd_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<25> (_i000003/Mmult_n0007_Madd_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<26> (_i000003/Mmult_n0007_Madd_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<27> (_i000003/Mmult_n0007_Madd_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<28> (_i000003/Mmult_n0007_Madd_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/Mmult_n0007_Madd_cy<29> (_i000003/Mmult_n0007_Madd_cy<29>)
     XORCY:CI->O           6   0.180   1.089  _i000003/Mmult_n0007_Madd_xor<30> (_i000003/n0007<30>)
     LUT5:I0->O           45   0.203   1.705  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_558_o1231 (_i000003/in[31]_PWR_9_o_div_1/Madd_a[31]_GND_53_o_add_15_OUT_lut<30>)
     LUT3:I0->O           27   0.205   1.449  _i000003/in[31]_PWR_9_o_div_1/o<25>1 (_i000003/in[31]_PWR_9_o_div_3/Madd_a[31]_GND_55_o_add_17_OUT_cy<25>)
     LUT5:I2->O            4   0.205   0.788  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_622_o12011 (_i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_622_o1201)
     LUT5:I3->O           35   0.203   1.582  _i000003/in[31]_PWR_9_o_div_1/o<24>1 (_i000003/in[31]_PWR_9_o_div_1/o<24>1)
     LUT4:I0->O           34   0.203   1.321  _i000003/in[31]_PWR_9_o_div_1/o<24>11 (_i000003/in[31]_PWR_9_o_div_3/Madd_a[31]_GND_55_o_add_19_OUT_cy<24>)
     LUT6:I5->O           14   0.205   1.205  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_622_o1201 (_i000003/in[31]_PWR_9_o_div_1/Madd_a[31]_GND_53_o_add_19_OUT_lut<28>)
     LUT6:I2->O           46   0.203   1.719  _i000003/in[31]_PWR_9_o_div_1/o<23>1 (_i000003/in[31]_PWR_9_o_div_3/Madd_a[31]_GND_55_o_add_21_OUT_cy<23>)
     LUT4:I1->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_654_o1171 (_i000003/in[31]_PWR_9_o_div_1/Madd_a[31]_GND_53_o_add_21_OUT_lut<25>)
     LUT5:I0->O            5   0.203   1.079  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_686_o12011 (_i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_686_o1201)
     LUT6:I0->O           57   0.203   1.822  _i000003/in[31]_PWR_9_o_div_1/o<22>1 (_i000003/in[31]_PWR_9_o_div_3/Madd_a[31]_GND_55_o_add_23_OUT_cy<22>)
     LUT4:I1->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_686_o1161 (_i000003/in[31]_PWR_9_o_div_1/Madd_a[31]_GND_53_o_add_23_OUT_lut<24>)
     LUT5:I0->O            9   0.203   0.830  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_718_o11911 (_i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_718_o1191)
     LUT6:I5->O           58   0.205   1.829  _i000003/in[31]_PWR_9_o_div_1/o<21>1 (_i000003/in[31]_PWR_9_o_div_3/Madd_a[31]_GND_55_o_add_25_OUT_cy<21>)
     LUT4:I1->O            6   0.205   1.089  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_718_o1151 (_i000003/in[31]_PWR_9_o_div_1/Madd_a[31]_GND_53_o_add_25_OUT_lut<23>)
     LUT5:I0->O            7   0.203   0.774  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_750_o11811 (_i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_750_o1181)
     LUT6:I5->O           44   0.205   1.691  _i000003/in[31]_PWR_9_o_div_1/o<20>1 (_i000003/x<20>)
     LUT6:I3->O            3   0.205   0.898  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_750_o1171 (_i000003/in[31]_PWR_9_o_div_1/a[25]_a[31]_MUX_725_o)
     LUT4:I0->O            5   0.203   1.059  _i000003/in[31]_PWR_9_o_div_1/o<19>11 (_i000003/in[31]_PWR_9_o_div_1/o<19>1)
     LUT6:I1->O           47   0.203   1.733  _i000003/in[31]_PWR_9_o_div_1/o<19>13 (_i000003/x<19>)
     LUT3:I0->O            3   0.205   1.015  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_782_o1201 (_i000003/in[31]_PWR_9_o_div_1/a[28]_a[31]_MUX_754_o)
     LUT6:I0->O           40   0.203   1.634  _i000003/in[31]_PWR_9_o_div_1/o<18>21 (_i000003/in[31]_PWR_9_o_div_1/o<18>2)
     LUT6:I3->O            5   0.205   1.079  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_814_o1211 (_i000003/in[31]_PWR_9_o_div_1/a[29]_a[31]_MUX_785_o)
     LUT6:I0->O            5   0.203   1.059  _i000003/in[31]_PWR_9_o_div_1/o<17>21 (_i000003/in[31]_PWR_9_o_div_1/o<17>2)
     LUT5:I0->O           74   0.203   1.934  _i000003/in[31]_PWR_9_o_div_1/o<17>23 (_i000003/x<17>)
     LUT3:I0->O            1   0.205   0.944  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_846_o1181 (_i000003/in[31]_PWR_9_o_div_1/a[26]_a[31]_MUX_820_o)
     LUT6:I0->O            5   0.203   1.079  _i000003/in[31]_PWR_9_o_div_1/o<16>21 (_i000003/in[31]_PWR_9_o_div_1/o<16>2)
     LUT6:I0->O           55   0.203   1.925  _i000003/in[31]_PWR_9_o_div_1/o<16>23 (_i000003/x<16>)
     LUT5:I0->O            5   0.203   1.079  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_878_o1191 (_i000003/in[31]_PWR_9_o_div_1/a[27]_a[31]_MUX_851_o)
     LUT6:I0->O            1   0.203   0.580  _i000003/in[31]_PWR_9_o_div_1/o<15>21 (_i000003/in[31]_PWR_9_o_div_1/o<15>2)
     LUT6:I5->O            2   0.205   0.617  _i000003/in[31]_PWR_9_o_div_1/o<15>24_SW0 (N127)
     LUT6:I5->O            1   0.205   0.000  _i000003/in[31]_PWR_9_o_div_1/o<15>24_G (N166)
     MUXF7:I1->O          86   0.140   2.013  _i000003/in[31]_PWR_9_o_div_1/o<15>24 (_i000003/x<15>)
     LUT3:I0->O            1   0.205   0.944  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_910_o1161 (_i000003/in[31]_PWR_9_o_div_1/a[24]_a[31]_MUX_886_o)
     LUT6:I0->O            5   0.203   1.059  _i000003/in[31]_PWR_9_o_div_1/o<14>21 (_i000003/in[31]_PWR_9_o_div_1/o<14>2)
     LUT5:I0->O           62   0.203   1.971  _i000003/in[31]_PWR_9_o_div_1/o<14>24 (_i000003/x<14>)
     LUT5:I0->O            5   0.203   1.079  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_942_o1171 (_i000003/in[31]_PWR_9_o_div_1/a[25]_a[31]_MUX_917_o)
     LUT6:I0->O            5   0.203   1.079  _i000003/in[31]_PWR_9_o_div_1/o<13>21 (_i000003/in[31]_PWR_9_o_div_1/o<13>2)
     LUT6:I0->O           85   0.203   2.007  _i000003/in[31]_PWR_9_o_div_1/o<13>24 (_i000003/x<13>)
     LUT3:I0->O            4   0.205   1.048  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_974_o1141 (_i000003/in[31]_PWR_9_o_div_1/a[22]_a[31]_MUX_952_o)
     LUT6:I0->O            7   0.203   1.118  _i000003/in[31]_PWR_9_o_div_1/o<12>31 (_i000003/in[31]_PWR_9_o_div_1/o<12>3)
     LUT5:I0->O           89   0.203   2.149  _i000003/in[31]_PWR_9_o_div_1/o<12>34 (_i000003/x<12>)
     LUT5:I0->O            6   0.203   0.992  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_1006_o171 (_i000003/in[31]_PWR_9_o_div_1/a[16]_a[31]_MUX_990_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_div_1/o<11>34_G (N158)
     MUXF7:I1->O           2   0.140   0.617  _i000003/in[31]_PWR_9_o_div_1/o<11>34 (_i000003/in[31]_PWR_9_o_div_1/o<11>33)
     LUT6:I5->O            1   0.205   0.000  _i000003/in[31]_PWR_9_o_div_1/o<11>35_SW0_G (N192)
     MUXF7:I1->O           5   0.140   0.715  _i000003/in[31]_PWR_9_o_div_1/o<11>35_SW0 (N125)
     LUT6:I5->O           68   0.205   2.011  _i000003/in[31]_PWR_9_o_div_1/o<11>35 (_i000003/x<11>)
     LUT5:I0->O            6   0.203   1.089  _i000003/in[31]_PWR_9_o_div_1/Mmux_a[0]_a[31]_MUX_1038_o161 (_i000003/in[31]_PWR_9_o_div_1/a[15]_a[31]_MUX_1023_o)
     LUT5:I0->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_lut<0> (_i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<0> (_i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<1> (_i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<2> (_i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<3> (_i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O         103   0.213   2.114  _i000003/in[31]_PWR_9_o_div_1/Mcompar_o<10>_cy<4> (_i000003/x<10>)
     LUT4:I1->O            1   0.205   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_lut<0> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<0> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<3>)
     MUXCY:CI->O          43   0.213   1.449  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<4>)
     LUT3:I2->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0023_INV_1866_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0023_INV_1866_o)
     LUT5:I0->O            4   0.203   0.931  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[11]_a[31]_MUX_2125_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[11]_a[31]_MUX_2125_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<3>)
     MUXCY:CI->O          45   0.213   1.477  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<4>)
     LUT4:I3->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0024_INV_1899_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0024_INV_1899_o)
     LUT5:I0->O            6   0.203   0.992  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[10]_a[31]_MUX_2158_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[10]_a[31]_MUX_2158_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<4>)
     LUT5:I4->O           95   0.205   2.189  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0025_INV_1932_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0025_INV_1932_o)
     LUT5:I0->O            6   0.203   0.992  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[9]_a[31]_MUX_2191_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[9]_a[31]_MUX_2191_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<4>)
     LUT6:I5->O           55   0.205   1.925  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0026_INV_1965_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0026_INV_1965_o)
     LUT5:I0->O            4   0.203   1.028  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[11]_a[31]_MUX_2221_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[11]_a[31]_MUX_2221_o)
     LUT5:I0->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_lut<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<5>)
     MUXCY:CI->O          58   0.213   1.945  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0027_INV_1998_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0027_INV_1998_o)
     LUT5:I0->O            4   0.203   0.931  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[7]_a[31]_MUX_2257_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[7]_a[31]_MUX_2257_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<4>)
     MUXCY:CI->O          53   0.213   1.568  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<5>)
     LUT3:I2->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0028_INV_2031_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0028_INV_2031_o)
     LUT5:I0->O            4   0.203   0.931  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[6]_a[31]_MUX_2290_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[6]_a[31]_MUX_2290_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<4>)
     MUXCY:CI->O          55   0.213   1.581  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<5>)
     LUT4:I3->O            4   0.205   1.028  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0029_INV_2064_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0029_INV_2064_o)
     LUT5:I0->O            6   0.203   0.992  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[5]_a[31]_MUX_2323_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[5]_a[31]_MUX_2323_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<5>)
     LUT5:I4->O          114   0.205   2.258  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0030_INV_2097_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0030_INV_2097_o)
     LUT5:I0->O            5   0.203   0.962  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[4]_a[31]_MUX_2356_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[4]_a[31]_MUX_2356_o)
     LUT5:I1->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_lut<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<1> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<5>)
     LUT6:I5->O           91   0.205   2.162  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0031_INV_2130_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0031_INV_2130_o)
     LUT5:I0->O            2   0.203   0.961  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[6]_a[31]_MUX_2386_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[6]_a[31]_MUX_2386_o)
     LUT5:I0->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_lut<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<5>)
     MUXCY:CI->O           3   0.213   0.651  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<6>)
     LUT6:I5->O           29   0.205   1.594  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0032_INV_2163_o_cy<7> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0032_INV_2163_o)
     LUT5:I0->O            2   0.203   0.961  _i000003/in[31]_PWR_9_o_mod_2/Mmux_a[5]_a[31]_MUX_2419_o11 (_i000003/in[31]_PWR_9_o_mod_2/a[5]_a[31]_MUX_2419_o)
     LUT5:I0->O            1   0.203   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_lut<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<2> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<3> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<4> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<5> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<6> (_i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<6>)
     LUT3:I2->O            3   0.205   0.879  _i000003/in[31]_PWR_9_o_mod_2/Mcompar_BUS_0033_INV_2196_o_cy<7> (_i000003/in[31]_PWR_9_o_mod_2/BUS_0033_INV_2196_o)
     LUT5:I2->O            1   0.205   0.000  mux1/Mmux_out35_F (N149)
     MUXF7:I0->O           7   0.131   1.021  mux1/Mmux_out35 (k<2>)
     LUT4:I0->O            1   0.203   0.579  btss_1/Mram_seg51 (ssegm_5_OBUF)
     OBUF:I->O                 2.571          ssegm_5_OBUF (ssegm<5>)
    ----------------------------------------
    Total                    125.365ns (26.013ns logic, 99.352ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_2/clk_out'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            _i000001/delay_0 (FF)
  Destination:       trigger_out (PAD)
  Source Clock:      clk_2/clk_out rising

  Data Path: _i000001/delay_0 to trigger_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  _i000001/delay_0 (_i000001/delay_0)
     LUT3:I0->O            1   0.205   0.579  _i000001/outp<0>1 (trigger_out_OBUF)
     OBUF:I->O                 2.571          trigger_out_OBUF (trigger_out)
    ----------------------------------------
    Total                      4.647ns (3.223ns logic, 1.424ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1/rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1/rst      |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_2/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_2/clk_out  |    1.165|         |         |         |
clk_in         |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_2/rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_2/rst      |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_3/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_3/clk_out  |    2.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_3/rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_3/rst      |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1/rst      |    2.961|         |         |         |
clk_2/rst      |    2.961|         |         |         |
clk_3/rst      |    2.961|         |         |         |
clk_in         |    3.998|         |         |         |
clk_s0/rst     |    2.961|         |         |         |
clk_s1/rst     |    2.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_s0/rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_s0/rst     |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_s1/rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_s1/rst     |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock echo_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_3/clk_out  |    1.063|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 33.76 secs
 
--> 


Total memory usage is 453796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    3 (   0 filtered)

