/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [3:0] _07_;
  wire [18:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((in_data[24] | celloutsig_0_3z) & (_01_ | celloutsig_0_13z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z | in_data[40]) & (celloutsig_0_0z | celloutsig_0_7z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_6z[6]));
  assign celloutsig_1_8z = ~((in_data[159] | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_6z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[3] | in_data[157]) & (celloutsig_1_5z[7] | in_data[120]));
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_5z[15]) & (celloutsig_1_5z[7] | celloutsig_1_9z[7]));
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_6z[1]) & (celloutsig_1_12z | celloutsig_1_14z[2]));
  assign celloutsig_0_17z = ~((celloutsig_0_13z | celloutsig_0_7z) & (celloutsig_0_14z[1] | celloutsig_0_10z));
  assign celloutsig_0_59z = celloutsig_0_9z ^ _05_;
  assign celloutsig_0_81z = celloutsig_0_25z[2] ^ celloutsig_0_59z;
  assign celloutsig_0_82z = celloutsig_0_56z ^ _06_;
  assign celloutsig_1_4z = in_data[104] ^ in_data[149];
  assign celloutsig_0_9z = celloutsig_0_8z ^ celloutsig_0_7z;
  assign celloutsig_0_23z = celloutsig_0_17z ^ celloutsig_0_18z;
  reg [18:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 19'h00000;
    else _23_ <= { in_data[31:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _08_[18:12], _05_, _08_[10], _02_, _08_[8], _06_, _01_, _08_[5:1], celloutsig_0_33z[1] } = _23_;
  reg [3:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z };
  assign { _03_, _07_[2], _04_, _00_ } = _24_;
  assign celloutsig_0_0z = | in_data[63:52];
  assign celloutsig_0_3z = | in_data[26:20];
  assign celloutsig_0_56z = | { _00_, _04_, _07_[2] };
  assign celloutsig_0_7z = | { _06_, _05_, _02_, _01_, celloutsig_0_5z, _08_[16:12], _08_[10], _08_[8], _08_[5:4], in_data[63:52], in_data[26:20] };
  assign celloutsig_1_1z = | in_data[141:139];
  assign celloutsig_1_2z = | in_data[145:129];
  assign celloutsig_1_3z = | in_data[174:168];
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_12z = | celloutsig_1_5z[23:6];
  assign celloutsig_1_18z = | { celloutsig_1_14z[5:4], celloutsig_1_8z };
  assign celloutsig_0_10z = | { celloutsig_0_8z, in_data[84] };
  assign celloutsig_0_11z = | { _06_, _05_, _02_, _08_[15:12], _08_[10], _08_[8] };
  assign celloutsig_0_18z = | { _03_, celloutsig_0_5z, in_data[63:52] };
  assign celloutsig_0_13z = | { _06_, _05_, _02_, _01_, _08_[16:12], _08_[10], _08_[8], _08_[5:4] };
  assign celloutsig_0_4z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z } ~^ { _08_[8], _06_, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[165:162] ~^ in_data[173:170];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } ~^ { in_data[137:114], celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[16:10] ~^ { in_data[155:154], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[20:18], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ~^ celloutsig_1_5z[19:11];
  assign celloutsig_1_14z = { celloutsig_1_5z[23:22], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z } ~^ in_data[119:114];
  assign celloutsig_0_25z = { _07_[2], _04_, _00_ } ~^ { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_23z };
  assign { celloutsig_0_14z[4:1], celloutsig_0_14z[5], celloutsig_0_14z[0], celloutsig_0_14z[11:7] } = { _03_, _07_[2], _04_, _00_, celloutsig_0_10z, celloutsig_0_9z, _08_[13:12], _05_, _08_[10], _02_ } ~^ { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, _03_, celloutsig_0_4z, celloutsig_0_11z };
  assign { _07_[3], _07_[1:0] } = { _03_, _04_, _00_ };
  assign { _08_[11], _08_[9], _08_[7:6], _08_[0] } = { _05_, _02_, _06_, _01_, celloutsig_0_33z[1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
