module CC;

input A;
input B;
output C;

process C;
*[[A & B]; C+; [~A & ~B]; C-]
endprocess

process env;
*[[skip -> A+; A-; * | skip -> B+; B-; * | skip -> A+ || B+];
  [skip -> A-; A+; * | skip -> B-; B+; * | skip -> A- || B-]
 ]
endprocess
endmodule