v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 380 -260 490 -260 {
lab=#net1}
N 440 -260 440 80 {
lab=#net1}
N 440 80 500 80 {
lab=#net1}
N 1460 -320 1460 -50 {
lab=#net2}
N 1460 -50 1570 -50 {
lab=#net2}
N 1870 -90 2240 -90 {
lab=Qb}
N 2240 -220 2240 -90 {
lab=Qb}
N 2240 -90 2320 -90 {
lab=Qb}
N 940 -90 940 -40 {
lab=#net3}
N 870 40 870 70 {
lab=#net4}
N 870 40 940 40 {
lab=#net4}
N 940 20 940 40 {
lab=#net4}
N 940 40 1040 40 {
lab=#net4}
N 1040 40 1040 70 {
lab=#net4}
N 870 130 870 160 {
lab=vss}
N 1040 130 1040 160 {
lab=vss}
N 870 100 950 100 {
lab=vss}
N 950 100 950 150 {
lab=vss}
N 870 150 950 150 {
lab=vss}
N 960 100 1040 100 {
lab=vss}
N 960 100 960 150 {
lab=vss}
N 960 150 1040 150 {
lab=vss}
N 940 -200 940 -150 {
lab=vdd}
N 870 -120 940 -120 {
lab=vdd}
N 870 -170 870 -120 {
lab=vdd}
N 870 -170 930 -170 {
lab=vdd}
N 930 -170 940 -170 {
lab=vdd}
N 940 -10 1010 -10 {
lab=vdd}
N 840 -530 850 -530 {
lab=n_clk}
N 500 -530 540 -530 {
lab=vdd}
N 500 -490 540 -490 {
lab=vss}
N 500 -510 540 -510 {
lab=clk}
N 40 -220 80 -220 {
lab=D}
N 60 -240 80 -240 {
lab=vdd}
N 70 -200 80 -200 {
lab=vss}
N 60 -200 70 -200 {
lab=vss}
N 60 -260 80 -260 {
lab=n_clk}
N 60 -180 80 -180 {
lab=clk}
N 480 40 500 40 {
lab=clk}
N 480 120 500 120 {
lab=n_clk}
N 480 -280 490 -280 {
lab=vdd}
N 480 -240 490 -240 {
lab=vss}
N 480 60 500 60 {
lab=vdd}
N 480 100 500 100 {
lab=vss}
N 1140 -240 1160 -240 {
lab=n_clk}
N 1140 -260 1160 -260 {
lab=vss}
N 1140 -320 1160 -320 {
lab=clk}
N 1140 -300 1160 -300 {
lab=vdd}
N 1550 -70 1570 -70 {
lab=vdd}
N 1550 -90 1570 -90 {
lab=n_clk}
N 1560 -30 1570 -30 {
lab=vss}
N 1550 -30 1560 -30 {
lab=vss}
N 1550 -10 1570 -10 {
lab=clk}
N 1920 -220 1940 -220 {
lab=vdd}
N 1930 -180 1940 -180 {
lab=vss}
N 1920 -180 1930 -180 {
lab=vss}
N 810 100 830 100 {
lab=clr}
N 860 -10 900 -10 {
lab=clr}
N 800 40 870 40 {
lab=#net4}
N 790 -280 1160 -280 {
lab=#net5}
N 1080 -280 1080 100 {
lab=#net5}
N 980 -120 1080 -120 {
lab=#net5}
N 1660 -450 1660 -400 {
lab=#net6}
N 1590 -320 1590 -290 {
lab=Q}
N 1590 -320 1660 -320 {
lab=Q}
N 1660 -340 1660 -320 {
lab=Q}
N 1660 -320 1760 -320 {
lab=Q}
N 1760 -320 1760 -290 {
lab=Q}
N 1590 -230 1590 -200 {
lab=vss}
N 1760 -230 1760 -200 {
lab=vss}
N 1590 -260 1670 -260 {
lab=vss}
N 1670 -260 1670 -210 {
lab=vss}
N 1590 -210 1670 -210 {
lab=vss}
N 1680 -260 1760 -260 {
lab=vss}
N 1680 -260 1680 -210 {
lab=vss}
N 1680 -210 1760 -210 {
lab=vss}
N 1660 -560 1660 -510 {
lab=vdd}
N 1590 -480 1660 -480 {
lab=vdd}
N 1590 -530 1590 -480 {
lab=vdd}
N 1590 -530 1650 -530 {
lab=vdd}
N 1650 -530 1660 -530 {
lab=vdd}
N 1660 -370 1730 -370 {
lab=vdd}
N 1460 -320 1520 -320 {
lab=#net2}
N 1520 -320 1520 -260 {
lab=#net2}
N 1520 -260 1550 -260 {
lab=#net2}
N 1520 -370 1520 -320 {
lab=#net2}
N 1520 -370 1620 -370 {
lab=#net2}
N 1700 -480 1730 -480 {
lab=clr}
N 1800 -260 1820 -260 {
lab=clr}
N 1760 -320 2320 -320 {
lab=Q}
N 1860 -320 1860 -200 {
lab=Q}
N 1860 -200 1940 -200 {
lab=Q}
C {TGate/tgate.sym} 230 -220 0 0 {name=x1}
C {Inversor/Inversor.sym} 640 -260 0 0 {name=x2}
C {Inversor/Inversor.sym} 690 -510 0 0 {name=x3}
C {TGate/tgate.sym} 650 80 0 0 {name=x4}
C {TGate/tgate.sym} 1310 -280 0 0 {name=x5}
C {TGate/tgate.sym} 1720 -50 0 0 {name=x6}
C {Inversor/Inversor.sym} 2090 -200 0 0 {name=x7}
C {sky130_fd_pr/pfet_01v8.sym} 960 -120 0 1 {name=M1
L=0.15
W=0.75
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 920 -10 0 0 {name=M2
L=0.15
W=0.75
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 850 100 0 0 {name=M3
L=0.15
W=0.75
nf=1 
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 1060 100 0 1 {name=M4
L=0.15
W=0.75
nf=1 
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {ipin.sym} 500 -510 0 0 {name=p1 lab=clk}
C {ipin.sym} 500 -530 0 0 {name=p2 lab=vdd}
C {ipin.sym} 500 -490 0 0 {name=p3 lab=vss}
C {lab_wire.sym} 850 -530 0 1 {name=l1 sig_type=std_logic lab=n_clk}
C {lab_wire.sym} 530 -510 0 0 {name=l2 sig_type=std_logic lab=clk}
C {lab_wire.sym} 530 -530 0 0 {name=l3 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 530 -490 0 0 {name=l4 sig_type=std_logic lab=vss}
C {ipin.sym} 40 -220 0 0 {name=p4 lab=D}
C {lab_wire.sym} 60 -240 0 0 {name=l5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 60 -200 0 0 {name=l6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 60 -180 0 0 {name=l7 sig_type=std_logic lab=clk}
C {lab_wire.sym} 60 -260 0 0 {name=l8 sig_type=std_logic lab=n_clk}
C {lab_wire.sym} 480 120 0 0 {name=l9 sig_type=std_logic lab=n_clk}
C {lab_wire.sym} 480 40 0 0 {name=l10 sig_type=std_logic lab=clk}
C {lab_wire.sym} 480 -280 0 0 {name=l11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 480 -240 0 0 {name=l12 sig_type=std_logic lab=vss}
C {lab_wire.sym} 480 60 0 0 {name=l13 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 480 100 0 0 {name=l14 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1140 -240 0 0 {name=l15 sig_type=std_logic lab=n_clk}
C {lab_wire.sym} 1140 -260 0 0 {name=l16 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1140 -320 0 0 {name=l17 sig_type=std_logic lab=clk}
C {lab_wire.sym} 1140 -300 0 0 {name=l18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1550 -70 0 0 {name=l19 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1550 -90 0 0 {name=l20 sig_type=std_logic lab=n_clk}
C {lab_wire.sym} 1550 -30 0 0 {name=l21 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1550 -10 0 0 {name=l22 sig_type=std_logic lab=clk}
C {lab_wire.sym} 1920 -220 0 0 {name=l23 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1920 -180 0 0 {name=l24 sig_type=std_logic lab=vss}
C {lab_wire.sym} 940 -200 0 0 {name=l25 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 870 160 2 0 {name=l26 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1040 160 2 0 {name=l27 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1010 -10 0 1 {name=l28 sig_type=std_logic lab=vdd}
C {ipin.sym} 860 -10 0 0 {name=p5 lab=clr}
C {lab_wire.sym} 890 -10 0 0 {name=l29 sig_type=std_logic lab=clr}
C {lab_wire.sym} 810 100 0 0 {name=l30 sig_type=std_logic lab=clr}
C {sky130_fd_pr/pfet_01v8.sym} 1680 -480 0 1 {name=M5
L=0.15
W=0.75
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 1640 -370 0 0 {name=M6
L=0.15
W=0.75
nf=1
mult=4
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 1570 -260 0 0 {name=M7
L=0.15
W=0.75
nf=1 
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8.sym} 1780 -260 0 1 {name=M8
L=0.15
W=0.75
nf=1 
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {lab_wire.sym} 1660 -560 0 0 {name=l31 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1590 -200 2 0 {name=l32 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1760 -200 2 0 {name=l33 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1730 -370 0 1 {name=l34 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1730 -480 0 1 {name=l35 sig_type=std_logic lab=clr}
C {lab_wire.sym} 1820 -260 0 1 {name=l36 sig_type=std_logic lab=clr}
C {opin.sym} 2320 -320 0 0 {name=p6 lab=Q}
C {opin.sym} 2320 -90 0 0 {name=p7 lab=Qb}
