digraph "0_qemu_bfc56535f793c557aa754c50213fc5f882e6482d@pointer" {
"1000227" [label="(Call,double_scan != s->double_scan)"];
"1000200" [label="(Call,((s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1) << double_scan)"];
"1000202" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN] & 0x1f)"];
"1000185" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN] >> 7)"];
"1000183" [label="(Call,double_scan = (s->cr[VGA_CRTC_MAX_SCAN] >> 7))"];
"1000221" [label="(Call,shift_control != s->shift_control ||\n        double_scan != s->double_scan)"];
"1000241" [label="(Call,s->double_scan = double_scan)"];
"1000211" [label="(Literal,1)"];
"1000202" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN] & 0x1f)"];
"1000191" [label="(Literal,7)"];
"1000200" [label="(Call,((s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1) << double_scan)"];
"1000186" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN])"];
"1000227" [label="(Call,double_scan != s->double_scan)"];
"1000222" [label="(Call,shift_control != s->shift_control)"];
"1000228" [label="(Identifier,double_scan)"];
"1000221" [label="(Call,shift_control != s->shift_control ||\n        double_scan != s->double_scan)"];
"1000209" [label="(Literal,1)"];
"1000201" [label="(Call,(s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1)"];
"1000208" [label="(Literal,0x1f)"];
"1000194" [label="(Identifier,shift_control)"];
"1000184" [label="(Identifier,double_scan)"];
"1000214" [label="(Call,multi_scan = double_scan)"];
"1000183" [label="(Call,double_scan = (s->cr[VGA_CRTC_MAX_SCAN] >> 7))"];
"1000220" [label="(ControlStructure,if (shift_control != s->shift_control ||\n        double_scan != s->double_scan))"];
"1000234" [label="(Identifier,full_update)"];
"1000111" [label="(Block,)"];
"1000203" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN])"];
"1000939" [label="(MethodReturn,static void)"];
"1000245" [label="(Identifier,double_scan)"];
"1000232" [label="(Block,)"];
"1000185" [label="(Call,s->cr[VGA_CRTC_MAX_SCAN] >> 7)"];
"1000210" [label="(Identifier,double_scan)"];
"1000242" [label="(Call,s->double_scan)"];
"1000241" [label="(Call,s->double_scan = double_scan)"];
"1000199" [label="(Call,(((s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1) << double_scan)\n            - 1)"];
"1000229" [label="(Call,s->double_scan)"];
"1000248" [label="(Identifier,shift_control)"];
"1000227" -> "1000221"  [label="AST: "];
"1000227" -> "1000229"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000229" -> "1000227"  [label="AST: "];
"1000221" -> "1000227"  [label="CFG: "];
"1000227" -> "1000939"  [label="DDG: double_scan"];
"1000227" -> "1000939"  [label="DDG: s->double_scan"];
"1000227" -> "1000221"  [label="DDG: double_scan"];
"1000227" -> "1000221"  [label="DDG: s->double_scan"];
"1000200" -> "1000227"  [label="DDG: double_scan"];
"1000183" -> "1000227"  [label="DDG: double_scan"];
"1000227" -> "1000241"  [label="DDG: double_scan"];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000210"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000210" -> "1000200"  [label="AST: "];
"1000211" -> "1000200"  [label="CFG: "];
"1000200" -> "1000939"  [label="DDG: (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1"];
"1000200" -> "1000939"  [label="DDG: double_scan"];
"1000200" -> "1000199"  [label="DDG: (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1"];
"1000200" -> "1000199"  [label="DDG: double_scan"];
"1000202" -> "1000200"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000202" -> "1000200"  [label="DDG: 0x1f"];
"1000183" -> "1000200"  [label="DDG: double_scan"];
"1000200" -> "1000241"  [label="DDG: double_scan"];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000208"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000208" -> "1000202"  [label="AST: "];
"1000209" -> "1000202"  [label="CFG: "];
"1000202" -> "1000939"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000202" -> "1000201"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000202" -> "1000201"  [label="DDG: 0x1f"];
"1000185" -> "1000202"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000185" -> "1000183"  [label="AST: "];
"1000185" -> "1000191"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000191" -> "1000185"  [label="AST: "];
"1000183" -> "1000185"  [label="CFG: "];
"1000185" -> "1000939"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000185" -> "1000183"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN]"];
"1000185" -> "1000183"  [label="DDG: 7"];
"1000183" -> "1000111"  [label="AST: "];
"1000184" -> "1000183"  [label="AST: "];
"1000194" -> "1000183"  [label="CFG: "];
"1000183" -> "1000939"  [label="DDG: s->cr[VGA_CRTC_MAX_SCAN] >> 7"];
"1000183" -> "1000214"  [label="DDG: double_scan"];
"1000183" -> "1000241"  [label="DDG: double_scan"];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000222"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000234" -> "1000221"  [label="CFG: "];
"1000248" -> "1000221"  [label="CFG: "];
"1000221" -> "1000939"  [label="DDG: shift_control != s->shift_control ||\n        double_scan != s->double_scan"];
"1000221" -> "1000939"  [label="DDG: double_scan != s->double_scan"];
"1000221" -> "1000939"  [label="DDG: shift_control != s->shift_control"];
"1000222" -> "1000221"  [label="DDG: shift_control"];
"1000222" -> "1000221"  [label="DDG: s->shift_control"];
"1000241" -> "1000232"  [label="AST: "];
"1000241" -> "1000245"  [label="CFG: "];
"1000242" -> "1000241"  [label="AST: "];
"1000245" -> "1000241"  [label="AST: "];
"1000248" -> "1000241"  [label="CFG: "];
"1000241" -> "1000939"  [label="DDG: s->double_scan"];
"1000241" -> "1000939"  [label="DDG: double_scan"];
}
