dcm_25m_sim_netlist.v,verilog,xil_defaultlib,../../../../project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m_sim_netlist.v,incdir="../../../../project_20180708.srcs/sources_1/ip/dcm_25m"
glbl.v,Verilog,xil_defaultlib,glbl.v
