Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ekorletey/first_presentation/Example1_isim_beh.exe -prj /home/ekorletey/first_presentation/Example1_beh.prj work.Example1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/ekorletey/first_presentation/sum.vhd" into library work
Parsing VHDL file "/home/ekorletey/first_presentation/N.vhd" into library work
Parsing VHDL file "/home/ekorletey/first_presentation/addition.vhd" into library work
Parsing VHDL file "/home/ekorletey/first_presentation/Example1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84756 KB
Fuse CPU Usage: 3130 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity sum [sum_default]
Compiling architecture behavioral of entity NREG [nreg_default]
Compiling architecture behavioral of entity addition [addition_default]
Compiling architecture behavioral of entity example1
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/ekorletey/first_presentation/Example1_isim_beh.exe
Fuse Memory Usage: 394880 KB
Fuse CPU Usage: 3240 ms
GCC CPU Usage: 720 ms
