 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: T-2022.03
Date   : Sat Oct 21 15:23:41 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: sti_di[12] (input port clocked by clk)
  Endpoint: res_addr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  sti_di[12] (in)                          0.01       5.51 f
  U436/Y (CLKBUFX8)                        0.44       5.96 f
  U1240/Y (AO22X1)                         0.50       6.46 f
  U1241/Y (AOI221XL)                       0.52       6.97 r
  U536/Y (OAI22X1)                         0.27       7.24 f
  U490/Y (OAI2BB2X1)                       0.37       7.62 f
  U1412/Y (CLKINVX1)                       0.25       7.87 r
  U1394/Y (OR2X1)                          0.27       8.14 r
  U539/Y (NAND4X2)                         0.25       8.39 f
  U1393/Y (OAI21XL)                        0.49       8.88 r
  U639/Y (AND2X2)                          0.28       9.17 r
  U420/Y (INVX8)                           0.16       9.32 f
  U1338/Y (AOI222XL)                       0.55       9.88 r
  U1337/Y (NAND4X1)                        0.26      10.14 f
  res_addr_reg[1]/D (DFFRX1)               0.00      10.14 f
  data arrival time                                  10.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  res_addr_reg[1]/CK (DFFRX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                 -10.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
