// Seed: 3759472262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter real id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd31
) (
    output wor id_0,
    output wand id_1,
    output tri id_2,
    input wor id_3,
    input supply1 _id_4
);
  wire [1 : -1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire [id_4 : 1] id_7, id_8;
  not primCall (id_0, id_6);
endmodule
