Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/XilinxVM/deneey62023/deney6sch_deney6sch_sch_tb_isim_beh.exe -prj /home/ise/XilinxVM/deneey62023/deney6sch_deney6sch_sch_tb_beh.prj work.deney6sch_deney6sch_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/XilinxVM/deneey62023/deney6sch.vf" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/ise/XilinxVM/deneey62023/deney6adder.vhd" into library work
Parsing VHDL file "/home/ise/XilinxVM/deneey62023/threebitadder.vhd" into library work
Parsing VHDL file "/home/ise/XilinxVM/deneey62023/sevseg.vhd" into library work
Parsing VHDL file "/home/ise/XilinxVM/deneey62023/deney6testsch.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112900 KB
Fuse CPU Usage: 540 ms
Compiling module glbl
Compiling module deney6sch
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity deney6adder [deney6adder_default]
Compiling architecture behavioral of entity threebitadder [threebitadder_default]
Compiling architecture behavioral of entity sevseg [sevseg_default]
Compiling architecture behavioral of entity deney6sch_deney6sch_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/ise/XilinxVM/deneey62023/deney6sch_deney6sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 950112 KB
Fuse CPU Usage: 710 ms
GCC CPU Usage: 470 ms
