\doxysection{Arches\+::Units\+::Unit\+TP\+::Configuration Struct Reference}
\hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration}{}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration}\index{Arches::Units::UnitTP::Configuration@{Arches::Units::UnitTP::Configuration}}


describes TP config characteristics  




{\ttfamily \#include $<$unit-\/tp.\+hpp$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_adea0653b63392c0c98a8e01b18d8ff66}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_adea0653b63392c0c98a8e01b18d8ff66} 
vaddr\+\_\+t {\bfseries pc} \{0x0\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae4e422f80d786428dd0221971bc9d500}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae4e422f80d786428dd0221971bc9d500} 
vaddr\+\_\+t {\bfseries sp} \{0x0\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a520966c9699d6e5e1bb27d5ced08c0cc}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a520966c9699d6e5e1bb27d5ced08c0cc} 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} {\bfseries backing\+\_\+memory} \{nullptr\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a7ea3ce2cc39f1b72963f46e8b4d82669}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a7ea3ce2cc39f1b72963f46e8b4d82669} 
uint {\bfseries tp\+\_\+index} \{0\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae67702368bfa1896944812efda3ca3e0}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae67702368bfa1896944812efda3ca3e0} 
uint {\bfseries tm\+\_\+index} \{0\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae8bb395e9d66ae6540b5744abbac4825}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_ae8bb395e9d66ae6540b5744abbac4825} 
uint {\bfseries stack\+\_\+size} \{512\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_affe0ded876d4ce2f8bae91c61c85b62d}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_affe0ded876d4ce2f8bae91c61c85b62d} 
uint {\bfseries port\+\_\+size} \{16\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a6a4845f09053d8dabc6362e367ef78d9}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_a6a4845f09053d8dabc6362e367ef78d9} 
\mbox{\hyperlink{class_memory_map}{Memory\+Map}} {\bfseries mem\+\_\+map} \{\}
\item 
\Hypertarget{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_abbcc05218ef1ab43caaf9e8ec508b3b5}\label{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration_abbcc05218ef1ab43caaf9e8ec508b3b5} 
\mbox{\hyperlink{class_arches_1_1_units_1_1_unit_s_f_u}{Unit\+SFU}} \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} {\bfseries sfu\+\_\+table} \{nullptr\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
describes TP config characteristics 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/u1320313/\+Dev/arches-\/v2/arches-\/v2/src/arches/units/unit-\/tp.\+hpp\end{DoxyCompactItemize}
