circuit Top :
  module CtlPath :
    input clock : Clock
    input reset : Reset
    output io : { flip dcpath : { halt : UInt<1>}, imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip dat : { dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}, ctl : { dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}}

    io.ctl.mem_exception is invalid @[cpath.scala 61:6]
    io.ctl.pipeline_kill is invalid @[cpath.scala 61:6]
    io.ctl.fencei is invalid @[cpath.scala 61:6]
    io.ctl.csr_cmd is invalid @[cpath.scala 61:6]
    io.ctl.mem_typ is invalid @[cpath.scala 61:6]
    io.ctl.mem_fcn is invalid @[cpath.scala 61:6]
    io.ctl.mem_val is invalid @[cpath.scala 61:6]
    io.ctl.rf_wen is invalid @[cpath.scala 61:6]
    io.ctl.wb_sel is invalid @[cpath.scala 61:6]
    io.ctl.alu_fun is invalid @[cpath.scala 61:6]
    io.ctl.op2_sel is invalid @[cpath.scala 61:6]
    io.ctl.op1_sel is invalid @[cpath.scala 61:6]
    io.ctl.dec_kill is invalid @[cpath.scala 61:6]
    io.ctl.if_kill is invalid @[cpath.scala 61:6]
    io.ctl.br_type is invalid @[cpath.scala 61:6]
    io.ctl.exe_pc_sel is invalid @[cpath.scala 61:6]
    io.ctl.full_stall is invalid @[cpath.scala 61:6]
    io.ctl.dec_stall is invalid @[cpath.scala 61:6]
    io.dat.csr_eret is invalid @[cpath.scala 61:6]
    io.dat.mem_ctrl_dmem_val is invalid @[cpath.scala 61:6]
    io.dat.exe_br_type is invalid @[cpath.scala 61:6]
    io.dat.exe_br_ltu is invalid @[cpath.scala 61:6]
    io.dat.exe_br_lt is invalid @[cpath.scala 61:6]
    io.dat.exe_br_eq is invalid @[cpath.scala 61:6]
    io.dat.dec_inst is invalid @[cpath.scala 61:6]
    io.dmem.resp.bits.data is invalid @[cpath.scala 61:6]
    io.dmem.resp.valid is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.typ is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.fcn is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.data is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.addr is invalid @[cpath.scala 61:6]
    io.dmem.req.valid is invalid @[cpath.scala 61:6]
    io.dmem.req.ready is invalid @[cpath.scala 61:6]
    io.imem.resp.bits.data is invalid @[cpath.scala 61:6]
    io.imem.resp.valid is invalid @[cpath.scala 61:6]
    io.imem.req.bits.typ is invalid @[cpath.scala 61:6]
    io.imem.req.bits.fcn is invalid @[cpath.scala 61:6]
    io.imem.req.bits.data is invalid @[cpath.scala 61:6]
    io.imem.req.bits.addr is invalid @[cpath.scala 61:6]
    io.imem.req.valid is invalid @[cpath.scala 61:6]
    io.imem.req.ready is invalid @[cpath.scala 61:6]
    io.dcpath.halt is invalid @[cpath.scala 61:6]
    node _T = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<14>("h2003"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<2>("h3"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<15>("h4003"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<13>("h1003"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h5003"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<14>("h2023"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<6>("h23"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<13>("h1023"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.dat.dec_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<5>("h17"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.dat.dec_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<6>("h37"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<5>("h13"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h7013"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h6013"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h4013"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<14>("h2013"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<14>("h3013"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.dat.dec_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<13>("h1013"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.dat.dec_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<31>("h40005013"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.dat.dec_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<15>("h5013"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<13>("h1033"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<6>("h33"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<31>("h40000033"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<14>("h2033"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<14>("h3033"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<15>("h7033"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<15>("h6033"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<15>("h4033"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<31>("h40005033"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.dat.dec_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h5033"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.dat.dec_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<7>("h6f"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<7>("h67"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<7>("h63"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<13>("h1063"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<15>("h5063"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<15>("h7063"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<15>("h4063"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_73 = eq(UInt<15>("h6063"), _T_72) @[Lookup.scala 31:38]
    node _T_74 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_75 = eq(UInt<15>("h5073"), _T_74) @[Lookup.scala 31:38]
    node _T_76 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_77 = eq(UInt<15>("h6073"), _T_76) @[Lookup.scala 31:38]
    node _T_78 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_79 = eq(UInt<13>("h1073"), _T_78) @[Lookup.scala 31:38]
    node _T_80 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_81 = eq(UInt<14>("h2073"), _T_80) @[Lookup.scala 31:38]
    node _T_82 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_83 = eq(UInt<14>("h3073"), _T_82) @[Lookup.scala 31:38]
    node _T_84 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_85 = eq(UInt<15>("h7073"), _T_84) @[Lookup.scala 31:38]
    node _T_86 = and(io.dat.dec_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _T_87 = eq(UInt<7>("h73"), _T_86) @[Lookup.scala 31:38]
    node _T_88 = and(io.dat.dec_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _T_89 = eq(UInt<30>("h30200073"), _T_88) @[Lookup.scala 31:38]
    node _T_90 = and(io.dat.dec_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _T_91 = eq(UInt<31>("h7b200073"), _T_90) @[Lookup.scala 31:38]
    node _T_92 = and(io.dat.dec_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _T_93 = eq(UInt<21>("h100073"), _T_92) @[Lookup.scala 31:38]
    node _T_94 = and(io.dat.dec_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _T_95 = eq(UInt<29>("h10500073"), _T_94) @[Lookup.scala 31:38]
    node _T_96 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_97 = eq(UInt<13>("h100f"), _T_96) @[Lookup.scala 31:38]
    node _T_98 = and(io.dat.dec_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _T_99 = eq(UInt<4>("hf"), _T_98) @[Lookup.scala 31:38]
    node _T_100 = mux(_T_99, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_97, UInt<1>("h1"), _T_100) @[Lookup.scala 33:37]
    node _T_102 = mux(_T_95, UInt<1>("h1"), _T_101) @[Lookup.scala 33:37]
    node _T_103 = mux(_T_93, UInt<1>("h1"), _T_102) @[Lookup.scala 33:37]
    node _T_104 = mux(_T_91, UInt<1>("h1"), _T_103) @[Lookup.scala 33:37]
    node _T_105 = mux(_T_89, UInt<1>("h1"), _T_104) @[Lookup.scala 33:37]
    node _T_106 = mux(_T_87, UInt<1>("h1"), _T_105) @[Lookup.scala 33:37]
    node _T_107 = mux(_T_85, UInt<1>("h1"), _T_106) @[Lookup.scala 33:37]
    node _T_108 = mux(_T_83, UInt<1>("h1"), _T_107) @[Lookup.scala 33:37]
    node _T_109 = mux(_T_81, UInt<1>("h1"), _T_108) @[Lookup.scala 33:37]
    node _T_110 = mux(_T_79, UInt<1>("h1"), _T_109) @[Lookup.scala 33:37]
    node _T_111 = mux(_T_77, UInt<1>("h1"), _T_110) @[Lookup.scala 33:37]
    node _T_112 = mux(_T_75, UInt<1>("h1"), _T_111) @[Lookup.scala 33:37]
    node _T_113 = mux(_T_73, UInt<1>("h1"), _T_112) @[Lookup.scala 33:37]
    node _T_114 = mux(_T_71, UInt<1>("h1"), _T_113) @[Lookup.scala 33:37]
    node _T_115 = mux(_T_69, UInt<1>("h1"), _T_114) @[Lookup.scala 33:37]
    node _T_116 = mux(_T_67, UInt<1>("h1"), _T_115) @[Lookup.scala 33:37]
    node _T_117 = mux(_T_65, UInt<1>("h1"), _T_116) @[Lookup.scala 33:37]
    node _T_118 = mux(_T_63, UInt<1>("h1"), _T_117) @[Lookup.scala 33:37]
    node _T_119 = mux(_T_61, UInt<1>("h1"), _T_118) @[Lookup.scala 33:37]
    node _T_120 = mux(_T_59, UInt<1>("h1"), _T_119) @[Lookup.scala 33:37]
    node _T_121 = mux(_T_57, UInt<1>("h1"), _T_120) @[Lookup.scala 33:37]
    node _T_122 = mux(_T_55, UInt<1>("h1"), _T_121) @[Lookup.scala 33:37]
    node _T_123 = mux(_T_53, UInt<1>("h1"), _T_122) @[Lookup.scala 33:37]
    node _T_124 = mux(_T_51, UInt<1>("h1"), _T_123) @[Lookup.scala 33:37]
    node _T_125 = mux(_T_49, UInt<1>("h1"), _T_124) @[Lookup.scala 33:37]
    node _T_126 = mux(_T_47, UInt<1>("h1"), _T_125) @[Lookup.scala 33:37]
    node _T_127 = mux(_T_45, UInt<1>("h1"), _T_126) @[Lookup.scala 33:37]
    node _T_128 = mux(_T_43, UInt<1>("h1"), _T_127) @[Lookup.scala 33:37]
    node _T_129 = mux(_T_41, UInt<1>("h1"), _T_128) @[Lookup.scala 33:37]
    node _T_130 = mux(_T_39, UInt<1>("h1"), _T_129) @[Lookup.scala 33:37]
    node _T_131 = mux(_T_37, UInt<1>("h1"), _T_130) @[Lookup.scala 33:37]
    node _T_132 = mux(_T_35, UInt<1>("h1"), _T_131) @[Lookup.scala 33:37]
    node _T_133 = mux(_T_33, UInt<1>("h1"), _T_132) @[Lookup.scala 33:37]
    node _T_134 = mux(_T_31, UInt<1>("h1"), _T_133) @[Lookup.scala 33:37]
    node _T_135 = mux(_T_29, UInt<1>("h1"), _T_134) @[Lookup.scala 33:37]
    node _T_136 = mux(_T_27, UInt<1>("h1"), _T_135) @[Lookup.scala 33:37]
    node _T_137 = mux(_T_25, UInt<1>("h1"), _T_136) @[Lookup.scala 33:37]
    node _T_138 = mux(_T_23, UInt<1>("h1"), _T_137) @[Lookup.scala 33:37]
    node _T_139 = mux(_T_21, UInt<1>("h1"), _T_138) @[Lookup.scala 33:37]
    node _T_140 = mux(_T_19, UInt<1>("h1"), _T_139) @[Lookup.scala 33:37]
    node _T_141 = mux(_T_17, UInt<1>("h1"), _T_140) @[Lookup.scala 33:37]
    node _T_142 = mux(_T_15, UInt<1>("h1"), _T_141) @[Lookup.scala 33:37]
    node _T_143 = mux(_T_13, UInt<1>("h1"), _T_142) @[Lookup.scala 33:37]
    node _T_144 = mux(_T_11, UInt<1>("h1"), _T_143) @[Lookup.scala 33:37]
    node _T_145 = mux(_T_9, UInt<1>("h1"), _T_144) @[Lookup.scala 33:37]
    node _T_146 = mux(_T_7, UInt<1>("h1"), _T_145) @[Lookup.scala 33:37]
    node _T_147 = mux(_T_5, UInt<1>("h1"), _T_146) @[Lookup.scala 33:37]
    node _T_148 = mux(_T_3, UInt<1>("h1"), _T_147) @[Lookup.scala 33:37]
    node cs_val_inst = mux(_T_1, UInt<1>("h1"), _T_148) @[Lookup.scala 33:37]
    node _T_149 = mux(_T_99, UInt<4>("h0"), UInt<4>("h0")) @[Lookup.scala 33:37]
    node _T_150 = mux(_T_97, UInt<4>("h0"), _T_149) @[Lookup.scala 33:37]
    node _T_151 = mux(_T_95, UInt<4>("h0"), _T_150) @[Lookup.scala 33:37]
    node _T_152 = mux(_T_93, UInt<4>("h0"), _T_151) @[Lookup.scala 33:37]
    node _T_153 = mux(_T_91, UInt<4>("h0"), _T_152) @[Lookup.scala 33:37]
    node _T_154 = mux(_T_89, UInt<4>("h0"), _T_153) @[Lookup.scala 33:37]
    node _T_155 = mux(_T_87, UInt<4>("h0"), _T_154) @[Lookup.scala 33:37]
    node _T_156 = mux(_T_85, UInt<4>("h0"), _T_155) @[Lookup.scala 33:37]
    node _T_157 = mux(_T_83, UInt<4>("h0"), _T_156) @[Lookup.scala 33:37]
    node _T_158 = mux(_T_81, UInt<4>("h0"), _T_157) @[Lookup.scala 33:37]
    node _T_159 = mux(_T_79, UInt<4>("h0"), _T_158) @[Lookup.scala 33:37]
    node _T_160 = mux(_T_77, UInt<4>("h0"), _T_159) @[Lookup.scala 33:37]
    node _T_161 = mux(_T_75, UInt<4>("h0"), _T_160) @[Lookup.scala 33:37]
    node _T_162 = mux(_T_73, UInt<4>("h6"), _T_161) @[Lookup.scala 33:37]
    node _T_163 = mux(_T_71, UInt<4>("h5"), _T_162) @[Lookup.scala 33:37]
    node _T_164 = mux(_T_69, UInt<4>("h4"), _T_163) @[Lookup.scala 33:37]
    node _T_165 = mux(_T_67, UInt<4>("h3"), _T_164) @[Lookup.scala 33:37]
    node _T_166 = mux(_T_65, UInt<4>("h1"), _T_165) @[Lookup.scala 33:37]
    node _T_167 = mux(_T_63, UInt<4>("h2"), _T_166) @[Lookup.scala 33:37]
    node _T_168 = mux(_T_61, UInt<4>("h8"), _T_167) @[Lookup.scala 33:37]
    node _T_169 = mux(_T_59, UInt<4>("h7"), _T_168) @[Lookup.scala 33:37]
    node _T_170 = mux(_T_57, UInt<4>("h0"), _T_169) @[Lookup.scala 33:37]
    node _T_171 = mux(_T_55, UInt<4>("h0"), _T_170) @[Lookup.scala 33:37]
    node _T_172 = mux(_T_53, UInt<4>("h0"), _T_171) @[Lookup.scala 33:37]
    node _T_173 = mux(_T_51, UInt<4>("h0"), _T_172) @[Lookup.scala 33:37]
    node _T_174 = mux(_T_49, UInt<4>("h0"), _T_173) @[Lookup.scala 33:37]
    node _T_175 = mux(_T_47, UInt<4>("h0"), _T_174) @[Lookup.scala 33:37]
    node _T_176 = mux(_T_45, UInt<4>("h0"), _T_175) @[Lookup.scala 33:37]
    node _T_177 = mux(_T_43, UInt<4>("h0"), _T_176) @[Lookup.scala 33:37]
    node _T_178 = mux(_T_41, UInt<4>("h0"), _T_177) @[Lookup.scala 33:37]
    node _T_179 = mux(_T_39, UInt<4>("h0"), _T_178) @[Lookup.scala 33:37]
    node _T_180 = mux(_T_37, UInt<4>("h0"), _T_179) @[Lookup.scala 33:37]
    node _T_181 = mux(_T_35, UInt<4>("h0"), _T_180) @[Lookup.scala 33:37]
    node _T_182 = mux(_T_33, UInt<4>("h0"), _T_181) @[Lookup.scala 33:37]
    node _T_183 = mux(_T_31, UInt<4>("h0"), _T_182) @[Lookup.scala 33:37]
    node _T_184 = mux(_T_29, UInt<4>("h0"), _T_183) @[Lookup.scala 33:37]
    node _T_185 = mux(_T_27, UInt<4>("h0"), _T_184) @[Lookup.scala 33:37]
    node _T_186 = mux(_T_25, UInt<4>("h0"), _T_185) @[Lookup.scala 33:37]
    node _T_187 = mux(_T_23, UInt<4>("h0"), _T_186) @[Lookup.scala 33:37]
    node _T_188 = mux(_T_21, UInt<4>("h0"), _T_187) @[Lookup.scala 33:37]
    node _T_189 = mux(_T_19, UInt<4>("h0"), _T_188) @[Lookup.scala 33:37]
    node _T_190 = mux(_T_17, UInt<4>("h0"), _T_189) @[Lookup.scala 33:37]
    node _T_191 = mux(_T_15, UInt<4>("h0"), _T_190) @[Lookup.scala 33:37]
    node _T_192 = mux(_T_13, UInt<4>("h0"), _T_191) @[Lookup.scala 33:37]
    node _T_193 = mux(_T_11, UInt<4>("h0"), _T_192) @[Lookup.scala 33:37]
    node _T_194 = mux(_T_9, UInt<4>("h0"), _T_193) @[Lookup.scala 33:37]
    node _T_195 = mux(_T_7, UInt<4>("h0"), _T_194) @[Lookup.scala 33:37]
    node _T_196 = mux(_T_5, UInt<4>("h0"), _T_195) @[Lookup.scala 33:37]
    node _T_197 = mux(_T_3, UInt<4>("h0"), _T_196) @[Lookup.scala 33:37]
    node cs_br_type = mux(_T_1, UInt<4>("h0"), _T_197) @[Lookup.scala 33:37]
    node _T_198 = mux(_T_99, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 33:37]
    node _T_199 = mux(_T_97, UInt<2>("h0"), _T_198) @[Lookup.scala 33:37]
    node _T_200 = mux(_T_95, UInt<2>("h0"), _T_199) @[Lookup.scala 33:37]
    node _T_201 = mux(_T_93, UInt<2>("h0"), _T_200) @[Lookup.scala 33:37]
    node _T_202 = mux(_T_91, UInt<2>("h0"), _T_201) @[Lookup.scala 33:37]
    node _T_203 = mux(_T_89, UInt<2>("h0"), _T_202) @[Lookup.scala 33:37]
    node _T_204 = mux(_T_87, UInt<2>("h0"), _T_203) @[Lookup.scala 33:37]
    node _T_205 = mux(_T_85, UInt<2>("h2"), _T_204) @[Lookup.scala 33:37]
    node _T_206 = mux(_T_83, UInt<2>("h0"), _T_205) @[Lookup.scala 33:37]
    node _T_207 = mux(_T_81, UInt<2>("h0"), _T_206) @[Lookup.scala 33:37]
    node _T_208 = mux(_T_79, UInt<2>("h0"), _T_207) @[Lookup.scala 33:37]
    node _T_209 = mux(_T_77, UInt<2>("h2"), _T_208) @[Lookup.scala 33:37]
    node _T_210 = mux(_T_75, UInt<2>("h2"), _T_209) @[Lookup.scala 33:37]
    node _T_211 = mux(_T_73, UInt<2>("h0"), _T_210) @[Lookup.scala 33:37]
    node _T_212 = mux(_T_71, UInt<2>("h0"), _T_211) @[Lookup.scala 33:37]
    node _T_213 = mux(_T_69, UInt<2>("h0"), _T_212) @[Lookup.scala 33:37]
    node _T_214 = mux(_T_67, UInt<2>("h0"), _T_213) @[Lookup.scala 33:37]
    node _T_215 = mux(_T_65, UInt<2>("h0"), _T_214) @[Lookup.scala 33:37]
    node _T_216 = mux(_T_63, UInt<2>("h0"), _T_215) @[Lookup.scala 33:37]
    node _T_217 = mux(_T_61, UInt<2>("h0"), _T_216) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_59, UInt<2>("h0"), _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_57, UInt<2>("h0"), _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_55, UInt<2>("h0"), _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_53, UInt<2>("h0"), _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_51, UInt<2>("h0"), _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_49, UInt<2>("h0"), _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_47, UInt<2>("h0"), _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_45, UInt<2>("h0"), _T_224) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_43, UInt<2>("h0"), _T_225) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_41, UInt<2>("h0"), _T_226) @[Lookup.scala 33:37]
    node _T_228 = mux(_T_39, UInt<2>("h0"), _T_227) @[Lookup.scala 33:37]
    node _T_229 = mux(_T_37, UInt<2>("h0"), _T_228) @[Lookup.scala 33:37]
    node _T_230 = mux(_T_35, UInt<2>("h0"), _T_229) @[Lookup.scala 33:37]
    node _T_231 = mux(_T_33, UInt<2>("h0"), _T_230) @[Lookup.scala 33:37]
    node _T_232 = mux(_T_31, UInt<2>("h0"), _T_231) @[Lookup.scala 33:37]
    node _T_233 = mux(_T_29, UInt<2>("h0"), _T_232) @[Lookup.scala 33:37]
    node _T_234 = mux(_T_27, UInt<2>("h0"), _T_233) @[Lookup.scala 33:37]
    node _T_235 = mux(_T_25, UInt<2>("h0"), _T_234) @[Lookup.scala 33:37]
    node _T_236 = mux(_T_23, UInt<2>("h0"), _T_235) @[Lookup.scala 33:37]
    node _T_237 = mux(_T_21, UInt<2>("h0"), _T_236) @[Lookup.scala 33:37]
    node _T_238 = mux(_T_19, UInt<2>("h0"), _T_237) @[Lookup.scala 33:37]
    node _T_239 = mux(_T_17, UInt<2>("h1"), _T_238) @[Lookup.scala 33:37]
    node _T_240 = mux(_T_15, UInt<2>("h0"), _T_239) @[Lookup.scala 33:37]
    node _T_241 = mux(_T_13, UInt<2>("h0"), _T_240) @[Lookup.scala 33:37]
    node _T_242 = mux(_T_11, UInt<2>("h0"), _T_241) @[Lookup.scala 33:37]
    node _T_243 = mux(_T_9, UInt<2>("h0"), _T_242) @[Lookup.scala 33:37]
    node _T_244 = mux(_T_7, UInt<2>("h0"), _T_243) @[Lookup.scala 33:37]
    node _T_245 = mux(_T_5, UInt<2>("h0"), _T_244) @[Lookup.scala 33:37]
    node _T_246 = mux(_T_3, UInt<2>("h0"), _T_245) @[Lookup.scala 33:37]
    node cs_op1_sel = mux(_T_1, UInt<2>("h0"), _T_246) @[Lookup.scala 33:37]
    node _T_247 = mux(_T_99, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 33:37]
    node _T_248 = mux(_T_97, UInt<3>("h0"), _T_247) @[Lookup.scala 33:37]
    node _T_249 = mux(_T_95, UInt<3>("h0"), _T_248) @[Lookup.scala 33:37]
    node _T_250 = mux(_T_93, UInt<3>("h0"), _T_249) @[Lookup.scala 33:37]
    node _T_251 = mux(_T_91, UInt<3>("h0"), _T_250) @[Lookup.scala 33:37]
    node _T_252 = mux(_T_89, UInt<3>("h0"), _T_251) @[Lookup.scala 33:37]
    node _T_253 = mux(_T_87, UInt<3>("h0"), _T_252) @[Lookup.scala 33:37]
    node _T_254 = mux(_T_85, UInt<3>("h0"), _T_253) @[Lookup.scala 33:37]
    node _T_255 = mux(_T_83, UInt<3>("h0"), _T_254) @[Lookup.scala 33:37]
    node _T_256 = mux(_T_81, UInt<3>("h0"), _T_255) @[Lookup.scala 33:37]
    node _T_257 = mux(_T_79, UInt<3>("h0"), _T_256) @[Lookup.scala 33:37]
    node _T_258 = mux(_T_77, UInt<3>("h0"), _T_257) @[Lookup.scala 33:37]
    node _T_259 = mux(_T_75, UInt<3>("h0"), _T_258) @[Lookup.scala 33:37]
    node _T_260 = mux(_T_73, UInt<3>("h3"), _T_259) @[Lookup.scala 33:37]
    node _T_261 = mux(_T_71, UInt<3>("h3"), _T_260) @[Lookup.scala 33:37]
    node _T_262 = mux(_T_69, UInt<3>("h3"), _T_261) @[Lookup.scala 33:37]
    node _T_263 = mux(_T_67, UInt<3>("h3"), _T_262) @[Lookup.scala 33:37]
    node _T_264 = mux(_T_65, UInt<3>("h3"), _T_263) @[Lookup.scala 33:37]
    node _T_265 = mux(_T_63, UInt<3>("h3"), _T_264) @[Lookup.scala 33:37]
    node _T_266 = mux(_T_61, UInt<3>("h1"), _T_265) @[Lookup.scala 33:37]
    node _T_267 = mux(_T_59, UInt<3>("h5"), _T_266) @[Lookup.scala 33:37]
    node _T_268 = mux(_T_57, UInt<3>("h0"), _T_267) @[Lookup.scala 33:37]
    node _T_269 = mux(_T_55, UInt<3>("h0"), _T_268) @[Lookup.scala 33:37]
    node _T_270 = mux(_T_53, UInt<3>("h0"), _T_269) @[Lookup.scala 33:37]
    node _T_271 = mux(_T_51, UInt<3>("h0"), _T_270) @[Lookup.scala 33:37]
    node _T_272 = mux(_T_49, UInt<3>("h0"), _T_271) @[Lookup.scala 33:37]
    node _T_273 = mux(_T_47, UInt<3>("h0"), _T_272) @[Lookup.scala 33:37]
    node _T_274 = mux(_T_45, UInt<3>("h0"), _T_273) @[Lookup.scala 33:37]
    node _T_275 = mux(_T_43, UInt<3>("h0"), _T_274) @[Lookup.scala 33:37]
    node _T_276 = mux(_T_41, UInt<3>("h0"), _T_275) @[Lookup.scala 33:37]
    node _T_277 = mux(_T_39, UInt<3>("h0"), _T_276) @[Lookup.scala 33:37]
    node _T_278 = mux(_T_37, UInt<3>("h1"), _T_277) @[Lookup.scala 33:37]
    node _T_279 = mux(_T_35, UInt<3>("h1"), _T_278) @[Lookup.scala 33:37]
    node _T_280 = mux(_T_33, UInt<3>("h1"), _T_279) @[Lookup.scala 33:37]
    node _T_281 = mux(_T_31, UInt<3>("h1"), _T_280) @[Lookup.scala 33:37]
    node _T_282 = mux(_T_29, UInt<3>("h1"), _T_281) @[Lookup.scala 33:37]
    node _T_283 = mux(_T_27, UInt<3>("h1"), _T_282) @[Lookup.scala 33:37]
    node _T_284 = mux(_T_25, UInt<3>("h1"), _T_283) @[Lookup.scala 33:37]
    node _T_285 = mux(_T_23, UInt<3>("h1"), _T_284) @[Lookup.scala 33:37]
    node _T_286 = mux(_T_21, UInt<3>("h1"), _T_285) @[Lookup.scala 33:37]
    node _T_287 = mux(_T_19, UInt<3>("h4"), _T_286) @[Lookup.scala 33:37]
    node _T_288 = mux(_T_17, UInt<3>("h4"), _T_287) @[Lookup.scala 33:37]
    node _T_289 = mux(_T_15, UInt<3>("h2"), _T_288) @[Lookup.scala 33:37]
    node _T_290 = mux(_T_13, UInt<3>("h2"), _T_289) @[Lookup.scala 33:37]
    node _T_291 = mux(_T_11, UInt<3>("h2"), _T_290) @[Lookup.scala 33:37]
    node _T_292 = mux(_T_9, UInt<3>("h1"), _T_291) @[Lookup.scala 33:37]
    node _T_293 = mux(_T_7, UInt<3>("h1"), _T_292) @[Lookup.scala 33:37]
    node _T_294 = mux(_T_5, UInt<3>("h1"), _T_293) @[Lookup.scala 33:37]
    node _T_295 = mux(_T_3, UInt<3>("h1"), _T_294) @[Lookup.scala 33:37]
    node cs_op2_sel = mux(_T_1, UInt<3>("h1"), _T_295) @[Lookup.scala 33:37]
    node _T_296 = mux(_T_99, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_297 = mux(_T_97, UInt<1>("h0"), _T_296) @[Lookup.scala 33:37]
    node _T_298 = mux(_T_95, UInt<1>("h0"), _T_297) @[Lookup.scala 33:37]
    node _T_299 = mux(_T_93, UInt<1>("h0"), _T_298) @[Lookup.scala 33:37]
    node _T_300 = mux(_T_91, UInt<1>("h0"), _T_299) @[Lookup.scala 33:37]
    node _T_301 = mux(_T_89, UInt<1>("h0"), _T_300) @[Lookup.scala 33:37]
    node _T_302 = mux(_T_87, UInt<1>("h0"), _T_301) @[Lookup.scala 33:37]
    node _T_303 = mux(_T_85, UInt<1>("h1"), _T_302) @[Lookup.scala 33:37]
    node _T_304 = mux(_T_83, UInt<1>("h1"), _T_303) @[Lookup.scala 33:37]
    node _T_305 = mux(_T_81, UInt<1>("h1"), _T_304) @[Lookup.scala 33:37]
    node _T_306 = mux(_T_79, UInt<1>("h1"), _T_305) @[Lookup.scala 33:37]
    node _T_307 = mux(_T_77, UInt<1>("h1"), _T_306) @[Lookup.scala 33:37]
    node _T_308 = mux(_T_75, UInt<1>("h1"), _T_307) @[Lookup.scala 33:37]
    node _T_309 = mux(_T_73, UInt<1>("h1"), _T_308) @[Lookup.scala 33:37]
    node _T_310 = mux(_T_71, UInt<1>("h1"), _T_309) @[Lookup.scala 33:37]
    node _T_311 = mux(_T_69, UInt<1>("h1"), _T_310) @[Lookup.scala 33:37]
    node _T_312 = mux(_T_67, UInt<1>("h1"), _T_311) @[Lookup.scala 33:37]
    node _T_313 = mux(_T_65, UInt<1>("h1"), _T_312) @[Lookup.scala 33:37]
    node _T_314 = mux(_T_63, UInt<1>("h1"), _T_313) @[Lookup.scala 33:37]
    node _T_315 = mux(_T_61, UInt<1>("h1"), _T_314) @[Lookup.scala 33:37]
    node _T_316 = mux(_T_59, UInt<1>("h0"), _T_315) @[Lookup.scala 33:37]
    node _T_317 = mux(_T_57, UInt<1>("h1"), _T_316) @[Lookup.scala 33:37]
    node _T_318 = mux(_T_55, UInt<1>("h1"), _T_317) @[Lookup.scala 33:37]
    node _T_319 = mux(_T_53, UInt<1>("h1"), _T_318) @[Lookup.scala 33:37]
    node _T_320 = mux(_T_51, UInt<1>("h1"), _T_319) @[Lookup.scala 33:37]
    node _T_321 = mux(_T_49, UInt<1>("h1"), _T_320) @[Lookup.scala 33:37]
    node _T_322 = mux(_T_47, UInt<1>("h1"), _T_321) @[Lookup.scala 33:37]
    node _T_323 = mux(_T_45, UInt<1>("h1"), _T_322) @[Lookup.scala 33:37]
    node _T_324 = mux(_T_43, UInt<1>("h1"), _T_323) @[Lookup.scala 33:37]
    node _T_325 = mux(_T_41, UInt<1>("h1"), _T_324) @[Lookup.scala 33:37]
    node _T_326 = mux(_T_39, UInt<1>("h1"), _T_325) @[Lookup.scala 33:37]
    node _T_327 = mux(_T_37, UInt<1>("h1"), _T_326) @[Lookup.scala 33:37]
    node _T_328 = mux(_T_35, UInt<1>("h1"), _T_327) @[Lookup.scala 33:37]
    node _T_329 = mux(_T_33, UInt<1>("h1"), _T_328) @[Lookup.scala 33:37]
    node _T_330 = mux(_T_31, UInt<1>("h1"), _T_329) @[Lookup.scala 33:37]
    node _T_331 = mux(_T_29, UInt<1>("h1"), _T_330) @[Lookup.scala 33:37]
    node _T_332 = mux(_T_27, UInt<1>("h1"), _T_331) @[Lookup.scala 33:37]
    node _T_333 = mux(_T_25, UInt<1>("h1"), _T_332) @[Lookup.scala 33:37]
    node _T_334 = mux(_T_23, UInt<1>("h1"), _T_333) @[Lookup.scala 33:37]
    node _T_335 = mux(_T_21, UInt<1>("h1"), _T_334) @[Lookup.scala 33:37]
    node _T_336 = mux(_T_19, UInt<1>("h0"), _T_335) @[Lookup.scala 33:37]
    node _T_337 = mux(_T_17, UInt<1>("h0"), _T_336) @[Lookup.scala 33:37]
    node _T_338 = mux(_T_15, UInt<1>("h1"), _T_337) @[Lookup.scala 33:37]
    node _T_339 = mux(_T_13, UInt<1>("h1"), _T_338) @[Lookup.scala 33:37]
    node _T_340 = mux(_T_11, UInt<1>("h1"), _T_339) @[Lookup.scala 33:37]
    node _T_341 = mux(_T_9, UInt<1>("h1"), _T_340) @[Lookup.scala 33:37]
    node _T_342 = mux(_T_7, UInt<1>("h1"), _T_341) @[Lookup.scala 33:37]
    node _T_343 = mux(_T_5, UInt<1>("h1"), _T_342) @[Lookup.scala 33:37]
    node _T_344 = mux(_T_3, UInt<1>("h1"), _T_343) @[Lookup.scala 33:37]
    node cs_rs1_oen = mux(_T_1, UInt<1>("h1"), _T_344) @[Lookup.scala 33:37]
    node _T_345 = mux(_T_99, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_346 = mux(_T_97, UInt<1>("h0"), _T_345) @[Lookup.scala 33:37]
    node _T_347 = mux(_T_95, UInt<1>("h0"), _T_346) @[Lookup.scala 33:37]
    node _T_348 = mux(_T_93, UInt<1>("h0"), _T_347) @[Lookup.scala 33:37]
    node _T_349 = mux(_T_91, UInt<1>("h0"), _T_348) @[Lookup.scala 33:37]
    node _T_350 = mux(_T_89, UInt<1>("h0"), _T_349) @[Lookup.scala 33:37]
    node _T_351 = mux(_T_87, UInt<1>("h0"), _T_350) @[Lookup.scala 33:37]
    node _T_352 = mux(_T_85, UInt<1>("h1"), _T_351) @[Lookup.scala 33:37]
    node _T_353 = mux(_T_83, UInt<1>("h1"), _T_352) @[Lookup.scala 33:37]
    node _T_354 = mux(_T_81, UInt<1>("h1"), _T_353) @[Lookup.scala 33:37]
    node _T_355 = mux(_T_79, UInt<1>("h1"), _T_354) @[Lookup.scala 33:37]
    node _T_356 = mux(_T_77, UInt<1>("h1"), _T_355) @[Lookup.scala 33:37]
    node _T_357 = mux(_T_75, UInt<1>("h1"), _T_356) @[Lookup.scala 33:37]
    node _T_358 = mux(_T_73, UInt<1>("h1"), _T_357) @[Lookup.scala 33:37]
    node _T_359 = mux(_T_71, UInt<1>("h1"), _T_358) @[Lookup.scala 33:37]
    node _T_360 = mux(_T_69, UInt<1>("h1"), _T_359) @[Lookup.scala 33:37]
    node _T_361 = mux(_T_67, UInt<1>("h1"), _T_360) @[Lookup.scala 33:37]
    node _T_362 = mux(_T_65, UInt<1>("h1"), _T_361) @[Lookup.scala 33:37]
    node _T_363 = mux(_T_63, UInt<1>("h1"), _T_362) @[Lookup.scala 33:37]
    node _T_364 = mux(_T_61, UInt<1>("h0"), _T_363) @[Lookup.scala 33:37]
    node _T_365 = mux(_T_59, UInt<1>("h0"), _T_364) @[Lookup.scala 33:37]
    node _T_366 = mux(_T_57, UInt<1>("h1"), _T_365) @[Lookup.scala 33:37]
    node _T_367 = mux(_T_55, UInt<1>("h1"), _T_366) @[Lookup.scala 33:37]
    node _T_368 = mux(_T_53, UInt<1>("h1"), _T_367) @[Lookup.scala 33:37]
    node _T_369 = mux(_T_51, UInt<1>("h1"), _T_368) @[Lookup.scala 33:37]
    node _T_370 = mux(_T_49, UInt<1>("h1"), _T_369) @[Lookup.scala 33:37]
    node _T_371 = mux(_T_47, UInt<1>("h1"), _T_370) @[Lookup.scala 33:37]
    node _T_372 = mux(_T_45, UInt<1>("h1"), _T_371) @[Lookup.scala 33:37]
    node _T_373 = mux(_T_43, UInt<1>("h1"), _T_372) @[Lookup.scala 33:37]
    node _T_374 = mux(_T_41, UInt<1>("h1"), _T_373) @[Lookup.scala 33:37]
    node _T_375 = mux(_T_39, UInt<1>("h1"), _T_374) @[Lookup.scala 33:37]
    node _T_376 = mux(_T_37, UInt<1>("h0"), _T_375) @[Lookup.scala 33:37]
    node _T_377 = mux(_T_35, UInt<1>("h0"), _T_376) @[Lookup.scala 33:37]
    node _T_378 = mux(_T_33, UInt<1>("h0"), _T_377) @[Lookup.scala 33:37]
    node _T_379 = mux(_T_31, UInt<1>("h0"), _T_378) @[Lookup.scala 33:37]
    node _T_380 = mux(_T_29, UInt<1>("h0"), _T_379) @[Lookup.scala 33:37]
    node _T_381 = mux(_T_27, UInt<1>("h0"), _T_380) @[Lookup.scala 33:37]
    node _T_382 = mux(_T_25, UInt<1>("h0"), _T_381) @[Lookup.scala 33:37]
    node _T_383 = mux(_T_23, UInt<1>("h0"), _T_382) @[Lookup.scala 33:37]
    node _T_384 = mux(_T_21, UInt<1>("h0"), _T_383) @[Lookup.scala 33:37]
    node _T_385 = mux(_T_19, UInt<1>("h0"), _T_384) @[Lookup.scala 33:37]
    node _T_386 = mux(_T_17, UInt<1>("h0"), _T_385) @[Lookup.scala 33:37]
    node _T_387 = mux(_T_15, UInt<1>("h1"), _T_386) @[Lookup.scala 33:37]
    node _T_388 = mux(_T_13, UInt<1>("h1"), _T_387) @[Lookup.scala 33:37]
    node _T_389 = mux(_T_11, UInt<1>("h1"), _T_388) @[Lookup.scala 33:37]
    node _T_390 = mux(_T_9, UInt<1>("h0"), _T_389) @[Lookup.scala 33:37]
    node _T_391 = mux(_T_7, UInt<1>("h0"), _T_390) @[Lookup.scala 33:37]
    node _T_392 = mux(_T_5, UInt<1>("h0"), _T_391) @[Lookup.scala 33:37]
    node _T_393 = mux(_T_3, UInt<1>("h0"), _T_392) @[Lookup.scala 33:37]
    node cs_rs2_oen = mux(_T_1, UInt<1>("h0"), _T_393) @[Lookup.scala 33:37]
    node _T_394 = mux(_T_99, UInt<4>("h0"), UInt<4>("h0")) @[Lookup.scala 33:37]
    node _T_395 = mux(_T_97, UInt<4>("h0"), _T_394) @[Lookup.scala 33:37]
    node _T_396 = mux(_T_95, UInt<4>("h0"), _T_395) @[Lookup.scala 33:37]
    node _T_397 = mux(_T_93, UInt<4>("h0"), _T_396) @[Lookup.scala 33:37]
    node _T_398 = mux(_T_91, UInt<4>("h0"), _T_397) @[Lookup.scala 33:37]
    node _T_399 = mux(_T_89, UInt<4>("h0"), _T_398) @[Lookup.scala 33:37]
    node _T_400 = mux(_T_87, UInt<4>("h0"), _T_399) @[Lookup.scala 33:37]
    node _T_401 = mux(_T_85, UInt<4>("ha"), _T_400) @[Lookup.scala 33:37]
    node _T_402 = mux(_T_83, UInt<4>("ha"), _T_401) @[Lookup.scala 33:37]
    node _T_403 = mux(_T_81, UInt<4>("ha"), _T_402) @[Lookup.scala 33:37]
    node _T_404 = mux(_T_79, UInt<4>("ha"), _T_403) @[Lookup.scala 33:37]
    node _T_405 = mux(_T_77, UInt<4>("ha"), _T_404) @[Lookup.scala 33:37]
    node _T_406 = mux(_T_75, UInt<4>("ha"), _T_405) @[Lookup.scala 33:37]
    node _T_407 = mux(_T_73, UInt<4>("h0"), _T_406) @[Lookup.scala 33:37]
    node _T_408 = mux(_T_71, UInt<4>("h0"), _T_407) @[Lookup.scala 33:37]
    node _T_409 = mux(_T_69, UInt<4>("h0"), _T_408) @[Lookup.scala 33:37]
    node _T_410 = mux(_T_67, UInt<4>("h0"), _T_409) @[Lookup.scala 33:37]
    node _T_411 = mux(_T_65, UInt<4>("h0"), _T_410) @[Lookup.scala 33:37]
    node _T_412 = mux(_T_63, UInt<4>("h0"), _T_411) @[Lookup.scala 33:37]
    node _T_413 = mux(_T_61, UInt<4>("h0"), _T_412) @[Lookup.scala 33:37]
    node _T_414 = mux(_T_59, UInt<4>("h0"), _T_413) @[Lookup.scala 33:37]
    node _T_415 = mux(_T_57, UInt<4>("h3"), _T_414) @[Lookup.scala 33:37]
    node _T_416 = mux(_T_55, UInt<4>("h4"), _T_415) @[Lookup.scala 33:37]
    node _T_417 = mux(_T_53, UInt<4>("h7"), _T_416) @[Lookup.scala 33:37]
    node _T_418 = mux(_T_51, UInt<4>("h6"), _T_417) @[Lookup.scala 33:37]
    node _T_419 = mux(_T_49, UInt<4>("h5"), _T_418) @[Lookup.scala 33:37]
    node _T_420 = mux(_T_47, UInt<4>("h9"), _T_419) @[Lookup.scala 33:37]
    node _T_421 = mux(_T_45, UInt<4>("h8"), _T_420) @[Lookup.scala 33:37]
    node _T_422 = mux(_T_43, UInt<4>("h1"), _T_421) @[Lookup.scala 33:37]
    node _T_423 = mux(_T_41, UInt<4>("h0"), _T_422) @[Lookup.scala 33:37]
    node _T_424 = mux(_T_39, UInt<4>("h2"), _T_423) @[Lookup.scala 33:37]
    node _T_425 = mux(_T_37, UInt<4>("h3"), _T_424) @[Lookup.scala 33:37]
    node _T_426 = mux(_T_35, UInt<4>("h4"), _T_425) @[Lookup.scala 33:37]
    node _T_427 = mux(_T_33, UInt<4>("h2"), _T_426) @[Lookup.scala 33:37]
    node _T_428 = mux(_T_31, UInt<4>("h9"), _T_427) @[Lookup.scala 33:37]
    node _T_429 = mux(_T_29, UInt<4>("h8"), _T_428) @[Lookup.scala 33:37]
    node _T_430 = mux(_T_27, UInt<4>("h7"), _T_429) @[Lookup.scala 33:37]
    node _T_431 = mux(_T_25, UInt<4>("h6"), _T_430) @[Lookup.scala 33:37]
    node _T_432 = mux(_T_23, UInt<4>("h5"), _T_431) @[Lookup.scala 33:37]
    node _T_433 = mux(_T_21, UInt<4>("h0"), _T_432) @[Lookup.scala 33:37]
    node _T_434 = mux(_T_19, UInt<4>("hb"), _T_433) @[Lookup.scala 33:37]
    node _T_435 = mux(_T_17, UInt<4>("h0"), _T_434) @[Lookup.scala 33:37]
    node _T_436 = mux(_T_15, UInt<4>("h0"), _T_435) @[Lookup.scala 33:37]
    node _T_437 = mux(_T_13, UInt<4>("h0"), _T_436) @[Lookup.scala 33:37]
    node _T_438 = mux(_T_11, UInt<4>("h0"), _T_437) @[Lookup.scala 33:37]
    node _T_439 = mux(_T_9, UInt<4>("h0"), _T_438) @[Lookup.scala 33:37]
    node _T_440 = mux(_T_7, UInt<4>("h0"), _T_439) @[Lookup.scala 33:37]
    node _T_441 = mux(_T_5, UInt<4>("h0"), _T_440) @[Lookup.scala 33:37]
    node _T_442 = mux(_T_3, UInt<4>("h0"), _T_441) @[Lookup.scala 33:37]
    node cs0_0 = mux(_T_1, UInt<4>("h0"), _T_442) @[Lookup.scala 33:37]
    node _T_443 = mux(_T_99, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 33:37]
    node _T_444 = mux(_T_97, UInt<2>("h0"), _T_443) @[Lookup.scala 33:37]
    node _T_445 = mux(_T_95, UInt<2>("h0"), _T_444) @[Lookup.scala 33:37]
    node _T_446 = mux(_T_93, UInt<2>("h0"), _T_445) @[Lookup.scala 33:37]
    node _T_447 = mux(_T_91, UInt<2>("h0"), _T_446) @[Lookup.scala 33:37]
    node _T_448 = mux(_T_89, UInt<2>("h0"), _T_447) @[Lookup.scala 33:37]
    node _T_449 = mux(_T_87, UInt<2>("h0"), _T_448) @[Lookup.scala 33:37]
    node _T_450 = mux(_T_85, UInt<2>("h3"), _T_449) @[Lookup.scala 33:37]
    node _T_451 = mux(_T_83, UInt<2>("h3"), _T_450) @[Lookup.scala 33:37]
    node _T_452 = mux(_T_81, UInt<2>("h3"), _T_451) @[Lookup.scala 33:37]
    node _T_453 = mux(_T_79, UInt<2>("h3"), _T_452) @[Lookup.scala 33:37]
    node _T_454 = mux(_T_77, UInt<2>("h3"), _T_453) @[Lookup.scala 33:37]
    node _T_455 = mux(_T_75, UInt<2>("h3"), _T_454) @[Lookup.scala 33:37]
    node _T_456 = mux(_T_73, UInt<2>("h0"), _T_455) @[Lookup.scala 33:37]
    node _T_457 = mux(_T_71, UInt<2>("h0"), _T_456) @[Lookup.scala 33:37]
    node _T_458 = mux(_T_69, UInt<2>("h0"), _T_457) @[Lookup.scala 33:37]
    node _T_459 = mux(_T_67, UInt<2>("h0"), _T_458) @[Lookup.scala 33:37]
    node _T_460 = mux(_T_65, UInt<2>("h0"), _T_459) @[Lookup.scala 33:37]
    node _T_461 = mux(_T_63, UInt<2>("h0"), _T_460) @[Lookup.scala 33:37]
    node _T_462 = mux(_T_61, UInt<2>("h2"), _T_461) @[Lookup.scala 33:37]
    node _T_463 = mux(_T_59, UInt<2>("h2"), _T_462) @[Lookup.scala 33:37]
    node _T_464 = mux(_T_57, UInt<2>("h0"), _T_463) @[Lookup.scala 33:37]
    node _T_465 = mux(_T_55, UInt<2>("h0"), _T_464) @[Lookup.scala 33:37]
    node _T_466 = mux(_T_53, UInt<2>("h0"), _T_465) @[Lookup.scala 33:37]
    node _T_467 = mux(_T_51, UInt<2>("h0"), _T_466) @[Lookup.scala 33:37]
    node _T_468 = mux(_T_49, UInt<2>("h0"), _T_467) @[Lookup.scala 33:37]
    node _T_469 = mux(_T_47, UInt<2>("h0"), _T_468) @[Lookup.scala 33:37]
    node _T_470 = mux(_T_45, UInt<2>("h0"), _T_469) @[Lookup.scala 33:37]
    node _T_471 = mux(_T_43, UInt<2>("h0"), _T_470) @[Lookup.scala 33:37]
    node _T_472 = mux(_T_41, UInt<2>("h0"), _T_471) @[Lookup.scala 33:37]
    node _T_473 = mux(_T_39, UInt<2>("h0"), _T_472) @[Lookup.scala 33:37]
    node _T_474 = mux(_T_37, UInt<2>("h0"), _T_473) @[Lookup.scala 33:37]
    node _T_475 = mux(_T_35, UInt<2>("h0"), _T_474) @[Lookup.scala 33:37]
    node _T_476 = mux(_T_33, UInt<2>("h0"), _T_475) @[Lookup.scala 33:37]
    node _T_477 = mux(_T_31, UInt<2>("h0"), _T_476) @[Lookup.scala 33:37]
    node _T_478 = mux(_T_29, UInt<2>("h0"), _T_477) @[Lookup.scala 33:37]
    node _T_479 = mux(_T_27, UInt<2>("h0"), _T_478) @[Lookup.scala 33:37]
    node _T_480 = mux(_T_25, UInt<2>("h0"), _T_479) @[Lookup.scala 33:37]
    node _T_481 = mux(_T_23, UInt<2>("h0"), _T_480) @[Lookup.scala 33:37]
    node _T_482 = mux(_T_21, UInt<2>("h0"), _T_481) @[Lookup.scala 33:37]
    node _T_483 = mux(_T_19, UInt<2>("h0"), _T_482) @[Lookup.scala 33:37]
    node _T_484 = mux(_T_17, UInt<2>("h0"), _T_483) @[Lookup.scala 33:37]
    node _T_485 = mux(_T_15, UInt<2>("h0"), _T_484) @[Lookup.scala 33:37]
    node _T_486 = mux(_T_13, UInt<2>("h0"), _T_485) @[Lookup.scala 33:37]
    node _T_487 = mux(_T_11, UInt<2>("h0"), _T_486) @[Lookup.scala 33:37]
    node _T_488 = mux(_T_9, UInt<2>("h1"), _T_487) @[Lookup.scala 33:37]
    node _T_489 = mux(_T_7, UInt<2>("h1"), _T_488) @[Lookup.scala 33:37]
    node _T_490 = mux(_T_5, UInt<2>("h1"), _T_489) @[Lookup.scala 33:37]
    node _T_491 = mux(_T_3, UInt<2>("h1"), _T_490) @[Lookup.scala 33:37]
    node cs0_1 = mux(_T_1, UInt<2>("h1"), _T_491) @[Lookup.scala 33:37]
    node _T_492 = mux(_T_99, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_493 = mux(_T_97, UInt<1>("h0"), _T_492) @[Lookup.scala 33:37]
    node _T_494 = mux(_T_95, UInt<1>("h0"), _T_493) @[Lookup.scala 33:37]
    node _T_495 = mux(_T_93, UInt<1>("h0"), _T_494) @[Lookup.scala 33:37]
    node _T_496 = mux(_T_91, UInt<1>("h0"), _T_495) @[Lookup.scala 33:37]
    node _T_497 = mux(_T_89, UInt<1>("h0"), _T_496) @[Lookup.scala 33:37]
    node _T_498 = mux(_T_87, UInt<1>("h0"), _T_497) @[Lookup.scala 33:37]
    node _T_499 = mux(_T_85, UInt<1>("h1"), _T_498) @[Lookup.scala 33:37]
    node _T_500 = mux(_T_83, UInt<1>("h1"), _T_499) @[Lookup.scala 33:37]
    node _T_501 = mux(_T_81, UInt<1>("h1"), _T_500) @[Lookup.scala 33:37]
    node _T_502 = mux(_T_79, UInt<1>("h1"), _T_501) @[Lookup.scala 33:37]
    node _T_503 = mux(_T_77, UInt<1>("h1"), _T_502) @[Lookup.scala 33:37]
    node _T_504 = mux(_T_75, UInt<1>("h1"), _T_503) @[Lookup.scala 33:37]
    node _T_505 = mux(_T_73, UInt<1>("h0"), _T_504) @[Lookup.scala 33:37]
    node _T_506 = mux(_T_71, UInt<1>("h0"), _T_505) @[Lookup.scala 33:37]
    node _T_507 = mux(_T_69, UInt<1>("h0"), _T_506) @[Lookup.scala 33:37]
    node _T_508 = mux(_T_67, UInt<1>("h0"), _T_507) @[Lookup.scala 33:37]
    node _T_509 = mux(_T_65, UInt<1>("h0"), _T_508) @[Lookup.scala 33:37]
    node _T_510 = mux(_T_63, UInt<1>("h0"), _T_509) @[Lookup.scala 33:37]
    node _T_511 = mux(_T_61, UInt<1>("h1"), _T_510) @[Lookup.scala 33:37]
    node _T_512 = mux(_T_59, UInt<1>("h1"), _T_511) @[Lookup.scala 33:37]
    node _T_513 = mux(_T_57, UInt<1>("h1"), _T_512) @[Lookup.scala 33:37]
    node _T_514 = mux(_T_55, UInt<1>("h1"), _T_513) @[Lookup.scala 33:37]
    node _T_515 = mux(_T_53, UInt<1>("h1"), _T_514) @[Lookup.scala 33:37]
    node _T_516 = mux(_T_51, UInt<1>("h1"), _T_515) @[Lookup.scala 33:37]
    node _T_517 = mux(_T_49, UInt<1>("h1"), _T_516) @[Lookup.scala 33:37]
    node _T_518 = mux(_T_47, UInt<1>("h1"), _T_517) @[Lookup.scala 33:37]
    node _T_519 = mux(_T_45, UInt<1>("h1"), _T_518) @[Lookup.scala 33:37]
    node _T_520 = mux(_T_43, UInt<1>("h1"), _T_519) @[Lookup.scala 33:37]
    node _T_521 = mux(_T_41, UInt<1>("h1"), _T_520) @[Lookup.scala 33:37]
    node _T_522 = mux(_T_39, UInt<1>("h1"), _T_521) @[Lookup.scala 33:37]
    node _T_523 = mux(_T_37, UInt<1>("h1"), _T_522) @[Lookup.scala 33:37]
    node _T_524 = mux(_T_35, UInt<1>("h1"), _T_523) @[Lookup.scala 33:37]
    node _T_525 = mux(_T_33, UInt<1>("h1"), _T_524) @[Lookup.scala 33:37]
    node _T_526 = mux(_T_31, UInt<1>("h1"), _T_525) @[Lookup.scala 33:37]
    node _T_527 = mux(_T_29, UInt<1>("h1"), _T_526) @[Lookup.scala 33:37]
    node _T_528 = mux(_T_27, UInt<1>("h1"), _T_527) @[Lookup.scala 33:37]
    node _T_529 = mux(_T_25, UInt<1>("h1"), _T_528) @[Lookup.scala 33:37]
    node _T_530 = mux(_T_23, UInt<1>("h1"), _T_529) @[Lookup.scala 33:37]
    node _T_531 = mux(_T_21, UInt<1>("h1"), _T_530) @[Lookup.scala 33:37]
    node _T_532 = mux(_T_19, UInt<1>("h1"), _T_531) @[Lookup.scala 33:37]
    node _T_533 = mux(_T_17, UInt<1>("h1"), _T_532) @[Lookup.scala 33:37]
    node _T_534 = mux(_T_15, UInt<1>("h0"), _T_533) @[Lookup.scala 33:37]
    node _T_535 = mux(_T_13, UInt<1>("h0"), _T_534) @[Lookup.scala 33:37]
    node _T_536 = mux(_T_11, UInt<1>("h0"), _T_535) @[Lookup.scala 33:37]
    node _T_537 = mux(_T_9, UInt<1>("h1"), _T_536) @[Lookup.scala 33:37]
    node _T_538 = mux(_T_7, UInt<1>("h1"), _T_537) @[Lookup.scala 33:37]
    node _T_539 = mux(_T_5, UInt<1>("h1"), _T_538) @[Lookup.scala 33:37]
    node _T_540 = mux(_T_3, UInt<1>("h1"), _T_539) @[Lookup.scala 33:37]
    node cs0_2 = mux(_T_1, UInt<1>("h1"), _T_540) @[Lookup.scala 33:37]
    node _T_541 = mux(_T_99, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_542 = mux(_T_97, UInt<1>("h0"), _T_541) @[Lookup.scala 33:37]
    node _T_543 = mux(_T_95, UInt<1>("h0"), _T_542) @[Lookup.scala 33:37]
    node _T_544 = mux(_T_93, UInt<1>("h0"), _T_543) @[Lookup.scala 33:37]
    node _T_545 = mux(_T_91, UInt<1>("h0"), _T_544) @[Lookup.scala 33:37]
    node _T_546 = mux(_T_89, UInt<1>("h0"), _T_545) @[Lookup.scala 33:37]
    node _T_547 = mux(_T_87, UInt<1>("h0"), _T_546) @[Lookup.scala 33:37]
    node _T_548 = mux(_T_85, UInt<1>("h0"), _T_547) @[Lookup.scala 33:37]
    node _T_549 = mux(_T_83, UInt<1>("h0"), _T_548) @[Lookup.scala 33:37]
    node _T_550 = mux(_T_81, UInt<1>("h0"), _T_549) @[Lookup.scala 33:37]
    node _T_551 = mux(_T_79, UInt<1>("h0"), _T_550) @[Lookup.scala 33:37]
    node _T_552 = mux(_T_77, UInt<1>("h0"), _T_551) @[Lookup.scala 33:37]
    node _T_553 = mux(_T_75, UInt<1>("h0"), _T_552) @[Lookup.scala 33:37]
    node _T_554 = mux(_T_73, UInt<1>("h0"), _T_553) @[Lookup.scala 33:37]
    node _T_555 = mux(_T_71, UInt<1>("h0"), _T_554) @[Lookup.scala 33:37]
    node _T_556 = mux(_T_69, UInt<1>("h0"), _T_555) @[Lookup.scala 33:37]
    node _T_557 = mux(_T_67, UInt<1>("h0"), _T_556) @[Lookup.scala 33:37]
    node _T_558 = mux(_T_65, UInt<1>("h0"), _T_557) @[Lookup.scala 33:37]
    node _T_559 = mux(_T_63, UInt<1>("h0"), _T_558) @[Lookup.scala 33:37]
    node _T_560 = mux(_T_61, UInt<1>("h0"), _T_559) @[Lookup.scala 33:37]
    node _T_561 = mux(_T_59, UInt<1>("h0"), _T_560) @[Lookup.scala 33:37]
    node _T_562 = mux(_T_57, UInt<1>("h0"), _T_561) @[Lookup.scala 33:37]
    node _T_563 = mux(_T_55, UInt<1>("h0"), _T_562) @[Lookup.scala 33:37]
    node _T_564 = mux(_T_53, UInt<1>("h0"), _T_563) @[Lookup.scala 33:37]
    node _T_565 = mux(_T_51, UInt<1>("h0"), _T_564) @[Lookup.scala 33:37]
    node _T_566 = mux(_T_49, UInt<1>("h0"), _T_565) @[Lookup.scala 33:37]
    node _T_567 = mux(_T_47, UInt<1>("h0"), _T_566) @[Lookup.scala 33:37]
    node _T_568 = mux(_T_45, UInt<1>("h0"), _T_567) @[Lookup.scala 33:37]
    node _T_569 = mux(_T_43, UInt<1>("h0"), _T_568) @[Lookup.scala 33:37]
    node _T_570 = mux(_T_41, UInt<1>("h0"), _T_569) @[Lookup.scala 33:37]
    node _T_571 = mux(_T_39, UInt<1>("h0"), _T_570) @[Lookup.scala 33:37]
    node _T_572 = mux(_T_37, UInt<1>("h0"), _T_571) @[Lookup.scala 33:37]
    node _T_573 = mux(_T_35, UInt<1>("h0"), _T_572) @[Lookup.scala 33:37]
    node _T_574 = mux(_T_33, UInt<1>("h0"), _T_573) @[Lookup.scala 33:37]
    node _T_575 = mux(_T_31, UInt<1>("h0"), _T_574) @[Lookup.scala 33:37]
    node _T_576 = mux(_T_29, UInt<1>("h0"), _T_575) @[Lookup.scala 33:37]
    node _T_577 = mux(_T_27, UInt<1>("h0"), _T_576) @[Lookup.scala 33:37]
    node _T_578 = mux(_T_25, UInt<1>("h0"), _T_577) @[Lookup.scala 33:37]
    node _T_579 = mux(_T_23, UInt<1>("h0"), _T_578) @[Lookup.scala 33:37]
    node _T_580 = mux(_T_21, UInt<1>("h0"), _T_579) @[Lookup.scala 33:37]
    node _T_581 = mux(_T_19, UInt<1>("h0"), _T_580) @[Lookup.scala 33:37]
    node _T_582 = mux(_T_17, UInt<1>("h0"), _T_581) @[Lookup.scala 33:37]
    node _T_583 = mux(_T_15, UInt<1>("h1"), _T_582) @[Lookup.scala 33:37]
    node _T_584 = mux(_T_13, UInt<1>("h1"), _T_583) @[Lookup.scala 33:37]
    node _T_585 = mux(_T_11, UInt<1>("h1"), _T_584) @[Lookup.scala 33:37]
    node _T_586 = mux(_T_9, UInt<1>("h1"), _T_585) @[Lookup.scala 33:37]
    node _T_587 = mux(_T_7, UInt<1>("h1"), _T_586) @[Lookup.scala 33:37]
    node _T_588 = mux(_T_5, UInt<1>("h1"), _T_587) @[Lookup.scala 33:37]
    node _T_589 = mux(_T_3, UInt<1>("h1"), _T_588) @[Lookup.scala 33:37]
    node cs0_3 = mux(_T_1, UInt<1>("h1"), _T_589) @[Lookup.scala 33:37]
    node _T_590 = mux(_T_99, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_591 = mux(_T_97, UInt<1>("h0"), _T_590) @[Lookup.scala 33:37]
    node _T_592 = mux(_T_95, UInt<1>("h0"), _T_591) @[Lookup.scala 33:37]
    node _T_593 = mux(_T_93, UInt<1>("h0"), _T_592) @[Lookup.scala 33:37]
    node _T_594 = mux(_T_91, UInt<1>("h0"), _T_593) @[Lookup.scala 33:37]
    node _T_595 = mux(_T_89, UInt<1>("h0"), _T_594) @[Lookup.scala 33:37]
    node _T_596 = mux(_T_87, UInt<1>("h0"), _T_595) @[Lookup.scala 33:37]
    node _T_597 = mux(_T_85, UInt<1>("h0"), _T_596) @[Lookup.scala 33:37]
    node _T_598 = mux(_T_83, UInt<1>("h0"), _T_597) @[Lookup.scala 33:37]
    node _T_599 = mux(_T_81, UInt<1>("h0"), _T_598) @[Lookup.scala 33:37]
    node _T_600 = mux(_T_79, UInt<1>("h0"), _T_599) @[Lookup.scala 33:37]
    node _T_601 = mux(_T_77, UInt<1>("h0"), _T_600) @[Lookup.scala 33:37]
    node _T_602 = mux(_T_75, UInt<1>("h0"), _T_601) @[Lookup.scala 33:37]
    node _T_603 = mux(_T_73, UInt<1>("h0"), _T_602) @[Lookup.scala 33:37]
    node _T_604 = mux(_T_71, UInt<1>("h0"), _T_603) @[Lookup.scala 33:37]
    node _T_605 = mux(_T_69, UInt<1>("h0"), _T_604) @[Lookup.scala 33:37]
    node _T_606 = mux(_T_67, UInt<1>("h0"), _T_605) @[Lookup.scala 33:37]
    node _T_607 = mux(_T_65, UInt<1>("h0"), _T_606) @[Lookup.scala 33:37]
    node _T_608 = mux(_T_63, UInt<1>("h0"), _T_607) @[Lookup.scala 33:37]
    node _T_609 = mux(_T_61, UInt<1>("h0"), _T_608) @[Lookup.scala 33:37]
    node _T_610 = mux(_T_59, UInt<1>("h0"), _T_609) @[Lookup.scala 33:37]
    node _T_611 = mux(_T_57, UInt<1>("h0"), _T_610) @[Lookup.scala 33:37]
    node _T_612 = mux(_T_55, UInt<1>("h0"), _T_611) @[Lookup.scala 33:37]
    node _T_613 = mux(_T_53, UInt<1>("h0"), _T_612) @[Lookup.scala 33:37]
    node _T_614 = mux(_T_51, UInt<1>("h0"), _T_613) @[Lookup.scala 33:37]
    node _T_615 = mux(_T_49, UInt<1>("h0"), _T_614) @[Lookup.scala 33:37]
    node _T_616 = mux(_T_47, UInt<1>("h0"), _T_615) @[Lookup.scala 33:37]
    node _T_617 = mux(_T_45, UInt<1>("h0"), _T_616) @[Lookup.scala 33:37]
    node _T_618 = mux(_T_43, UInt<1>("h0"), _T_617) @[Lookup.scala 33:37]
    node _T_619 = mux(_T_41, UInt<1>("h0"), _T_618) @[Lookup.scala 33:37]
    node _T_620 = mux(_T_39, UInt<1>("h0"), _T_619) @[Lookup.scala 33:37]
    node _T_621 = mux(_T_37, UInt<1>("h0"), _T_620) @[Lookup.scala 33:37]
    node _T_622 = mux(_T_35, UInt<1>("h0"), _T_621) @[Lookup.scala 33:37]
    node _T_623 = mux(_T_33, UInt<1>("h0"), _T_622) @[Lookup.scala 33:37]
    node _T_624 = mux(_T_31, UInt<1>("h0"), _T_623) @[Lookup.scala 33:37]
    node _T_625 = mux(_T_29, UInt<1>("h0"), _T_624) @[Lookup.scala 33:37]
    node _T_626 = mux(_T_27, UInt<1>("h0"), _T_625) @[Lookup.scala 33:37]
    node _T_627 = mux(_T_25, UInt<1>("h0"), _T_626) @[Lookup.scala 33:37]
    node _T_628 = mux(_T_23, UInt<1>("h0"), _T_627) @[Lookup.scala 33:37]
    node _T_629 = mux(_T_21, UInt<1>("h0"), _T_628) @[Lookup.scala 33:37]
    node _T_630 = mux(_T_19, UInt<1>("h0"), _T_629) @[Lookup.scala 33:37]
    node _T_631 = mux(_T_17, UInt<1>("h0"), _T_630) @[Lookup.scala 33:37]
    node _T_632 = mux(_T_15, UInt<1>("h1"), _T_631) @[Lookup.scala 33:37]
    node _T_633 = mux(_T_13, UInt<1>("h1"), _T_632) @[Lookup.scala 33:37]
    node _T_634 = mux(_T_11, UInt<1>("h1"), _T_633) @[Lookup.scala 33:37]
    node _T_635 = mux(_T_9, UInt<1>("h0"), _T_634) @[Lookup.scala 33:37]
    node _T_636 = mux(_T_7, UInt<1>("h0"), _T_635) @[Lookup.scala 33:37]
    node _T_637 = mux(_T_5, UInt<1>("h0"), _T_636) @[Lookup.scala 33:37]
    node _T_638 = mux(_T_3, UInt<1>("h0"), _T_637) @[Lookup.scala 33:37]
    node cs0_4 = mux(_T_1, UInt<1>("h0"), _T_638) @[Lookup.scala 33:37]
    node _T_639 = mux(_T_99, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 33:37]
    node _T_640 = mux(_T_97, UInt<3>("h0"), _T_639) @[Lookup.scala 33:37]
    node _T_641 = mux(_T_95, UInt<3>("h0"), _T_640) @[Lookup.scala 33:37]
    node _T_642 = mux(_T_93, UInt<3>("h0"), _T_641) @[Lookup.scala 33:37]
    node _T_643 = mux(_T_91, UInt<3>("h0"), _T_642) @[Lookup.scala 33:37]
    node _T_644 = mux(_T_89, UInt<3>("h0"), _T_643) @[Lookup.scala 33:37]
    node _T_645 = mux(_T_87, UInt<3>("h0"), _T_644) @[Lookup.scala 33:37]
    node _T_646 = mux(_T_85, UInt<3>("h0"), _T_645) @[Lookup.scala 33:37]
    node _T_647 = mux(_T_83, UInt<3>("h0"), _T_646) @[Lookup.scala 33:37]
    node _T_648 = mux(_T_81, UInt<3>("h0"), _T_647) @[Lookup.scala 33:37]
    node _T_649 = mux(_T_79, UInt<3>("h0"), _T_648) @[Lookup.scala 33:37]
    node _T_650 = mux(_T_77, UInt<3>("h0"), _T_649) @[Lookup.scala 33:37]
    node _T_651 = mux(_T_75, UInt<3>("h0"), _T_650) @[Lookup.scala 33:37]
    node _T_652 = mux(_T_73, UInt<3>("h0"), _T_651) @[Lookup.scala 33:37]
    node _T_653 = mux(_T_71, UInt<3>("h0"), _T_652) @[Lookup.scala 33:37]
    node _T_654 = mux(_T_69, UInt<3>("h0"), _T_653) @[Lookup.scala 33:37]
    node _T_655 = mux(_T_67, UInt<3>("h0"), _T_654) @[Lookup.scala 33:37]
    node _T_656 = mux(_T_65, UInt<3>("h0"), _T_655) @[Lookup.scala 33:37]
    node _T_657 = mux(_T_63, UInt<3>("h0"), _T_656) @[Lookup.scala 33:37]
    node _T_658 = mux(_T_61, UInt<3>("h0"), _T_657) @[Lookup.scala 33:37]
    node _T_659 = mux(_T_59, UInt<3>("h0"), _T_658) @[Lookup.scala 33:37]
    node _T_660 = mux(_T_57, UInt<3>("h0"), _T_659) @[Lookup.scala 33:37]
    node _T_661 = mux(_T_55, UInt<3>("h0"), _T_660) @[Lookup.scala 33:37]
    node _T_662 = mux(_T_53, UInt<3>("h0"), _T_661) @[Lookup.scala 33:37]
    node _T_663 = mux(_T_51, UInt<3>("h0"), _T_662) @[Lookup.scala 33:37]
    node _T_664 = mux(_T_49, UInt<3>("h0"), _T_663) @[Lookup.scala 33:37]
    node _T_665 = mux(_T_47, UInt<3>("h0"), _T_664) @[Lookup.scala 33:37]
    node _T_666 = mux(_T_45, UInt<3>("h0"), _T_665) @[Lookup.scala 33:37]
    node _T_667 = mux(_T_43, UInt<3>("h0"), _T_666) @[Lookup.scala 33:37]
    node _T_668 = mux(_T_41, UInt<3>("h0"), _T_667) @[Lookup.scala 33:37]
    node _T_669 = mux(_T_39, UInt<3>("h0"), _T_668) @[Lookup.scala 33:37]
    node _T_670 = mux(_T_37, UInt<3>("h0"), _T_669) @[Lookup.scala 33:37]
    node _T_671 = mux(_T_35, UInt<3>("h0"), _T_670) @[Lookup.scala 33:37]
    node _T_672 = mux(_T_33, UInt<3>("h0"), _T_671) @[Lookup.scala 33:37]
    node _T_673 = mux(_T_31, UInt<3>("h0"), _T_672) @[Lookup.scala 33:37]
    node _T_674 = mux(_T_29, UInt<3>("h0"), _T_673) @[Lookup.scala 33:37]
    node _T_675 = mux(_T_27, UInt<3>("h0"), _T_674) @[Lookup.scala 33:37]
    node _T_676 = mux(_T_25, UInt<3>("h0"), _T_675) @[Lookup.scala 33:37]
    node _T_677 = mux(_T_23, UInt<3>("h0"), _T_676) @[Lookup.scala 33:37]
    node _T_678 = mux(_T_21, UInt<3>("h0"), _T_677) @[Lookup.scala 33:37]
    node _T_679 = mux(_T_19, UInt<3>("h0"), _T_678) @[Lookup.scala 33:37]
    node _T_680 = mux(_T_17, UInt<3>("h0"), _T_679) @[Lookup.scala 33:37]
    node _T_681 = mux(_T_15, UInt<3>("h2"), _T_680) @[Lookup.scala 33:37]
    node _T_682 = mux(_T_13, UInt<3>("h1"), _T_681) @[Lookup.scala 33:37]
    node _T_683 = mux(_T_11, UInt<3>("h3"), _T_682) @[Lookup.scala 33:37]
    node _T_684 = mux(_T_9, UInt<3>("h6"), _T_683) @[Lookup.scala 33:37]
    node _T_685 = mux(_T_7, UInt<3>("h2"), _T_684) @[Lookup.scala 33:37]
    node _T_686 = mux(_T_5, UInt<3>("h5"), _T_685) @[Lookup.scala 33:37]
    node _T_687 = mux(_T_3, UInt<3>("h1"), _T_686) @[Lookup.scala 33:37]
    node cs0_5 = mux(_T_1, UInt<3>("h3"), _T_687) @[Lookup.scala 33:37]
    node _T_688 = mux(_T_99, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 33:37]
    node _T_689 = mux(_T_97, UInt<3>("h0"), _T_688) @[Lookup.scala 33:37]
    node _T_690 = mux(_T_95, UInt<3>("h0"), _T_689) @[Lookup.scala 33:37]
    node _T_691 = mux(_T_93, UInt<3>("h4"), _T_690) @[Lookup.scala 33:37]
    node _T_692 = mux(_T_91, UInt<3>("h4"), _T_691) @[Lookup.scala 33:37]
    node _T_693 = mux(_T_89, UInt<3>("h4"), _T_692) @[Lookup.scala 33:37]
    node _T_694 = mux(_T_87, UInt<3>("h4"), _T_693) @[Lookup.scala 33:37]
    node _T_695 = mux(_T_85, UInt<3>("h3"), _T_694) @[Lookup.scala 33:37]
    node _T_696 = mux(_T_83, UInt<3>("h3"), _T_695) @[Lookup.scala 33:37]
    node _T_697 = mux(_T_81, UInt<3>("h2"), _T_696) @[Lookup.scala 33:37]
    node _T_698 = mux(_T_79, UInt<3>("h1"), _T_697) @[Lookup.scala 33:37]
    node _T_699 = mux(_T_77, UInt<3>("h2"), _T_698) @[Lookup.scala 33:37]
    node _T_700 = mux(_T_75, UInt<3>("h1"), _T_699) @[Lookup.scala 33:37]
    node _T_701 = mux(_T_73, UInt<3>("h0"), _T_700) @[Lookup.scala 33:37]
    node _T_702 = mux(_T_71, UInt<3>("h0"), _T_701) @[Lookup.scala 33:37]
    node _T_703 = mux(_T_69, UInt<3>("h0"), _T_702) @[Lookup.scala 33:37]
    node _T_704 = mux(_T_67, UInt<3>("h0"), _T_703) @[Lookup.scala 33:37]
    node _T_705 = mux(_T_65, UInt<3>("h0"), _T_704) @[Lookup.scala 33:37]
    node _T_706 = mux(_T_63, UInt<3>("h0"), _T_705) @[Lookup.scala 33:37]
    node _T_707 = mux(_T_61, UInt<3>("h0"), _T_706) @[Lookup.scala 33:37]
    node _T_708 = mux(_T_59, UInt<3>("h0"), _T_707) @[Lookup.scala 33:37]
    node _T_709 = mux(_T_57, UInt<3>("h0"), _T_708) @[Lookup.scala 33:37]
    node _T_710 = mux(_T_55, UInt<3>("h0"), _T_709) @[Lookup.scala 33:37]
    node _T_711 = mux(_T_53, UInt<3>("h0"), _T_710) @[Lookup.scala 33:37]
    node _T_712 = mux(_T_51, UInt<3>("h0"), _T_711) @[Lookup.scala 33:37]
    node _T_713 = mux(_T_49, UInt<3>("h0"), _T_712) @[Lookup.scala 33:37]
    node _T_714 = mux(_T_47, UInt<3>("h0"), _T_713) @[Lookup.scala 33:37]
    node _T_715 = mux(_T_45, UInt<3>("h0"), _T_714) @[Lookup.scala 33:37]
    node _T_716 = mux(_T_43, UInt<3>("h0"), _T_715) @[Lookup.scala 33:37]
    node _T_717 = mux(_T_41, UInt<3>("h0"), _T_716) @[Lookup.scala 33:37]
    node _T_718 = mux(_T_39, UInt<3>("h0"), _T_717) @[Lookup.scala 33:37]
    node _T_719 = mux(_T_37, UInt<3>("h0"), _T_718) @[Lookup.scala 33:37]
    node _T_720 = mux(_T_35, UInt<3>("h0"), _T_719) @[Lookup.scala 33:37]
    node _T_721 = mux(_T_33, UInt<3>("h0"), _T_720) @[Lookup.scala 33:37]
    node _T_722 = mux(_T_31, UInt<3>("h0"), _T_721) @[Lookup.scala 33:37]
    node _T_723 = mux(_T_29, UInt<3>("h0"), _T_722) @[Lookup.scala 33:37]
    node _T_724 = mux(_T_27, UInt<3>("h0"), _T_723) @[Lookup.scala 33:37]
    node _T_725 = mux(_T_25, UInt<3>("h0"), _T_724) @[Lookup.scala 33:37]
    node _T_726 = mux(_T_23, UInt<3>("h0"), _T_725) @[Lookup.scala 33:37]
    node _T_727 = mux(_T_21, UInt<3>("h0"), _T_726) @[Lookup.scala 33:37]
    node _T_728 = mux(_T_19, UInt<3>("h0"), _T_727) @[Lookup.scala 33:37]
    node _T_729 = mux(_T_17, UInt<3>("h0"), _T_728) @[Lookup.scala 33:37]
    node _T_730 = mux(_T_15, UInt<3>("h0"), _T_729) @[Lookup.scala 33:37]
    node _T_731 = mux(_T_13, UInt<3>("h0"), _T_730) @[Lookup.scala 33:37]
    node _T_732 = mux(_T_11, UInt<3>("h0"), _T_731) @[Lookup.scala 33:37]
    node _T_733 = mux(_T_9, UInt<3>("h0"), _T_732) @[Lookup.scala 33:37]
    node _T_734 = mux(_T_7, UInt<3>("h0"), _T_733) @[Lookup.scala 33:37]
    node _T_735 = mux(_T_5, UInt<3>("h0"), _T_734) @[Lookup.scala 33:37]
    node _T_736 = mux(_T_3, UInt<3>("h0"), _T_735) @[Lookup.scala 33:37]
    node cs0_6 = mux(_T_1, UInt<3>("h0"), _T_736) @[Lookup.scala 33:37]
    node _T_737 = mux(_T_99, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_738 = mux(_T_97, UInt<1>("h1"), _T_737) @[Lookup.scala 33:37]
    node _T_739 = mux(_T_95, UInt<1>("h0"), _T_738) @[Lookup.scala 33:37]
    node _T_740 = mux(_T_93, UInt<1>("h0"), _T_739) @[Lookup.scala 33:37]
    node _T_741 = mux(_T_91, UInt<1>("h0"), _T_740) @[Lookup.scala 33:37]
    node _T_742 = mux(_T_89, UInt<1>("h0"), _T_741) @[Lookup.scala 33:37]
    node _T_743 = mux(_T_87, UInt<1>("h0"), _T_742) @[Lookup.scala 33:37]
    node _T_744 = mux(_T_85, UInt<1>("h0"), _T_743) @[Lookup.scala 33:37]
    node _T_745 = mux(_T_83, UInt<1>("h0"), _T_744) @[Lookup.scala 33:37]
    node _T_746 = mux(_T_81, UInt<1>("h0"), _T_745) @[Lookup.scala 33:37]
    node _T_747 = mux(_T_79, UInt<1>("h0"), _T_746) @[Lookup.scala 33:37]
    node _T_748 = mux(_T_77, UInt<1>("h0"), _T_747) @[Lookup.scala 33:37]
    node _T_749 = mux(_T_75, UInt<1>("h0"), _T_748) @[Lookup.scala 33:37]
    node _T_750 = mux(_T_73, UInt<1>("h0"), _T_749) @[Lookup.scala 33:37]
    node _T_751 = mux(_T_71, UInt<1>("h0"), _T_750) @[Lookup.scala 33:37]
    node _T_752 = mux(_T_69, UInt<1>("h0"), _T_751) @[Lookup.scala 33:37]
    node _T_753 = mux(_T_67, UInt<1>("h0"), _T_752) @[Lookup.scala 33:37]
    node _T_754 = mux(_T_65, UInt<1>("h0"), _T_753) @[Lookup.scala 33:37]
    node _T_755 = mux(_T_63, UInt<1>("h0"), _T_754) @[Lookup.scala 33:37]
    node _T_756 = mux(_T_61, UInt<1>("h0"), _T_755) @[Lookup.scala 33:37]
    node _T_757 = mux(_T_59, UInt<1>("h0"), _T_756) @[Lookup.scala 33:37]
    node _T_758 = mux(_T_57, UInt<1>("h0"), _T_757) @[Lookup.scala 33:37]
    node _T_759 = mux(_T_55, UInt<1>("h0"), _T_758) @[Lookup.scala 33:37]
    node _T_760 = mux(_T_53, UInt<1>("h0"), _T_759) @[Lookup.scala 33:37]
    node _T_761 = mux(_T_51, UInt<1>("h0"), _T_760) @[Lookup.scala 33:37]
    node _T_762 = mux(_T_49, UInt<1>("h0"), _T_761) @[Lookup.scala 33:37]
    node _T_763 = mux(_T_47, UInt<1>("h0"), _T_762) @[Lookup.scala 33:37]
    node _T_764 = mux(_T_45, UInt<1>("h0"), _T_763) @[Lookup.scala 33:37]
    node _T_765 = mux(_T_43, UInt<1>("h0"), _T_764) @[Lookup.scala 33:37]
    node _T_766 = mux(_T_41, UInt<1>("h0"), _T_765) @[Lookup.scala 33:37]
    node _T_767 = mux(_T_39, UInt<1>("h0"), _T_766) @[Lookup.scala 33:37]
    node _T_768 = mux(_T_37, UInt<1>("h0"), _T_767) @[Lookup.scala 33:37]
    node _T_769 = mux(_T_35, UInt<1>("h0"), _T_768) @[Lookup.scala 33:37]
    node _T_770 = mux(_T_33, UInt<1>("h0"), _T_769) @[Lookup.scala 33:37]
    node _T_771 = mux(_T_31, UInt<1>("h0"), _T_770) @[Lookup.scala 33:37]
    node _T_772 = mux(_T_29, UInt<1>("h0"), _T_771) @[Lookup.scala 33:37]
    node _T_773 = mux(_T_27, UInt<1>("h0"), _T_772) @[Lookup.scala 33:37]
    node _T_774 = mux(_T_25, UInt<1>("h0"), _T_773) @[Lookup.scala 33:37]
    node _T_775 = mux(_T_23, UInt<1>("h0"), _T_774) @[Lookup.scala 33:37]
    node _T_776 = mux(_T_21, UInt<1>("h0"), _T_775) @[Lookup.scala 33:37]
    node _T_777 = mux(_T_19, UInt<1>("h0"), _T_776) @[Lookup.scala 33:37]
    node _T_778 = mux(_T_17, UInt<1>("h0"), _T_777) @[Lookup.scala 33:37]
    node _T_779 = mux(_T_15, UInt<1>("h0"), _T_778) @[Lookup.scala 33:37]
    node _T_780 = mux(_T_13, UInt<1>("h0"), _T_779) @[Lookup.scala 33:37]
    node _T_781 = mux(_T_11, UInt<1>("h0"), _T_780) @[Lookup.scala 33:37]
    node _T_782 = mux(_T_9, UInt<1>("h0"), _T_781) @[Lookup.scala 33:37]
    node _T_783 = mux(_T_7, UInt<1>("h0"), _T_782) @[Lookup.scala 33:37]
    node _T_784 = mux(_T_5, UInt<1>("h0"), _T_783) @[Lookup.scala 33:37]
    node _T_785 = mux(_T_3, UInt<1>("h0"), _T_784) @[Lookup.scala 33:37]
    node cs0_7 = mux(_T_1, UInt<1>("h0"), _T_785) @[Lookup.scala 33:37]
    node _T_786 = eq(io.dat.exe_br_type, UInt<4>("h0")) @[cpath.scala 136:49]
    node _T_787 = eq(io.dat.exe_br_type, UInt<4>("h1")) @[cpath.scala 137:49]
    node _T_788 = eq(io.dat.exe_br_eq, UInt<1>("h0")) @[cpath.scala 137:65]
    node _T_789 = mux(_T_788, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 137:64]
    node _T_790 = eq(io.dat.exe_br_type, UInt<4>("h2")) @[cpath.scala 138:49]
    node _T_791 = mux(io.dat.exe_br_eq, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 138:64]
    node _T_792 = eq(io.dat.exe_br_type, UInt<4>("h3")) @[cpath.scala 139:49]
    node _T_793 = eq(io.dat.exe_br_lt, UInt<1>("h0")) @[cpath.scala 139:65]
    node _T_794 = mux(_T_793, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 139:64]
    node _T_795 = eq(io.dat.exe_br_type, UInt<4>("h4")) @[cpath.scala 140:49]
    node _T_796 = eq(io.dat.exe_br_ltu, UInt<1>("h0")) @[cpath.scala 140:65]
    node _T_797 = mux(_T_796, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 140:64]
    node _T_798 = eq(io.dat.exe_br_type, UInt<4>("h5")) @[cpath.scala 141:49]
    node _T_799 = mux(io.dat.exe_br_lt, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 141:64]
    node _T_800 = eq(io.dat.exe_br_type, UInt<4>("h6")) @[cpath.scala 142:49]
    node _T_801 = mux(io.dat.exe_br_ltu, UInt<2>("h1"), UInt<2>("h0")) @[cpath.scala 142:64]
    node _T_802 = eq(io.dat.exe_br_type, UInt<4>("h7")) @[cpath.scala 143:49]
    node _T_803 = eq(io.dat.exe_br_type, UInt<4>("h8")) @[cpath.scala 144:49]
    node _T_804 = mux(_T_803, UInt<2>("h2"), UInt<2>("h0")) @[cpath.scala 144:29]
    node _T_805 = mux(_T_802, UInt<2>("h1"), _T_804) @[cpath.scala 143:29]
    node _T_806 = mux(_T_800, _T_801, _T_805) @[cpath.scala 142:29]
    node _T_807 = mux(_T_798, _T_799, _T_806) @[cpath.scala 141:29]
    node _T_808 = mux(_T_795, _T_797, _T_807) @[cpath.scala 140:29]
    node _T_809 = mux(_T_792, _T_794, _T_808) @[cpath.scala 139:29]
    node _T_810 = mux(_T_790, _T_791, _T_809) @[cpath.scala 138:29]
    node _T_811 = mux(_T_787, _T_789, _T_810) @[cpath.scala 137:29]
    node _T_812 = mux(_T_786, UInt<2>("h0"), _T_811) @[cpath.scala 136:29]
    node ctrl_exe_pc_sel = mux(io.ctl.pipeline_kill, UInt<2>("h3"), _T_812) @[cpath.scala 135:29]
    node _T_813 = neq(ctrl_exe_pc_sel, UInt<2>("h0")) @[cpath.scala 148:35]
    node _T_814 = eq(io.imem.resp.valid, UInt<1>("h0")) @[cpath.scala 148:48]
    node _T_815 = or(_T_813, _T_814) @[cpath.scala 148:45]
    node _T_816 = or(_T_815, cs0_7) @[cpath.scala 148:68]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[cpath.scala 148:91]
    REG <= cs0_7 @[cpath.scala 148:91]
    node ifkill = or(_T_816, REG) @[cpath.scala 148:81]
    node deckill = neq(ctrl_exe_pc_sel, UInt<2>("h0")) @[cpath.scala 149:35]
    node _T_817 = or(io.dat.csr_eret, io.ctl.mem_exception) @[cpath.scala 153:45]
    io.ctl.pipeline_kill <= _T_817 @[cpath.scala 153:25]
    node _T_818 = eq(cs_val_inst, UInt<1>("h0")) @[cpath.scala 155:25]
    node dec_exception = and(_T_818, io.imem.resp.valid) @[cpath.scala 155:38]
    wire stall : UInt<1> @[cpath.scala 158:22]
    node dec_rs1_addr = bits(io.dat.dec_inst, 19, 15) @[cpath.scala 160:38]
    node dec_rs2_addr = bits(io.dat.dec_inst, 24, 20) @[cpath.scala 161:38]
    node dec_wbaddr = bits(io.dat.dec_inst, 11, 7) @[cpath.scala 162:38]
    node dec_rs1_oen = mux(deckill, UInt<1>("h0"), cs_rs1_oen) @[cpath.scala 163:26]
    node dec_rs2_oen = mux(deckill, UInt<1>("h0"), cs_rs2_oen) @[cpath.scala 164:26]
    reg exe_reg_wbaddr : UInt, clock with :
      reset => (UInt<1>("h0"), exe_reg_wbaddr) @[cpath.scala 166:33]
    reg mem_reg_wbaddr : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_wbaddr) @[cpath.scala 167:33]
    reg wb_reg_wbaddr : UInt, clock with :
      reset => (UInt<1>("h0"), wb_reg_wbaddr) @[cpath.scala 168:33]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 169:37]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 170:37]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 171:37]
    reg exe_reg_exception : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 172:37]
    reg exe_reg_is_csr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 174:32]
    wire full_stall : UInt<1> @[cpath.scala 177:25]
    node _T_819 = eq(stall, UInt<1>("h0")) @[cpath.scala 178:10]
    node _T_820 = eq(full_stall, UInt<1>("h0")) @[cpath.scala 178:20]
    node _T_821 = and(_T_819, _T_820) @[cpath.scala 178:17]
    when _T_821 : @[cpath.scala 179:4]
      when deckill : @[cpath.scala 181:7]
        exe_reg_wbaddr <= UInt<1>("h0") @[cpath.scala 182:30]
        exe_reg_ctrl_rf_wen <= UInt<1>("h0") @[cpath.scala 183:30]
        exe_reg_is_csr <= UInt<1>("h0") @[cpath.scala 184:30]
        exe_reg_exception <= UInt<1>("h0") @[cpath.scala 185:30]
      else :
        exe_reg_wbaddr <= dec_wbaddr @[cpath.scala 189:30]
        exe_reg_ctrl_rf_wen <= cs0_2 @[cpath.scala 190:30]
        node _T_822 = neq(cs0_6, UInt<3>("h0")) @[cpath.scala 191:44]
        node _T_823 = neq(cs0_6, UInt<3>("h4")) @[cpath.scala 191:68]
        node _T_824 = and(_T_822, _T_823) @[cpath.scala 191:54]
        exe_reg_is_csr <= _T_824 @[cpath.scala 191:30]
        exe_reg_exception <= dec_exception @[cpath.scala 192:30]
    else :
      node _T_825 = eq(full_stall, UInt<1>("h0")) @[cpath.scala 195:24]
      node _T_826 = and(stall, _T_825) @[cpath.scala 195:21]
      when _T_826 : @[cpath.scala 196:4]
        exe_reg_wbaddr <= UInt<1>("h0") @[cpath.scala 198:27]
        exe_reg_ctrl_rf_wen <= UInt<1>("h0") @[cpath.scala 199:27]
        exe_reg_is_csr <= UInt<1>("h0") @[cpath.scala 200:27]
        exe_reg_exception <= UInt<1>("h0") @[cpath.scala 201:27]
    mem_reg_wbaddr <= exe_reg_wbaddr @[cpath.scala 204:24]
    wb_reg_wbaddr <= mem_reg_wbaddr @[cpath.scala 205:24]
    mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[cpath.scala 206:24]
    wb_reg_ctrl_rf_wen <= mem_reg_ctrl_rf_wen @[cpath.scala 207:24]
    reg exe_inst_is_load : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[cpath.scala 209:34]
    node _T_827 = eq(full_stall, UInt<1>("h0")) @[cpath.scala 211:10]
    when _T_827 : @[cpath.scala 212:4]
      node _T_828 = eq(cs0_4, UInt<1>("h0")) @[cpath.scala 213:52]
      node _T_829 = and(cs0_3, _T_828) @[cpath.scala 213:37]
      exe_inst_is_load <= _T_829 @[cpath.scala 213:24]
    node _T_830 = eq(exe_reg_wbaddr, dec_rs1_addr) @[cpath.scala 223:55]
    node _T_831 = and(exe_inst_is_load, _T_830) @[cpath.scala 223:36]
    node _T_832 = neq(exe_reg_wbaddr, UInt<1>("h0")) @[cpath.scala 223:92]
    node _T_833 = and(_T_831, _T_832) @[cpath.scala 223:73]
    node _T_834 = and(_T_833, dec_rs1_oen) @[cpath.scala 223:101]
    node _T_835 = eq(exe_reg_wbaddr, dec_rs2_addr) @[cpath.scala 224:55]
    node _T_836 = and(exe_inst_is_load, _T_835) @[cpath.scala 224:36]
    node _T_837 = neq(exe_reg_wbaddr, UInt<1>("h0")) @[cpath.scala 224:92]
    node _T_838 = and(_T_836, _T_837) @[cpath.scala 224:73]
    node _T_839 = and(_T_838, dec_rs2_oen) @[cpath.scala 224:101]
    node _T_840 = or(_T_834, _T_839) @[cpath.scala 223:117]
    node _T_841 = or(_T_840, exe_reg_is_csr) @[cpath.scala 224:117]
    stall <= _T_841 @[cpath.scala 223:13]
    node _T_842 = eq(io.imem.resp.valid, UInt<1>("h0")) @[cpath.scala 244:18]
    node _T_843 = and(io.dat.mem_ctrl_dmem_val, io.dmem.resp.valid) @[cpath.scala 244:53]
    node _T_844 = eq(io.dat.mem_ctrl_dmem_val, UInt<1>("h0")) @[cpath.scala 244:79]
    node _T_845 = or(_T_843, _T_844) @[cpath.scala 244:76]
    node _T_846 = eq(_T_845, UInt<1>("h0")) @[cpath.scala 244:41]
    node _T_847 = or(_T_842, _T_846) @[cpath.scala 244:38]
    full_stall <= _T_847 @[cpath.scala 244:15]
    io.ctl.dec_stall <= stall @[cpath.scala 247:22]
    io.ctl.full_stall <= full_stall @[cpath.scala 248:22]
    io.ctl.exe_pc_sel <= ctrl_exe_pc_sel @[cpath.scala 249:22]
    io.ctl.br_type <= cs_br_type @[cpath.scala 250:22]
    io.ctl.if_kill <= ifkill @[cpath.scala 251:22]
    io.ctl.dec_kill <= deckill @[cpath.scala 252:22]
    io.ctl.op1_sel <= cs_op1_sel @[cpath.scala 253:22]
    io.ctl.op2_sel <= cs_op2_sel @[cpath.scala 254:22]
    io.ctl.alu_fun <= cs0_0 @[cpath.scala 255:22]
    io.ctl.wb_sel <= cs0_1 @[cpath.scala 256:22]
    io.ctl.rf_wen <= cs0_2 @[cpath.scala 257:22]
    reg REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[cpath.scala 261:45]
    REG_1 <= cs0_7 @[cpath.scala 261:45]
    node _T_848 = or(cs0_7, REG_1) @[cpath.scala 261:35]
    io.ctl.fencei <= _T_848 @[cpath.scala 261:22]
    reg REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_2) @[cpath.scala 263:35]
    REG_2 <= exe_reg_exception @[cpath.scala 263:35]
    io.ctl.mem_exception <= REG_2 @[cpath.scala 263:25]
    node rs1_addr = bits(io.dat.dec_inst, 19, 15) @[cpath.scala 267:34]
    node _T_849 = eq(cs0_6, UInt<3>("h2")) @[cpath.scala 268:30]
    node _T_850 = eq(cs0_6, UInt<3>("h3")) @[cpath.scala 268:54]
    node _T_851 = or(_T_849, _T_850) @[cpath.scala 268:40]
    node _T_852 = eq(rs1_addr, UInt<1>("h0")) @[cpath.scala 268:77]
    node csr_ren = and(_T_851, _T_852) @[cpath.scala 268:65]
    node _T_853 = mux(csr_ren, UInt<3>("h5"), cs0_6) @[cpath.scala 269:25]
    io.ctl.csr_cmd <= _T_853 @[cpath.scala 269:19]
    io.imem.req.valid <= UInt<1>("h1") @[cpath.scala 271:22]
    io.imem.req.bits.fcn <= UInt<1>("h0") @[cpath.scala 272:25]
    io.imem.req.bits.typ <= UInt<3>("h7") @[cpath.scala 273:25]
    io.ctl.mem_val <= cs0_3 @[cpath.scala 274:22]
    io.ctl.mem_fcn <= cs0_4 @[cpath.scala 275:22]
    io.ctl.mem_typ <= cs0_5 @[cpath.scala 276:21]

  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip rs1_addr : UInt<5>, rs1_data : UInt<32>, flip rs2_addr : UInt<5>, rs2_data : UInt<32>, flip dm_addr : UInt<5>, dm_rdata : UInt<32>, flip dm_wdata : UInt<32>, flip dm_en : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>, flip wen : UInt<1>}

    cmem regfile : UInt<32> [32] @[regfile.scala 36:21]
    node _T = neq(io.waddr, UInt<1>("h0")) @[regfile.scala 38:30]
    node _T_1 = and(io.wen, _T) @[regfile.scala 38:17]
    when _T_1 : @[regfile.scala 39:4]
      infer mport MPORT = regfile[io.waddr], clock @[regfile.scala 40:14]
      MPORT <= io.wdata @[regfile.scala 40:25]
    node _T_2 = neq(io.dm_addr, UInt<1>("h0")) @[regfile.scala 43:34]
    node _T_3 = and(io.dm_en, _T_2) @[regfile.scala 43:19]
    when _T_3 : @[regfile.scala 44:4]
      infer mport MPORT_1 = regfile[io.dm_addr], clock @[regfile.scala 45:14]
      MPORT_1 <= io.dm_wdata @[regfile.scala 45:27]
    node _T_4 = neq(io.rs1_addr, UInt<1>("h0")) @[regfile.scala 48:36]
    infer mport MPORT_2 = regfile[io.rs1_addr], clock @[regfile.scala 48:53]
    node _T_5 = mux(_T_4, MPORT_2, UInt<1>("h0")) @[regfile.scala 48:22]
    io.rs1_data <= _T_5 @[regfile.scala 48:16]
    node _T_6 = neq(io.rs2_addr, UInt<1>("h0")) @[regfile.scala 49:36]
    infer mport MPORT_3 = regfile[io.rs2_addr], clock @[regfile.scala 49:53]
    node _T_7 = mux(_T_6, MPORT_3, UInt<1>("h0")) @[regfile.scala 49:22]
    io.rs2_data <= _T_7 @[regfile.scala 49:16]
    node _T_8 = neq(io.dm_addr, UInt<1>("h0")) @[regfile.scala 50:35]
    infer mport MPORT_4 = regfile[io.dm_addr], clock @[regfile.scala 50:52]
    node _T_9 = mux(_T_8, MPORT_4, UInt<1>("h0")) @[regfile.scala 50:22]
    io.dm_rdata <= _T_9 @[regfile.scala 50:16]

  module CSRFile :
    input clock : Clock
    input reset : Reset
    output io : { flip hartid : UInt<32>, rw : { flip cmd : UInt<3>, rdata : UInt<32>, flip wdata : UInt<32>}, csr_stall : UInt<1>, eret : UInt<1>, singleStep : UInt<1>, decode : { flip csr : UInt<12>, read_illegal : UInt<1>, write_illegal : UInt<1>, system_illegal : UInt<1>}, status : { debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, evec : UInt<32>, flip exception : UInt<1>, flip retire : UInt<1>, flip pc : UInt<32>, time : UInt<32>, counters : { flip inc : UInt<32>}[60]}

    io.counters[0].inc is invalid @[csr.scala 158:6]
    io.counters[1].inc is invalid @[csr.scala 158:6]
    io.counters[2].inc is invalid @[csr.scala 158:6]
    io.counters[3].inc is invalid @[csr.scala 158:6]
    io.counters[4].inc is invalid @[csr.scala 158:6]
    io.counters[5].inc is invalid @[csr.scala 158:6]
    io.counters[6].inc is invalid @[csr.scala 158:6]
    io.counters[7].inc is invalid @[csr.scala 158:6]
    io.counters[8].inc is invalid @[csr.scala 158:6]
    io.counters[9].inc is invalid @[csr.scala 158:6]
    io.counters[10].inc is invalid @[csr.scala 158:6]
    io.counters[11].inc is invalid @[csr.scala 158:6]
    io.counters[12].inc is invalid @[csr.scala 158:6]
    io.counters[13].inc is invalid @[csr.scala 158:6]
    io.counters[14].inc is invalid @[csr.scala 158:6]
    io.counters[15].inc is invalid @[csr.scala 158:6]
    io.counters[16].inc is invalid @[csr.scala 158:6]
    io.counters[17].inc is invalid @[csr.scala 158:6]
    io.counters[18].inc is invalid @[csr.scala 158:6]
    io.counters[19].inc is invalid @[csr.scala 158:6]
    io.counters[20].inc is invalid @[csr.scala 158:6]
    io.counters[21].inc is invalid @[csr.scala 158:6]
    io.counters[22].inc is invalid @[csr.scala 158:6]
    io.counters[23].inc is invalid @[csr.scala 158:6]
    io.counters[24].inc is invalid @[csr.scala 158:6]
    io.counters[25].inc is invalid @[csr.scala 158:6]
    io.counters[26].inc is invalid @[csr.scala 158:6]
    io.counters[27].inc is invalid @[csr.scala 158:6]
    io.counters[28].inc is invalid @[csr.scala 158:6]
    io.counters[29].inc is invalid @[csr.scala 158:6]
    io.counters[30].inc is invalid @[csr.scala 158:6]
    io.counters[31].inc is invalid @[csr.scala 158:6]
    io.counters[32].inc is invalid @[csr.scala 158:6]
    io.counters[33].inc is invalid @[csr.scala 158:6]
    io.counters[34].inc is invalid @[csr.scala 158:6]
    io.counters[35].inc is invalid @[csr.scala 158:6]
    io.counters[36].inc is invalid @[csr.scala 158:6]
    io.counters[37].inc is invalid @[csr.scala 158:6]
    io.counters[38].inc is invalid @[csr.scala 158:6]
    io.counters[39].inc is invalid @[csr.scala 158:6]
    io.counters[40].inc is invalid @[csr.scala 158:6]
    io.counters[41].inc is invalid @[csr.scala 158:6]
    io.counters[42].inc is invalid @[csr.scala 158:6]
    io.counters[43].inc is invalid @[csr.scala 158:6]
    io.counters[44].inc is invalid @[csr.scala 158:6]
    io.counters[45].inc is invalid @[csr.scala 158:6]
    io.counters[46].inc is invalid @[csr.scala 158:6]
    io.counters[47].inc is invalid @[csr.scala 158:6]
    io.counters[48].inc is invalid @[csr.scala 158:6]
    io.counters[49].inc is invalid @[csr.scala 158:6]
    io.counters[50].inc is invalid @[csr.scala 158:6]
    io.counters[51].inc is invalid @[csr.scala 158:6]
    io.counters[52].inc is invalid @[csr.scala 158:6]
    io.counters[53].inc is invalid @[csr.scala 158:6]
    io.counters[54].inc is invalid @[csr.scala 158:6]
    io.counters[55].inc is invalid @[csr.scala 158:6]
    io.counters[56].inc is invalid @[csr.scala 158:6]
    io.counters[57].inc is invalid @[csr.scala 158:6]
    io.counters[58].inc is invalid @[csr.scala 158:6]
    io.counters[59].inc is invalid @[csr.scala 158:6]
    io.time is invalid @[csr.scala 158:6]
    io.pc is invalid @[csr.scala 158:6]
    io.retire is invalid @[csr.scala 158:6]
    io.exception is invalid @[csr.scala 158:6]
    io.evec is invalid @[csr.scala 158:6]
    io.status.uie is invalid @[csr.scala 158:6]
    io.status.sie is invalid @[csr.scala 158:6]
    io.status.hie is invalid @[csr.scala 158:6]
    io.status.mie is invalid @[csr.scala 158:6]
    io.status.upie is invalid @[csr.scala 158:6]
    io.status.spie is invalid @[csr.scala 158:6]
    io.status.hpie is invalid @[csr.scala 158:6]
    io.status.mpie is invalid @[csr.scala 158:6]
    io.status.spp is invalid @[csr.scala 158:6]
    io.status.hpp is invalid @[csr.scala 158:6]
    io.status.mpp is invalid @[csr.scala 158:6]
    io.status.fs is invalid @[csr.scala 158:6]
    io.status.xs is invalid @[csr.scala 158:6]
    io.status.mprv is invalid @[csr.scala 158:6]
    io.status.sum is invalid @[csr.scala 158:6]
    io.status.mxr is invalid @[csr.scala 158:6]
    io.status.tvm is invalid @[csr.scala 158:6]
    io.status.tw is invalid @[csr.scala 158:6]
    io.status.tsr is invalid @[csr.scala 158:6]
    io.status.zero1 is invalid @[csr.scala 158:6]
    io.status.sd is invalid @[csr.scala 158:6]
    io.status.prv is invalid @[csr.scala 158:6]
    io.status.debug is invalid @[csr.scala 158:6]
    io.decode.system_illegal is invalid @[csr.scala 158:6]
    io.decode.write_illegal is invalid @[csr.scala 158:6]
    io.decode.read_illegal is invalid @[csr.scala 158:6]
    io.decode.csr is invalid @[csr.scala 158:6]
    io.singleStep is invalid @[csr.scala 158:6]
    io.eret is invalid @[csr.scala 158:6]
    io.csr_stall is invalid @[csr.scala 158:6]
    io.rw.wdata is invalid @[csr.scala 158:6]
    io.rw.rdata is invalid @[csr.scala 158:6]
    io.rw.cmd is invalid @[csr.scala 158:6]
    io.hartid is invalid @[csr.scala 158:6]
    wire _WIRE : { debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 160:44]
    _WIRE.uie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.sie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.hie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.mie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.upie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.spie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.hpie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.mpie <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.spp <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.hpp <= UInt<2>("h0") @[csr.scala 160:44]
    _WIRE.mpp <= UInt<2>("h0") @[csr.scala 160:44]
    _WIRE.fs <= UInt<2>("h0") @[csr.scala 160:44]
    _WIRE.xs <= UInt<2>("h0") @[csr.scala 160:44]
    _WIRE.mprv <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.sum <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.mxr <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.tvm <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.tw <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.tsr <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.zero1 <= UInt<8>("h0") @[csr.scala 160:44]
    _WIRE.sd <= UInt<1>("h0") @[csr.scala 160:44]
    _WIRE.prv <= UInt<2>("h0") @[csr.scala 160:44]
    _WIRE.debug <= UInt<1>("h0") @[csr.scala 160:44]
    wire reset_mstatus : { debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}
    reset_mstatus.uie <= _WIRE.uie
    reset_mstatus.sie <= _WIRE.sie
    reset_mstatus.hie <= _WIRE.hie
    reset_mstatus.mie <= _WIRE.mie
    reset_mstatus.upie <= _WIRE.upie
    reset_mstatus.spie <= _WIRE.spie
    reset_mstatus.hpie <= _WIRE.hpie
    reset_mstatus.mpie <= _WIRE.mpie
    reset_mstatus.spp <= _WIRE.spp
    reset_mstatus.hpp <= _WIRE.hpp
    reset_mstatus.mpp <= _WIRE.mpp
    reset_mstatus.fs <= _WIRE.fs
    reset_mstatus.xs <= _WIRE.xs
    reset_mstatus.mprv <= _WIRE.mprv
    reset_mstatus.sum <= _WIRE.sum
    reset_mstatus.mxr <= _WIRE.mxr
    reset_mstatus.tvm <= _WIRE.tvm
    reset_mstatus.tw <= _WIRE.tw
    reset_mstatus.tsr <= _WIRE.tsr
    reset_mstatus.zero1 <= _WIRE.zero1
    reset_mstatus.sd <= _WIRE.sd
    reset_mstatus.prv <= _WIRE.prv
    reset_mstatus.debug <= _WIRE.debug
    reset_mstatus.mpp <= UInt<2>("h3") @[csr.scala 161:21]
    reset_mstatus.prv <= UInt<2>("h3") @[csr.scala 162:21]
    reg reg_mstatus : { debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with :
      reset => (reset, reset_mstatus) @[csr.scala 163:28]
    reg reg_mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mepc) @[csr.scala 164:21]
    reg reg_mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mcause) @[csr.scala 165:23]
    reg reg_mtval : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mtval) @[csr.scala 166:22]
    reg reg_mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mscratch) @[csr.scala 167:25]
    reg reg_mtimecmp : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mtimecmp) @[csr.scala 168:25]
    reg reg_medeleg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_medeleg) @[csr.scala 169:24]
    wire _WIRE_1 : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 171:37]
    _WIRE_1.usip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.ssip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.hsip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.msip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.utip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.stip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.htip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.mtip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.ueip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.seip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.heip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.meip <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.rocc <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.zero1 <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.debug <= UInt<1>("h0") @[csr.scala 171:37]
    _WIRE_1.zero2 <= UInt<1>("h0") @[csr.scala 171:37]
    reg reg_mip : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with :
      reset => (reset, _WIRE_1) @[csr.scala 171:24]
    wire _WIRE_2 : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 172:37]
    _WIRE_2.usip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.ssip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.hsip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.msip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.utip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.stip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.htip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.mtip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.ueip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.seip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.heip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.meip <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.rocc <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.zero1 <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.debug <= UInt<1>("h0") @[csr.scala 172:37]
    _WIRE_2.zero2 <= UInt<1>("h0") @[csr.scala 172:37]
    reg reg_mie : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with :
      reset => (reset, _WIRE_2) @[csr.scala 172:24]
    reg reg_wfi : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[csr.scala 173:24]
    reg reg_mtvec : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mtvec) @[csr.scala 174:22]
    reg REG : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[util.scala 114:41]
    node _T = add(REG, UInt<1>("h1")) @[util.scala 115:33]
    REG <= _T @[util.scala 116:9]
    reg REG_1 : UInt<58>, clock with :
      reset => (reset, UInt<58>("h0")) @[util.scala 119:31]
    node _T_1 = bits(_T, 6, 6) @[util.scala 120:20]
    when _T_1 : @[util.scala 120:34]
      node _T_2 = add(REG_1, UInt<1>("h1")) @[util.scala 120:43]
      node _T_3 = tail(_T_2, 1) @[util.scala 120:43]
      REG_1 <= _T_3 @[util.scala 120:38]
    node _T_4 = cat(REG_1, REG) @[Cat.scala 30:58]
    reg REG_2 : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[util.scala 114:41]
    node _T_5 = add(REG_2, io.retire) @[util.scala 115:33]
    REG_2 <= _T_5 @[util.scala 116:9]
    reg REG_3 : UInt<58>, clock with :
      reset => (reset, UInt<58>("h0")) @[util.scala 119:31]
    node _T_6 = bits(_T_5, 6, 6) @[util.scala 120:20]
    when _T_6 : @[util.scala 120:34]
      node _T_7 = add(REG_3, UInt<1>("h1")) @[util.scala 120:43]
      node _T_8 = tail(_T_7, 1) @[util.scala 120:43]
      REG_3 <= _T_8 @[util.scala 120:38]
    node _T_9 = cat(REG_3, REG_2) @[Cat.scala 30:58]
    reg reg_mcounteren : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_mcounteren) @[csr.scala 179:27]
    reg REG_4 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_4) @[util.scala 114:74]
    node _T_10 = add(REG_4, io.counters[0].inc) @[util.scala 115:33]
    REG_4 <= _T_10 @[util.scala 116:9]
    reg REG_5 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_5) @[util.scala 114:74]
    node _T_11 = add(REG_5, io.counters[1].inc) @[util.scala 115:33]
    REG_5 <= _T_11 @[util.scala 116:9]
    reg REG_6 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_6) @[util.scala 114:74]
    node _T_12 = add(REG_6, io.counters[2].inc) @[util.scala 115:33]
    REG_6 <= _T_12 @[util.scala 116:9]
    reg REG_7 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_7) @[util.scala 114:74]
    node _T_13 = add(REG_7, io.counters[3].inc) @[util.scala 115:33]
    REG_7 <= _T_13 @[util.scala 116:9]
    reg REG_8 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_8) @[util.scala 114:74]
    node _T_14 = add(REG_8, io.counters[4].inc) @[util.scala 115:33]
    REG_8 <= _T_14 @[util.scala 116:9]
    reg REG_9 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_9) @[util.scala 114:74]
    node _T_15 = add(REG_9, io.counters[5].inc) @[util.scala 115:33]
    REG_9 <= _T_15 @[util.scala 116:9]
    reg REG_10 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_10) @[util.scala 114:74]
    node _T_16 = add(REG_10, io.counters[6].inc) @[util.scala 115:33]
    REG_10 <= _T_16 @[util.scala 116:9]
    reg REG_11 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_11) @[util.scala 114:74]
    node _T_17 = add(REG_11, io.counters[7].inc) @[util.scala 115:33]
    REG_11 <= _T_17 @[util.scala 116:9]
    reg REG_12 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_12) @[util.scala 114:74]
    node _T_18 = add(REG_12, io.counters[8].inc) @[util.scala 115:33]
    REG_12 <= _T_18 @[util.scala 116:9]
    reg REG_13 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_13) @[util.scala 114:74]
    node _T_19 = add(REG_13, io.counters[9].inc) @[util.scala 115:33]
    REG_13 <= _T_19 @[util.scala 116:9]
    reg REG_14 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_14) @[util.scala 114:74]
    node _T_20 = add(REG_14, io.counters[10].inc) @[util.scala 115:33]
    REG_14 <= _T_20 @[util.scala 116:9]
    reg REG_15 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_15) @[util.scala 114:74]
    node _T_21 = add(REG_15, io.counters[11].inc) @[util.scala 115:33]
    REG_15 <= _T_21 @[util.scala 116:9]
    reg REG_16 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_16) @[util.scala 114:74]
    node _T_22 = add(REG_16, io.counters[12].inc) @[util.scala 115:33]
    REG_16 <= _T_22 @[util.scala 116:9]
    reg REG_17 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_17) @[util.scala 114:74]
    node _T_23 = add(REG_17, io.counters[13].inc) @[util.scala 115:33]
    REG_17 <= _T_23 @[util.scala 116:9]
    reg REG_18 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_18) @[util.scala 114:74]
    node _T_24 = add(REG_18, io.counters[14].inc) @[util.scala 115:33]
    REG_18 <= _T_24 @[util.scala 116:9]
    reg REG_19 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_19) @[util.scala 114:74]
    node _T_25 = add(REG_19, io.counters[15].inc) @[util.scala 115:33]
    REG_19 <= _T_25 @[util.scala 116:9]
    reg REG_20 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_20) @[util.scala 114:74]
    node _T_26 = add(REG_20, io.counters[16].inc) @[util.scala 115:33]
    REG_20 <= _T_26 @[util.scala 116:9]
    reg REG_21 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_21) @[util.scala 114:74]
    node _T_27 = add(REG_21, io.counters[17].inc) @[util.scala 115:33]
    REG_21 <= _T_27 @[util.scala 116:9]
    reg REG_22 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_22) @[util.scala 114:74]
    node _T_28 = add(REG_22, io.counters[18].inc) @[util.scala 115:33]
    REG_22 <= _T_28 @[util.scala 116:9]
    reg REG_23 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_23) @[util.scala 114:74]
    node _T_29 = add(REG_23, io.counters[19].inc) @[util.scala 115:33]
    REG_23 <= _T_29 @[util.scala 116:9]
    reg REG_24 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_24) @[util.scala 114:74]
    node _T_30 = add(REG_24, io.counters[20].inc) @[util.scala 115:33]
    REG_24 <= _T_30 @[util.scala 116:9]
    reg REG_25 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_25) @[util.scala 114:74]
    node _T_31 = add(REG_25, io.counters[21].inc) @[util.scala 115:33]
    REG_25 <= _T_31 @[util.scala 116:9]
    reg REG_26 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_26) @[util.scala 114:74]
    node _T_32 = add(REG_26, io.counters[22].inc) @[util.scala 115:33]
    REG_26 <= _T_32 @[util.scala 116:9]
    reg REG_27 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_27) @[util.scala 114:74]
    node _T_33 = add(REG_27, io.counters[23].inc) @[util.scala 115:33]
    REG_27 <= _T_33 @[util.scala 116:9]
    reg REG_28 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_28) @[util.scala 114:74]
    node _T_34 = add(REG_28, io.counters[24].inc) @[util.scala 115:33]
    REG_28 <= _T_34 @[util.scala 116:9]
    reg REG_29 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_29) @[util.scala 114:74]
    node _T_35 = add(REG_29, io.counters[25].inc) @[util.scala 115:33]
    REG_29 <= _T_35 @[util.scala 116:9]
    reg REG_30 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_30) @[util.scala 114:74]
    node _T_36 = add(REG_30, io.counters[26].inc) @[util.scala 115:33]
    REG_30 <= _T_36 @[util.scala 116:9]
    reg REG_31 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_31) @[util.scala 114:74]
    node _T_37 = add(REG_31, io.counters[27].inc) @[util.scala 115:33]
    REG_31 <= _T_37 @[util.scala 116:9]
    reg REG_32 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_32) @[util.scala 114:74]
    node _T_38 = add(REG_32, io.counters[28].inc) @[util.scala 115:33]
    REG_32 <= _T_38 @[util.scala 116:9]
    reg REG_33 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_33) @[util.scala 114:74]
    node _T_39 = add(REG_33, io.counters[29].inc) @[util.scala 115:33]
    REG_33 <= _T_39 @[util.scala 116:9]
    reg REG_34 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_34) @[util.scala 114:74]
    node _T_40 = add(REG_34, io.counters[30].inc) @[util.scala 115:33]
    REG_34 <= _T_40 @[util.scala 116:9]
    reg REG_35 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_35) @[util.scala 114:74]
    node _T_41 = add(REG_35, io.counters[31].inc) @[util.scala 115:33]
    REG_35 <= _T_41 @[util.scala 116:9]
    reg REG_36 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_36) @[util.scala 114:74]
    node _T_42 = add(REG_36, io.counters[32].inc) @[util.scala 115:33]
    REG_36 <= _T_42 @[util.scala 116:9]
    reg REG_37 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_37) @[util.scala 114:74]
    node _T_43 = add(REG_37, io.counters[33].inc) @[util.scala 115:33]
    REG_37 <= _T_43 @[util.scala 116:9]
    reg REG_38 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_38) @[util.scala 114:74]
    node _T_44 = add(REG_38, io.counters[34].inc) @[util.scala 115:33]
    REG_38 <= _T_44 @[util.scala 116:9]
    reg REG_39 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_39) @[util.scala 114:74]
    node _T_45 = add(REG_39, io.counters[35].inc) @[util.scala 115:33]
    REG_39 <= _T_45 @[util.scala 116:9]
    reg REG_40 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_40) @[util.scala 114:74]
    node _T_46 = add(REG_40, io.counters[36].inc) @[util.scala 115:33]
    REG_40 <= _T_46 @[util.scala 116:9]
    reg REG_41 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_41) @[util.scala 114:74]
    node _T_47 = add(REG_41, io.counters[37].inc) @[util.scala 115:33]
    REG_41 <= _T_47 @[util.scala 116:9]
    reg REG_42 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_42) @[util.scala 114:74]
    node _T_48 = add(REG_42, io.counters[38].inc) @[util.scala 115:33]
    REG_42 <= _T_48 @[util.scala 116:9]
    reg REG_43 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_43) @[util.scala 114:74]
    node _T_49 = add(REG_43, io.counters[39].inc) @[util.scala 115:33]
    REG_43 <= _T_49 @[util.scala 116:9]
    reg REG_44 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_44) @[util.scala 114:74]
    node _T_50 = add(REG_44, io.counters[40].inc) @[util.scala 115:33]
    REG_44 <= _T_50 @[util.scala 116:9]
    reg REG_45 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_45) @[util.scala 114:74]
    node _T_51 = add(REG_45, io.counters[41].inc) @[util.scala 115:33]
    REG_45 <= _T_51 @[util.scala 116:9]
    reg REG_46 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_46) @[util.scala 114:74]
    node _T_52 = add(REG_46, io.counters[42].inc) @[util.scala 115:33]
    REG_46 <= _T_52 @[util.scala 116:9]
    reg REG_47 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_47) @[util.scala 114:74]
    node _T_53 = add(REG_47, io.counters[43].inc) @[util.scala 115:33]
    REG_47 <= _T_53 @[util.scala 116:9]
    reg REG_48 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_48) @[util.scala 114:74]
    node _T_54 = add(REG_48, io.counters[44].inc) @[util.scala 115:33]
    REG_48 <= _T_54 @[util.scala 116:9]
    reg REG_49 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_49) @[util.scala 114:74]
    node _T_55 = add(REG_49, io.counters[45].inc) @[util.scala 115:33]
    REG_49 <= _T_55 @[util.scala 116:9]
    reg REG_50 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_50) @[util.scala 114:74]
    node _T_56 = add(REG_50, io.counters[46].inc) @[util.scala 115:33]
    REG_50 <= _T_56 @[util.scala 116:9]
    reg REG_51 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_51) @[util.scala 114:74]
    node _T_57 = add(REG_51, io.counters[47].inc) @[util.scala 115:33]
    REG_51 <= _T_57 @[util.scala 116:9]
    reg REG_52 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_52) @[util.scala 114:74]
    node _T_58 = add(REG_52, io.counters[48].inc) @[util.scala 115:33]
    REG_52 <= _T_58 @[util.scala 116:9]
    reg REG_53 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_53) @[util.scala 114:74]
    node _T_59 = add(REG_53, io.counters[49].inc) @[util.scala 115:33]
    REG_53 <= _T_59 @[util.scala 116:9]
    reg REG_54 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_54) @[util.scala 114:74]
    node _T_60 = add(REG_54, io.counters[50].inc) @[util.scala 115:33]
    REG_54 <= _T_60 @[util.scala 116:9]
    reg REG_55 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_55) @[util.scala 114:74]
    node _T_61 = add(REG_55, io.counters[51].inc) @[util.scala 115:33]
    REG_55 <= _T_61 @[util.scala 116:9]
    reg REG_56 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_56) @[util.scala 114:74]
    node _T_62 = add(REG_56, io.counters[52].inc) @[util.scala 115:33]
    REG_56 <= _T_62 @[util.scala 116:9]
    reg REG_57 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_57) @[util.scala 114:74]
    node _T_63 = add(REG_57, io.counters[53].inc) @[util.scala 115:33]
    REG_57 <= _T_63 @[util.scala 116:9]
    reg REG_58 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_58) @[util.scala 114:74]
    node _T_64 = add(REG_58, io.counters[54].inc) @[util.scala 115:33]
    REG_58 <= _T_64 @[util.scala 116:9]
    reg REG_59 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_59) @[util.scala 114:74]
    node _T_65 = add(REG_59, io.counters[55].inc) @[util.scala 115:33]
    REG_59 <= _T_65 @[util.scala 116:9]
    reg REG_60 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_60) @[util.scala 114:74]
    node _T_66 = add(REG_60, io.counters[56].inc) @[util.scala 115:33]
    REG_60 <= _T_66 @[util.scala 116:9]
    reg REG_61 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_61) @[util.scala 114:74]
    node _T_67 = add(REG_61, io.counters[57].inc) @[util.scala 115:33]
    REG_61 <= _T_67 @[util.scala 116:9]
    reg REG_62 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_62) @[util.scala 114:74]
    node _T_68 = add(REG_62, io.counters[58].inc) @[util.scala 115:33]
    REG_62 <= _T_68 @[util.scala 116:9]
    reg REG_63 : UInt<40>, clock with :
      reset => (UInt<1>("h0"), REG_63) @[util.scala 114:74]
    node _T_69 = add(REG_63, io.counters[59].inc) @[util.scala 115:33]
    REG_63 <= _T_69 @[util.scala 116:9]
    wire new_prv : UInt
    new_prv <= reg_mstatus.prv
    reg_mstatus.prv <= new_prv @[csr.scala 185:19]
    reg reg_debug : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[csr.scala 187:26]
    reg reg_dpc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_dpc) @[csr.scala 188:20]
    reg reg_dscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_dscratch) @[csr.scala 189:25]
    reg reg_singleStepped : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_singleStepped) @[csr.scala 190:30]
    wire _WIRE_3 : { xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 191:41]
    _WIRE_3.prv <= UInt<2>("h0") @[csr.scala 191:41]
    _WIRE_3.step <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.zero1 <= UInt<2>("h0") @[csr.scala 191:41]
    _WIRE_3.debugint <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.cause <= UInt<3>("h0") @[csr.scala 191:41]
    _WIRE_3.stoptime <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.stopcycle <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.zero2 <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.ebreaku <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.ebreaks <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.ebreakh <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.ebreakm <= UInt<1>("h0") @[csr.scala 191:41]
    _WIRE_3.zero3 <= UInt<12>("h0") @[csr.scala 191:41]
    _WIRE_3.zero4 <= UInt<2>("h0") @[csr.scala 191:41]
    _WIRE_3.xdebugver <= UInt<2>("h0") @[csr.scala 191:41]
    wire reset_dcsr : { xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}
    reset_dcsr.prv <= _WIRE_3.prv
    reset_dcsr.step <= _WIRE_3.step
    reset_dcsr.zero1 <= _WIRE_3.zero1
    reset_dcsr.debugint <= _WIRE_3.debugint
    reset_dcsr.cause <= _WIRE_3.cause
    reset_dcsr.stoptime <= _WIRE_3.stoptime
    reset_dcsr.stopcycle <= _WIRE_3.stopcycle
    reset_dcsr.zero2 <= _WIRE_3.zero2
    reset_dcsr.ebreaku <= _WIRE_3.ebreaku
    reset_dcsr.ebreaks <= _WIRE_3.ebreaks
    reset_dcsr.ebreakh <= _WIRE_3.ebreakh
    reset_dcsr.ebreakm <= _WIRE_3.ebreakm
    reset_dcsr.zero3 <= _WIRE_3.zero3
    reset_dcsr.zero4 <= _WIRE_3.zero4
    reset_dcsr.xdebugver <= _WIRE_3.xdebugver
    reset_dcsr.xdebugver <= UInt<1>("h1") @[csr.scala 192:24]
    reset_dcsr.prv <= UInt<2>("h3") @[csr.scala 193:18]
    reg reg_dcsr : { xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}, clock with :
      reset => (reset, reset_dcsr) @[csr.scala 194:25]
    node system_insn = eq(io.rw.cmd, UInt<3>("h4")) @[csr.scala 196:31]
    node _T_70 = neq(io.rw.cmd, UInt<3>("h0")) @[csr.scala 197:27]
    node _T_71 = eq(system_insn, UInt<1>("h0")) @[csr.scala 197:40]
    node cpu_ren = and(_T_70, _T_71) @[csr.scala 197:37]
    node lo_lo_lo = cat(io.status.sie, io.status.uie) @[csr.scala 199:38]
    node lo_lo_hi_hi = cat(io.status.upie, io.status.mie) @[csr.scala 199:38]
    node lo_lo_hi = cat(lo_lo_hi_hi, io.status.hie) @[csr.scala 199:38]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[csr.scala 199:38]
    node lo_hi_lo_hi = cat(io.status.mpie, io.status.hpie) @[csr.scala 199:38]
    node lo_hi_lo = cat(lo_hi_lo_hi, io.status.spie) @[csr.scala 199:38]
    node lo_hi_hi_hi = cat(io.status.mpp, io.status.hpp) @[csr.scala 199:38]
    node lo_hi_hi = cat(lo_hi_hi_hi, io.status.spp) @[csr.scala 199:38]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[csr.scala 199:38]
    node lo = cat(lo_hi, lo_lo) @[csr.scala 199:38]
    node hi_lo_lo_hi = cat(io.status.mprv, io.status.xs) @[csr.scala 199:38]
    node hi_lo_lo = cat(hi_lo_lo_hi, io.status.fs) @[csr.scala 199:38]
    node hi_lo_hi_hi = cat(io.status.tvm, io.status.mxr) @[csr.scala 199:38]
    node hi_lo_hi = cat(hi_lo_hi_hi, io.status.sum) @[csr.scala 199:38]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[csr.scala 199:38]
    node hi_hi_lo_hi = cat(io.status.zero1, io.status.tsr) @[csr.scala 199:38]
    node hi_hi_lo = cat(hi_hi_lo_hi, io.status.tw) @[csr.scala 199:38]
    node hi_hi_hi_hi = cat(io.status.debug, io.status.prv) @[csr.scala 199:38]
    node hi_hi_hi = cat(hi_hi_hi_hi, io.status.sd) @[csr.scala 199:38]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[csr.scala 199:38]
    node hi = cat(hi_hi, hi_lo) @[csr.scala 199:38]
    node read_mstatus = cat(hi, lo) @[csr.scala 199:38]
    node lo_lo_lo_1 = cat(reg_mip.ssip, reg_mip.usip) @[csr.scala 215:31]
    node lo_lo_hi_1 = cat(reg_mip.msip, reg_mip.hsip) @[csr.scala 215:31]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[csr.scala 215:31]
    node lo_hi_lo_1 = cat(reg_mip.stip, reg_mip.utip) @[csr.scala 215:31]
    node lo_hi_hi_1 = cat(reg_mip.mtip, reg_mip.htip) @[csr.scala 215:31]
    node lo_hi_1 = cat(lo_hi_hi_1, lo_hi_lo_1) @[csr.scala 215:31]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[csr.scala 215:31]
    node hi_lo_lo_1 = cat(reg_mip.seip, reg_mip.ueip) @[csr.scala 215:31]
    node hi_lo_hi_1 = cat(reg_mip.meip, reg_mip.heip) @[csr.scala 215:31]
    node hi_lo_1 = cat(hi_lo_hi_1, hi_lo_lo_1) @[csr.scala 215:31]
    node hi_hi_lo_1 = cat(reg_mip.zero1, reg_mip.rocc) @[csr.scala 215:31]
    node hi_hi_hi_1 = cat(reg_mip.zero2, reg_mip.debug) @[csr.scala 215:31]
    node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[csr.scala 215:31]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[csr.scala 215:31]
    node _T_72 = cat(hi_1, lo_1) @[csr.scala 215:31]
    node lo_lo_lo_2 = cat(reg_mie.ssip, reg_mie.usip) @[csr.scala 216:31]
    node lo_lo_hi_2 = cat(reg_mie.msip, reg_mie.hsip) @[csr.scala 216:31]
    node lo_lo_2 = cat(lo_lo_hi_2, lo_lo_lo_2) @[csr.scala 216:31]
    node lo_hi_lo_2 = cat(reg_mie.stip, reg_mie.utip) @[csr.scala 216:31]
    node lo_hi_hi_2 = cat(reg_mie.mtip, reg_mie.htip) @[csr.scala 216:31]
    node lo_hi_2 = cat(lo_hi_hi_2, lo_hi_lo_2) @[csr.scala 216:31]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[csr.scala 216:31]
    node hi_lo_lo_2 = cat(reg_mie.seip, reg_mie.ueip) @[csr.scala 216:31]
    node hi_lo_hi_2 = cat(reg_mie.meip, reg_mie.heip) @[csr.scala 216:31]
    node hi_lo_2 = cat(hi_lo_hi_2, hi_lo_lo_2) @[csr.scala 216:31]
    node hi_hi_lo_2 = cat(reg_mie.zero1, reg_mie.rocc) @[csr.scala 216:31]
    node hi_hi_hi_2 = cat(reg_mie.zero2, reg_mie.debug) @[csr.scala 216:31]
    node hi_hi_2 = cat(hi_hi_hi_2, hi_hi_lo_2) @[csr.scala 216:31]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[csr.scala 216:31]
    node _T_73 = cat(hi_2, lo_2) @[csr.scala 216:31]
    node lo_lo_hi_3 = cat(reg_dcsr.zero1, reg_dcsr.step) @[csr.scala 222:27]
    node lo_lo_3 = cat(lo_lo_hi_3, reg_dcsr.prv) @[csr.scala 222:27]
    node lo_hi_lo_3 = cat(reg_dcsr.cause, reg_dcsr.debugint) @[csr.scala 222:27]
    node lo_hi_hi_3 = cat(reg_dcsr.stopcycle, reg_dcsr.stoptime) @[csr.scala 222:27]
    node lo_hi_3 = cat(lo_hi_hi_3, lo_hi_lo_3) @[csr.scala 222:27]
    node lo_3 = cat(lo_hi_3, lo_lo_3) @[csr.scala 222:27]
    node hi_lo_lo_3 = cat(reg_dcsr.ebreaku, reg_dcsr.zero2) @[csr.scala 222:27]
    node hi_lo_hi_3 = cat(reg_dcsr.ebreakh, reg_dcsr.ebreaks) @[csr.scala 222:27]
    node hi_lo_3 = cat(hi_lo_hi_3, hi_lo_lo_3) @[csr.scala 222:27]
    node hi_hi_lo_3 = cat(reg_dcsr.zero3, reg_dcsr.ebreakm) @[csr.scala 222:27]
    node hi_hi_hi_3 = cat(reg_dcsr.xdebugver, reg_dcsr.zero4) @[csr.scala 222:27]
    node hi_hi_3 = cat(hi_hi_hi_3, hi_hi_lo_3) @[csr.scala 222:27]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[csr.scala 222:27]
    node _T_74 = cat(hi_3, lo_3) @[csr.scala 222:27]
    node _T_75 = eq(io.decode.csr, UInt<12>("hb00")) @[csr.scala 259:76]
    node _T_76 = eq(io.decode.csr, UInt<12>("hb02")) @[csr.scala 259:76]
    node _T_77 = eq(io.decode.csr, UInt<12>("hf13")) @[csr.scala 259:76]
    node _T_78 = eq(io.decode.csr, UInt<12>("hf12")) @[csr.scala 259:76]
    node _T_79 = eq(io.decode.csr, UInt<12>("hf11")) @[csr.scala 259:76]
    node _T_80 = eq(io.decode.csr, UInt<10>("h301")) @[csr.scala 259:76]
    node _T_81 = eq(io.decode.csr, UInt<10>("h300")) @[csr.scala 259:76]
    node _T_82 = eq(io.decode.csr, UInt<10>("h305")) @[csr.scala 259:76]
    node _T_83 = eq(io.decode.csr, UInt<10>("h344")) @[csr.scala 259:76]
    node _T_84 = eq(io.decode.csr, UInt<10>("h304")) @[csr.scala 259:76]
    node _T_85 = eq(io.decode.csr, UInt<10>("h340")) @[csr.scala 259:76]
    node _T_86 = eq(io.decode.csr, UInt<10>("h341")) @[csr.scala 259:76]
    node _T_87 = eq(io.decode.csr, UInt<10>("h343")) @[csr.scala 259:76]
    node _T_88 = eq(io.decode.csr, UInt<10>("h342")) @[csr.scala 259:76]
    node _T_89 = eq(io.decode.csr, UInt<12>("hf14")) @[csr.scala 259:76]
    node _T_90 = eq(io.decode.csr, UInt<11>("h7b0")) @[csr.scala 259:76]
    node _T_91 = eq(io.decode.csr, UInt<11>("h7b1")) @[csr.scala 259:76]
    node _T_92 = eq(io.decode.csr, UInt<11>("h7b2")) @[csr.scala 259:76]
    node _T_93 = eq(io.decode.csr, UInt<10>("h302")) @[csr.scala 259:76]
    node _T_94 = eq(io.decode.csr, UInt<12>("hb03")) @[csr.scala 259:76]
    node _T_95 = eq(io.decode.csr, UInt<12>("hb83")) @[csr.scala 259:76]
    node _T_96 = eq(io.decode.csr, UInt<12>("hb04")) @[csr.scala 259:76]
    node _T_97 = eq(io.decode.csr, UInt<12>("hb84")) @[csr.scala 259:76]
    node _T_98 = eq(io.decode.csr, UInt<12>("hb05")) @[csr.scala 259:76]
    node _T_99 = eq(io.decode.csr, UInt<12>("hb85")) @[csr.scala 259:76]
    node _T_100 = eq(io.decode.csr, UInt<12>("hb06")) @[csr.scala 259:76]
    node _T_101 = eq(io.decode.csr, UInt<12>("hb86")) @[csr.scala 259:76]
    node _T_102 = eq(io.decode.csr, UInt<12>("hb07")) @[csr.scala 259:76]
    node _T_103 = eq(io.decode.csr, UInt<12>("hb87")) @[csr.scala 259:76]
    node _T_104 = eq(io.decode.csr, UInt<12>("hb08")) @[csr.scala 259:76]
    node _T_105 = eq(io.decode.csr, UInt<12>("hb88")) @[csr.scala 259:76]
    node _T_106 = eq(io.decode.csr, UInt<12>("hb09")) @[csr.scala 259:76]
    node _T_107 = eq(io.decode.csr, UInt<12>("hb89")) @[csr.scala 259:76]
    node _T_108 = eq(io.decode.csr, UInt<12>("hb0a")) @[csr.scala 259:76]
    node _T_109 = eq(io.decode.csr, UInt<12>("hb8a")) @[csr.scala 259:76]
    node _T_110 = eq(io.decode.csr, UInt<12>("hb0b")) @[csr.scala 259:76]
    node _T_111 = eq(io.decode.csr, UInt<12>("hb8b")) @[csr.scala 259:76]
    node _T_112 = eq(io.decode.csr, UInt<12>("hb0c")) @[csr.scala 259:76]
    node _T_113 = eq(io.decode.csr, UInt<12>("hb8c")) @[csr.scala 259:76]
    node _T_114 = eq(io.decode.csr, UInt<12>("hb0d")) @[csr.scala 259:76]
    node _T_115 = eq(io.decode.csr, UInt<12>("hb8d")) @[csr.scala 259:76]
    node _T_116 = eq(io.decode.csr, UInt<12>("hb0e")) @[csr.scala 259:76]
    node _T_117 = eq(io.decode.csr, UInt<12>("hb8e")) @[csr.scala 259:76]
    node _T_118 = eq(io.decode.csr, UInt<12>("hb0f")) @[csr.scala 259:76]
    node _T_119 = eq(io.decode.csr, UInt<12>("hb8f")) @[csr.scala 259:76]
    node _T_120 = eq(io.decode.csr, UInt<12>("hb10")) @[csr.scala 259:76]
    node _T_121 = eq(io.decode.csr, UInt<12>("hb90")) @[csr.scala 259:76]
    node _T_122 = eq(io.decode.csr, UInt<12>("hb11")) @[csr.scala 259:76]
    node _T_123 = eq(io.decode.csr, UInt<12>("hb91")) @[csr.scala 259:76]
    node _T_124 = eq(io.decode.csr, UInt<12>("hb12")) @[csr.scala 259:76]
    node _T_125 = eq(io.decode.csr, UInt<12>("hb92")) @[csr.scala 259:76]
    node _T_126 = eq(io.decode.csr, UInt<12>("hb13")) @[csr.scala 259:76]
    node _T_127 = eq(io.decode.csr, UInt<12>("hb93")) @[csr.scala 259:76]
    node _T_128 = eq(io.decode.csr, UInt<12>("hb14")) @[csr.scala 259:76]
    node _T_129 = eq(io.decode.csr, UInt<12>("hb94")) @[csr.scala 259:76]
    node _T_130 = eq(io.decode.csr, UInt<12>("hb15")) @[csr.scala 259:76]
    node _T_131 = eq(io.decode.csr, UInt<12>("hb95")) @[csr.scala 259:76]
    node _T_132 = eq(io.decode.csr, UInt<12>("hb16")) @[csr.scala 259:76]
    node _T_133 = eq(io.decode.csr, UInt<12>("hb96")) @[csr.scala 259:76]
    node _T_134 = eq(io.decode.csr, UInt<12>("hb17")) @[csr.scala 259:76]
    node _T_135 = eq(io.decode.csr, UInt<12>("hb97")) @[csr.scala 259:76]
    node _T_136 = eq(io.decode.csr, UInt<12>("hb18")) @[csr.scala 259:76]
    node _T_137 = eq(io.decode.csr, UInt<12>("hb98")) @[csr.scala 259:76]
    node _T_138 = eq(io.decode.csr, UInt<12>("hb19")) @[csr.scala 259:76]
    node _T_139 = eq(io.decode.csr, UInt<12>("hb99")) @[csr.scala 259:76]
    node _T_140 = eq(io.decode.csr, UInt<12>("hb1a")) @[csr.scala 259:76]
    node _T_141 = eq(io.decode.csr, UInt<12>("hb9a")) @[csr.scala 259:76]
    node _T_142 = eq(io.decode.csr, UInt<12>("hb1b")) @[csr.scala 259:76]
    node _T_143 = eq(io.decode.csr, UInt<12>("hb9b")) @[csr.scala 259:76]
    node _T_144 = eq(io.decode.csr, UInt<12>("hb1c")) @[csr.scala 259:76]
    node _T_145 = eq(io.decode.csr, UInt<12>("hb9c")) @[csr.scala 259:76]
    node _T_146 = eq(io.decode.csr, UInt<12>("hb1d")) @[csr.scala 259:76]
    node _T_147 = eq(io.decode.csr, UInt<12>("hb9d")) @[csr.scala 259:76]
    node _T_148 = eq(io.decode.csr, UInt<12>("hb1e")) @[csr.scala 259:76]
    node _T_149 = eq(io.decode.csr, UInt<12>("hb9e")) @[csr.scala 259:76]
    node _T_150 = eq(io.decode.csr, UInt<12>("hb1f")) @[csr.scala 259:76]
    node _T_151 = eq(io.decode.csr, UInt<12>("hb9f")) @[csr.scala 259:76]
    node _T_152 = eq(io.decode.csr, UInt<12>("hb20")) @[csr.scala 259:76]
    node _T_153 = eq(io.decode.csr, UInt<12>("hba0")) @[csr.scala 259:76]
    node _T_154 = eq(io.decode.csr, UInt<12>("hb21")) @[csr.scala 259:76]
    node _T_155 = eq(io.decode.csr, UInt<12>("hba1")) @[csr.scala 259:76]
    node _T_156 = eq(io.decode.csr, UInt<12>("hb22")) @[csr.scala 259:76]
    node _T_157 = eq(io.decode.csr, UInt<12>("hba2")) @[csr.scala 259:76]
    node _T_158 = eq(io.decode.csr, UInt<12>("hb80")) @[csr.scala 259:76]
    node _T_159 = eq(io.decode.csr, UInt<12>("hb82")) @[csr.scala 259:76]
    node _T_160 = bits(io.decode.csr, 9, 8) @[csr.scala 261:57]
    node priv_sufficient = geq(reg_mstatus.prv, _T_160) @[csr.scala 261:41]
    node _T_161 = bits(io.decode.csr, 11, 10) @[csr.scala 262:32]
    node read_only = andr(_T_161) @[csr.scala 262:40]
    node _T_162 = neq(io.rw.cmd, UInt<3>("h5")) @[csr.scala 263:38]
    node _T_163 = and(cpu_ren, _T_162) @[csr.scala 263:25]
    node cpu_wen = and(_T_163, priv_sufficient) @[csr.scala 263:48]
    node _T_164 = eq(read_only, UInt<1>("h0")) @[csr.scala 264:24]
    node wen = and(cpu_wen, _T_164) @[csr.scala 264:21]
    node _T_165 = eq(io.rw.cmd, UInt<3>("h2")) @[util.scala 25:47]
    node _T_166 = eq(io.rw.cmd, UInt<3>("h3")) @[util.scala 25:47]
    node _T_167 = or(_T_165, _T_166) @[util.scala 25:62]
    node _T_168 = mux(_T_167, io.rw.rdata, UInt<1>("h0")) @[csr.scala 394:9]
    node _T_169 = or(_T_168, io.rw.wdata) @[csr.scala 394:49]
    node _T_170 = eq(io.rw.cmd, UInt<3>("h3")) @[csr.scala 394:69]
    node _T_171 = mux(_T_170, io.rw.wdata, UInt<1>("h0")) @[csr.scala 394:64]
    node _T_172 = not(_T_171) @[csr.scala 394:60]
    node wdata = and(_T_169, _T_172) @[csr.scala 394:58]
    node _T_173 = bits(io.decode.csr, 2, 0) @[csr.scala 267:36]
    node opcode = dshl(UInt<1>("h1"), _T_173) @[csr.scala 267:20]
    node _T_174 = bits(opcode, 0, 0) @[csr.scala 268:40]
    node insn_call = and(system_insn, _T_174) @[csr.scala 268:31]
    node _T_175 = bits(opcode, 1, 1) @[csr.scala 269:41]
    node insn_break = and(system_insn, _T_175) @[csr.scala 269:32]
    node _T_176 = bits(opcode, 2, 2) @[csr.scala 270:39]
    node _T_177 = and(system_insn, _T_176) @[csr.scala 270:30]
    node insn_ret = and(_T_177, priv_sufficient) @[csr.scala 270:43]
    node _T_178 = bits(opcode, 5, 5) @[csr.scala 271:39]
    node _T_179 = and(system_insn, _T_178) @[csr.scala 271:30]
    node insn_wfi = and(_T_179, priv_sufficient) @[csr.scala 271:43]
    node _T_180 = bits(io.decode.csr, 9, 8) @[csr.scala 274:60]
    node _T_181 = lt(reg_mstatus.prv, _T_180) @[csr.scala 274:45]
    node _T_182 = eq(io.decode.csr, UInt<12>("hb00")) @[csr.scala 273:108]
    node _T_183 = eq(io.decode.csr, UInt<12>("hb02")) @[csr.scala 273:108]
    node _T_184 = eq(io.decode.csr, UInt<12>("hf13")) @[csr.scala 273:108]
    node _T_185 = eq(io.decode.csr, UInt<12>("hf12")) @[csr.scala 273:108]
    node _T_186 = eq(io.decode.csr, UInt<12>("hf11")) @[csr.scala 273:108]
    node _T_187 = eq(io.decode.csr, UInt<10>("h301")) @[csr.scala 273:108]
    node _T_188 = eq(io.decode.csr, UInt<10>("h300")) @[csr.scala 273:108]
    node _T_189 = eq(io.decode.csr, UInt<10>("h305")) @[csr.scala 273:108]
    node _T_190 = eq(io.decode.csr, UInt<10>("h344")) @[csr.scala 273:108]
    node _T_191 = eq(io.decode.csr, UInt<10>("h304")) @[csr.scala 273:108]
    node _T_192 = eq(io.decode.csr, UInt<10>("h340")) @[csr.scala 273:108]
    node _T_193 = eq(io.decode.csr, UInt<10>("h341")) @[csr.scala 273:108]
    node _T_194 = eq(io.decode.csr, UInt<10>("h343")) @[csr.scala 273:108]
    node _T_195 = eq(io.decode.csr, UInt<10>("h342")) @[csr.scala 273:108]
    node _T_196 = eq(io.decode.csr, UInt<12>("hf14")) @[csr.scala 273:108]
    node _T_197 = eq(io.decode.csr, UInt<11>("h7b0")) @[csr.scala 273:108]
    node _T_198 = eq(io.decode.csr, UInt<11>("h7b1")) @[csr.scala 273:108]
    node _T_199 = eq(io.decode.csr, UInt<11>("h7b2")) @[csr.scala 273:108]
    node _T_200 = eq(io.decode.csr, UInt<10>("h302")) @[csr.scala 273:108]
    node _T_201 = eq(io.decode.csr, UInt<12>("hb03")) @[csr.scala 273:108]
    node _T_202 = eq(io.decode.csr, UInt<12>("hb83")) @[csr.scala 273:108]
    node _T_203 = eq(io.decode.csr, UInt<12>("hb04")) @[csr.scala 273:108]
    node _T_204 = eq(io.decode.csr, UInt<12>("hb84")) @[csr.scala 273:108]
    node _T_205 = eq(io.decode.csr, UInt<12>("hb05")) @[csr.scala 273:108]
    node _T_206 = eq(io.decode.csr, UInt<12>("hb85")) @[csr.scala 273:108]
    node _T_207 = eq(io.decode.csr, UInt<12>("hb06")) @[csr.scala 273:108]
    node _T_208 = eq(io.decode.csr, UInt<12>("hb86")) @[csr.scala 273:108]
    node _T_209 = eq(io.decode.csr, UInt<12>("hb07")) @[csr.scala 273:108]
    node _T_210 = eq(io.decode.csr, UInt<12>("hb87")) @[csr.scala 273:108]
    node _T_211 = eq(io.decode.csr, UInt<12>("hb08")) @[csr.scala 273:108]
    node _T_212 = eq(io.decode.csr, UInt<12>("hb88")) @[csr.scala 273:108]
    node _T_213 = eq(io.decode.csr, UInt<12>("hb09")) @[csr.scala 273:108]
    node _T_214 = eq(io.decode.csr, UInt<12>("hb89")) @[csr.scala 273:108]
    node _T_215 = eq(io.decode.csr, UInt<12>("hb0a")) @[csr.scala 273:108]
    node _T_216 = eq(io.decode.csr, UInt<12>("hb8a")) @[csr.scala 273:108]
    node _T_217 = eq(io.decode.csr, UInt<12>("hb0b")) @[csr.scala 273:108]
    node _T_218 = eq(io.decode.csr, UInt<12>("hb8b")) @[csr.scala 273:108]
    node _T_219 = eq(io.decode.csr, UInt<12>("hb0c")) @[csr.scala 273:108]
    node _T_220 = eq(io.decode.csr, UInt<12>("hb8c")) @[csr.scala 273:108]
    node _T_221 = eq(io.decode.csr, UInt<12>("hb0d")) @[csr.scala 273:108]
    node _T_222 = eq(io.decode.csr, UInt<12>("hb8d")) @[csr.scala 273:108]
    node _T_223 = eq(io.decode.csr, UInt<12>("hb0e")) @[csr.scala 273:108]
    node _T_224 = eq(io.decode.csr, UInt<12>("hb8e")) @[csr.scala 273:108]
    node _T_225 = eq(io.decode.csr, UInt<12>("hb0f")) @[csr.scala 273:108]
    node _T_226 = eq(io.decode.csr, UInt<12>("hb8f")) @[csr.scala 273:108]
    node _T_227 = eq(io.decode.csr, UInt<12>("hb10")) @[csr.scala 273:108]
    node _T_228 = eq(io.decode.csr, UInt<12>("hb90")) @[csr.scala 273:108]
    node _T_229 = eq(io.decode.csr, UInt<12>("hb11")) @[csr.scala 273:108]
    node _T_230 = eq(io.decode.csr, UInt<12>("hb91")) @[csr.scala 273:108]
    node _T_231 = eq(io.decode.csr, UInt<12>("hb12")) @[csr.scala 273:108]
    node _T_232 = eq(io.decode.csr, UInt<12>("hb92")) @[csr.scala 273:108]
    node _T_233 = eq(io.decode.csr, UInt<12>("hb13")) @[csr.scala 273:108]
    node _T_234 = eq(io.decode.csr, UInt<12>("hb93")) @[csr.scala 273:108]
    node _T_235 = eq(io.decode.csr, UInt<12>("hb14")) @[csr.scala 273:108]
    node _T_236 = eq(io.decode.csr, UInt<12>("hb94")) @[csr.scala 273:108]
    node _T_237 = eq(io.decode.csr, UInt<12>("hb15")) @[csr.scala 273:108]
    node _T_238 = eq(io.decode.csr, UInt<12>("hb95")) @[csr.scala 273:108]
    node _T_239 = eq(io.decode.csr, UInt<12>("hb16")) @[csr.scala 273:108]
    node _T_240 = eq(io.decode.csr, UInt<12>("hb96")) @[csr.scala 273:108]
    node _T_241 = eq(io.decode.csr, UInt<12>("hb17")) @[csr.scala 273:108]
    node _T_242 = eq(io.decode.csr, UInt<12>("hb97")) @[csr.scala 273:108]
    node _T_243 = eq(io.decode.csr, UInt<12>("hb18")) @[csr.scala 273:108]
    node _T_244 = eq(io.decode.csr, UInt<12>("hb98")) @[csr.scala 273:108]
    node _T_245 = eq(io.decode.csr, UInt<12>("hb19")) @[csr.scala 273:108]
    node _T_246 = eq(io.decode.csr, UInt<12>("hb99")) @[csr.scala 273:108]
    node _T_247 = eq(io.decode.csr, UInt<12>("hb1a")) @[csr.scala 273:108]
    node _T_248 = eq(io.decode.csr, UInt<12>("hb9a")) @[csr.scala 273:108]
    node _T_249 = eq(io.decode.csr, UInt<12>("hb1b")) @[csr.scala 273:108]
    node _T_250 = eq(io.decode.csr, UInt<12>("hb9b")) @[csr.scala 273:108]
    node _T_251 = eq(io.decode.csr, UInt<12>("hb1c")) @[csr.scala 273:108]
    node _T_252 = eq(io.decode.csr, UInt<12>("hb9c")) @[csr.scala 273:108]
    node _T_253 = eq(io.decode.csr, UInt<12>("hb1d")) @[csr.scala 273:108]
    node _T_254 = eq(io.decode.csr, UInt<12>("hb9d")) @[csr.scala 273:108]
    node _T_255 = eq(io.decode.csr, UInt<12>("hb1e")) @[csr.scala 273:108]
    node _T_256 = eq(io.decode.csr, UInt<12>("hb9e")) @[csr.scala 273:108]
    node _T_257 = eq(io.decode.csr, UInt<12>("hb1f")) @[csr.scala 273:108]
    node _T_258 = eq(io.decode.csr, UInt<12>("hb9f")) @[csr.scala 273:108]
    node _T_259 = eq(io.decode.csr, UInt<12>("hb20")) @[csr.scala 273:108]
    node _T_260 = eq(io.decode.csr, UInt<12>("hba0")) @[csr.scala 273:108]
    node _T_261 = eq(io.decode.csr, UInt<12>("hb21")) @[csr.scala 273:108]
    node _T_262 = eq(io.decode.csr, UInt<12>("hba1")) @[csr.scala 273:108]
    node _T_263 = eq(io.decode.csr, UInt<12>("hb22")) @[csr.scala 273:108]
    node _T_264 = eq(io.decode.csr, UInt<12>("hba2")) @[csr.scala 273:108]
    node _T_265 = eq(io.decode.csr, UInt<12>("hb80")) @[csr.scala 273:108]
    node _T_266 = eq(io.decode.csr, UInt<12>("hb82")) @[csr.scala 273:108]
    node _T_267 = or(_T_182, _T_183) @[csr.scala 273:124]
    node _T_268 = or(_T_267, _T_184) @[csr.scala 273:124]
    node _T_269 = or(_T_268, _T_185) @[csr.scala 273:124]
    node _T_270 = or(_T_269, _T_186) @[csr.scala 273:124]
    node _T_271 = or(_T_270, _T_187) @[csr.scala 273:124]
    node _T_272 = or(_T_271, _T_188) @[csr.scala 273:124]
    node _T_273 = or(_T_272, _T_189) @[csr.scala 273:124]
    node _T_274 = or(_T_273, _T_190) @[csr.scala 273:124]
    node _T_275 = or(_T_274, _T_191) @[csr.scala 273:124]
    node _T_276 = or(_T_275, _T_192) @[csr.scala 273:124]
    node _T_277 = or(_T_276, _T_193) @[csr.scala 273:124]
    node _T_278 = or(_T_277, _T_194) @[csr.scala 273:124]
    node _T_279 = or(_T_278, _T_195) @[csr.scala 273:124]
    node _T_280 = or(_T_279, _T_196) @[csr.scala 273:124]
    node _T_281 = or(_T_280, _T_197) @[csr.scala 273:124]
    node _T_282 = or(_T_281, _T_198) @[csr.scala 273:124]
    node _T_283 = or(_T_282, _T_199) @[csr.scala 273:124]
    node _T_284 = or(_T_283, _T_200) @[csr.scala 273:124]
    node _T_285 = or(_T_284, _T_201) @[csr.scala 273:124]
    node _T_286 = or(_T_285, _T_202) @[csr.scala 273:124]
    node _T_287 = or(_T_286, _T_203) @[csr.scala 273:124]
    node _T_288 = or(_T_287, _T_204) @[csr.scala 273:124]
    node _T_289 = or(_T_288, _T_205) @[csr.scala 273:124]
    node _T_290 = or(_T_289, _T_206) @[csr.scala 273:124]
    node _T_291 = or(_T_290, _T_207) @[csr.scala 273:124]
    node _T_292 = or(_T_291, _T_208) @[csr.scala 273:124]
    node _T_293 = or(_T_292, _T_209) @[csr.scala 273:124]
    node _T_294 = or(_T_293, _T_210) @[csr.scala 273:124]
    node _T_295 = or(_T_294, _T_211) @[csr.scala 273:124]
    node _T_296 = or(_T_295, _T_212) @[csr.scala 273:124]
    node _T_297 = or(_T_296, _T_213) @[csr.scala 273:124]
    node _T_298 = or(_T_297, _T_214) @[csr.scala 273:124]
    node _T_299 = or(_T_298, _T_215) @[csr.scala 273:124]
    node _T_300 = or(_T_299, _T_216) @[csr.scala 273:124]
    node _T_301 = or(_T_300, _T_217) @[csr.scala 273:124]
    node _T_302 = or(_T_301, _T_218) @[csr.scala 273:124]
    node _T_303 = or(_T_302, _T_219) @[csr.scala 273:124]
    node _T_304 = or(_T_303, _T_220) @[csr.scala 273:124]
    node _T_305 = or(_T_304, _T_221) @[csr.scala 273:124]
    node _T_306 = or(_T_305, _T_222) @[csr.scala 273:124]
    node _T_307 = or(_T_306, _T_223) @[csr.scala 273:124]
    node _T_308 = or(_T_307, _T_224) @[csr.scala 273:124]
    node _T_309 = or(_T_308, _T_225) @[csr.scala 273:124]
    node _T_310 = or(_T_309, _T_226) @[csr.scala 273:124]
    node _T_311 = or(_T_310, _T_227) @[csr.scala 273:124]
    node _T_312 = or(_T_311, _T_228) @[csr.scala 273:124]
    node _T_313 = or(_T_312, _T_229) @[csr.scala 273:124]
    node _T_314 = or(_T_313, _T_230) @[csr.scala 273:124]
    node _T_315 = or(_T_314, _T_231) @[csr.scala 273:124]
    node _T_316 = or(_T_315, _T_232) @[csr.scala 273:124]
    node _T_317 = or(_T_316, _T_233) @[csr.scala 273:124]
    node _T_318 = or(_T_317, _T_234) @[csr.scala 273:124]
    node _T_319 = or(_T_318, _T_235) @[csr.scala 273:124]
    node _T_320 = or(_T_319, _T_236) @[csr.scala 273:124]
    node _T_321 = or(_T_320, _T_237) @[csr.scala 273:124]
    node _T_322 = or(_T_321, _T_238) @[csr.scala 273:124]
    node _T_323 = or(_T_322, _T_239) @[csr.scala 273:124]
    node _T_324 = or(_T_323, _T_240) @[csr.scala 273:124]
    node _T_325 = or(_T_324, _T_241) @[csr.scala 273:124]
    node _T_326 = or(_T_325, _T_242) @[csr.scala 273:124]
    node _T_327 = or(_T_326, _T_243) @[csr.scala 273:124]
    node _T_328 = or(_T_327, _T_244) @[csr.scala 273:124]
    node _T_329 = or(_T_328, _T_245) @[csr.scala 273:124]
    node _T_330 = or(_T_329, _T_246) @[csr.scala 273:124]
    node _T_331 = or(_T_330, _T_247) @[csr.scala 273:124]
    node _T_332 = or(_T_331, _T_248) @[csr.scala 273:124]
    node _T_333 = or(_T_332, _T_249) @[csr.scala 273:124]
    node _T_334 = or(_T_333, _T_250) @[csr.scala 273:124]
    node _T_335 = or(_T_334, _T_251) @[csr.scala 273:124]
    node _T_336 = or(_T_335, _T_252) @[csr.scala 273:124]
    node _T_337 = or(_T_336, _T_253) @[csr.scala 273:124]
    node _T_338 = or(_T_337, _T_254) @[csr.scala 273:124]
    node _T_339 = or(_T_338, _T_255) @[csr.scala 273:124]
    node _T_340 = or(_T_339, _T_256) @[csr.scala 273:124]
    node _T_341 = or(_T_340, _T_257) @[csr.scala 273:124]
    node _T_342 = or(_T_341, _T_258) @[csr.scala 273:124]
    node _T_343 = or(_T_342, _T_259) @[csr.scala 273:124]
    node _T_344 = or(_T_343, _T_260) @[csr.scala 273:124]
    node _T_345 = or(_T_344, _T_261) @[csr.scala 273:124]
    node _T_346 = or(_T_345, _T_262) @[csr.scala 273:124]
    node _T_347 = or(_T_346, _T_263) @[csr.scala 273:124]
    node _T_348 = or(_T_347, _T_264) @[csr.scala 273:124]
    node _T_349 = or(_T_348, _T_265) @[csr.scala 273:124]
    node _T_350 = or(_T_349, _T_266) @[csr.scala 273:124]
    node _T_351 = eq(_T_350, UInt<1>("h0")) @[csr.scala 274:69]
    node _T_352 = or(_T_181, _T_351) @[csr.scala 274:66]
    node _T_353 = geq(io.decode.csr, UInt<12>("hc00")) @[util.scala 48:47]
    node _T_354 = lt(io.decode.csr, UInt<12>("hc20")) @[util.scala 48:60]
    node _T_355 = and(_T_353, _T_354) @[util.scala 48:55]
    node _T_356 = geq(io.decode.csr, UInt<12>("hc80")) @[util.scala 48:47]
    node _T_357 = lt(io.decode.csr, UInt<12>("hca0")) @[util.scala 48:60]
    node _T_358 = and(_T_356, _T_357) @[util.scala 48:55]
    node _T_359 = or(_T_355, _T_358) @[csr.scala 275:67]
    node _T_360 = or(_T_352, _T_359) @[csr.scala 274:94]
    node _T_361 = eq(reg_debug, UInt<1>("h0")) @[csr.scala 276:5]
    node _T_362 = or(_T_360, _T_361) @[csr.scala 275:134]
    io.decode.read_illegal <= _T_362 @[csr.scala 274:26]
    node _T_363 = bits(io.decode.csr, 11, 10) @[csr.scala 277:43]
    node _T_364 = andr(_T_363) @[csr.scala 277:51]
    io.decode.write_illegal <= _T_364 @[csr.scala 277:27]
    node _T_365 = bits(io.decode.csr, 9, 8) @[csr.scala 278:62]
    node _T_366 = lt(reg_mstatus.prv, _T_365) @[csr.scala 278:47]
    io.decode.system_illegal <= _T_366 @[csr.scala 278:28]
    io.status.uie <= reg_mstatus.uie @[csr.scala 280:13]
    io.status.sie <= reg_mstatus.sie @[csr.scala 280:13]
    io.status.hie <= reg_mstatus.hie @[csr.scala 280:13]
    io.status.mie <= reg_mstatus.mie @[csr.scala 280:13]
    io.status.upie <= reg_mstatus.upie @[csr.scala 280:13]
    io.status.spie <= reg_mstatus.spie @[csr.scala 280:13]
    io.status.hpie <= reg_mstatus.hpie @[csr.scala 280:13]
    io.status.mpie <= reg_mstatus.mpie @[csr.scala 280:13]
    io.status.spp <= reg_mstatus.spp @[csr.scala 280:13]
    io.status.hpp <= reg_mstatus.hpp @[csr.scala 280:13]
    io.status.mpp <= reg_mstatus.mpp @[csr.scala 280:13]
    io.status.fs <= reg_mstatus.fs @[csr.scala 280:13]
    io.status.xs <= reg_mstatus.xs @[csr.scala 280:13]
    io.status.mprv <= reg_mstatus.mprv @[csr.scala 280:13]
    io.status.sum <= reg_mstatus.sum @[csr.scala 280:13]
    io.status.mxr <= reg_mstatus.mxr @[csr.scala 280:13]
    io.status.tvm <= reg_mstatus.tvm @[csr.scala 280:13]
    io.status.tw <= reg_mstatus.tw @[csr.scala 280:13]
    io.status.tsr <= reg_mstatus.tsr @[csr.scala 280:13]
    io.status.zero1 <= reg_mstatus.zero1 @[csr.scala 280:13]
    io.status.sd <= reg_mstatus.sd @[csr.scala 280:13]
    io.status.prv <= reg_mstatus.prv @[csr.scala 280:13]
    io.status.debug <= reg_mstatus.debug @[csr.scala 280:13]
    node _T_367 = or(insn_call, insn_break) @[csr.scala 282:24]
    node _T_368 = or(_T_367, insn_ret) @[csr.scala 282:38]
    io.eret <= _T_368 @[csr.scala 282:11]
    when io.exception : @[csr.scala 286:23]
      reg_mcause <= UInt<2>("h2") @[csr.scala 287:16]
    node _T_369 = add(insn_ret, io.exception) @[Bitwise.scala 47:55]
    node _T_370 = bits(_T_369, 1, 0) @[Bitwise.scala 47:55]
    node _T_371 = leq(_T_370, UInt<1>("h1")) @[csr.scala 290:52]
    node _T_372 = asUInt(reset) @[csr.scala 290:9]
    node _T_373 = or(_T_371, _T_372) @[csr.scala 290:9]
    node _T_374 = eq(_T_373, UInt<1>("h0")) @[csr.scala 290:9]
    when _T_374 : @[csr.scala 290:9]
      printf(clock, UInt<1>("h1"), "Assertion failed: these conditions must be mutually exclusive\n    at csr.scala:290 assert(PopCount(insn_ret :: io.exception :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n") @[csr.scala 290:9]
      stop(clock, UInt<1>("h1"), 1) @[csr.scala 290:9]
    node _T_375 = geq(_T_4, reg_mtimecmp) @[csr.scala 292:19]
    when _T_375 : @[csr.scala 292:36]
      reg_mip.mtip <= UInt<1>("h1") @[csr.scala 293:20]
    io.evec <= UInt<32>("h80000004") @[csr.scala 298:11]
    node _T_376 = bits(io.decode.csr, 10, 10) @[csr.scala 301:33]
    node _T_377 = and(insn_ret, _T_376) @[csr.scala 301:17]
    when _T_377 : @[csr.scala 301:38]
      new_prv <= reg_dcsr.prv @[csr.scala 302:13]
      reg_debug <= UInt<1>("h0") @[csr.scala 303:15]
      io.evec <= reg_dpc @[csr.scala 304:13]
    node _T_378 = bits(io.decode.csr, 10, 10) @[csr.scala 308:35]
    node _T_379 = eq(_T_378, UInt<1>("h0")) @[csr.scala 308:21]
    node _T_380 = and(insn_ret, _T_379) @[csr.scala 308:18]
    when _T_380 : @[csr.scala 308:41]
      reg_mstatus.mie <= reg_mstatus.mpie @[csr.scala 309:21]
      reg_mstatus.mpie <= UInt<1>("h1") @[csr.scala 310:22]
      new_prv <= reg_mstatus.mpp @[csr.scala 311:13]
      io.evec <= reg_mepc @[csr.scala 312:13]
    when insn_call : @[csr.scala 316:18]
      node _T_381 = add(reg_mstatus.prv, UInt<4>("h8")) @[csr.scala 317:35]
      node _T_382 = tail(_T_381, 1) @[csr.scala 317:35]
      reg_mcause <= _T_382 @[csr.scala 317:16]
    when insn_break : @[csr.scala 321:19]
      reg_mcause <= UInt<2>("h3") @[csr.scala 322:16]
    node _T_383 = or(io.exception, insn_call) @[csr.scala 325:22]
    node _T_384 = or(_T_383, insn_break) @[csr.scala 325:35]
    when _T_384 : @[csr.scala 325:50]
      reg_mepc <= io.pc @[csr.scala 326:14]
    io.time <= _T_4 @[csr.scala 329:11]
    io.csr_stall <= reg_wfi @[csr.scala 330:16]
    node _T_385 = mux(_T_75, _T_4, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_386 = mux(_T_76, _T_9, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_387 = mux(_T_77, UInt<16>("h8000"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_388 = mux(_T_78, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_389 = mux(_T_79, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_390 = mux(_T_80, UInt<9>("h100"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_391 = mux(_T_81, read_mstatus, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_392 = mux(_T_82, UInt<9>("h100"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_393 = mux(_T_83, _T_72, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_394 = mux(_T_84, _T_73, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_395 = mux(_T_85, reg_mscratch, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_396 = mux(_T_86, reg_mepc, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_397 = mux(_T_87, reg_mtval, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_398 = mux(_T_88, reg_mcause, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_399 = mux(_T_89, io.hartid, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_400 = mux(_T_90, _T_74, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_401 = mux(_T_91, reg_dpc, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_402 = mux(_T_92, reg_dscratch, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_403 = mux(_T_93, reg_medeleg, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_404 = mux(_T_94, REG_4, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_405 = mux(_T_95, REG_4, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_406 = mux(_T_96, REG_5, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_407 = mux(_T_97, REG_5, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_408 = mux(_T_98, REG_6, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_409 = mux(_T_99, REG_6, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_410 = mux(_T_100, REG_7, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_411 = mux(_T_101, REG_7, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_412 = mux(_T_102, REG_8, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_413 = mux(_T_103, REG_8, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_414 = mux(_T_104, REG_9, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_415 = mux(_T_105, REG_9, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_416 = mux(_T_106, REG_10, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_417 = mux(_T_107, REG_10, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_418 = mux(_T_108, REG_11, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_419 = mux(_T_109, REG_11, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_420 = mux(_T_110, REG_12, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_421 = mux(_T_111, REG_12, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_422 = mux(_T_112, REG_13, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_423 = mux(_T_113, REG_13, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_424 = mux(_T_114, REG_14, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_425 = mux(_T_115, REG_14, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_426 = mux(_T_116, REG_15, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_427 = mux(_T_117, REG_15, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_428 = mux(_T_118, REG_16, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_429 = mux(_T_119, REG_16, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_430 = mux(_T_120, REG_17, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_431 = mux(_T_121, REG_17, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_432 = mux(_T_122, REG_18, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_433 = mux(_T_123, REG_18, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_434 = mux(_T_124, REG_19, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_435 = mux(_T_125, REG_19, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_436 = mux(_T_126, REG_20, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_437 = mux(_T_127, REG_20, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_438 = mux(_T_128, REG_21, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_439 = mux(_T_129, REG_21, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_440 = mux(_T_130, REG_22, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_441 = mux(_T_131, REG_22, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_442 = mux(_T_132, REG_23, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_443 = mux(_T_133, REG_23, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_444 = mux(_T_134, REG_24, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_445 = mux(_T_135, REG_24, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_446 = mux(_T_136, REG_25, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_447 = mux(_T_137, REG_25, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_448 = mux(_T_138, REG_26, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_449 = mux(_T_139, REG_26, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_450 = mux(_T_140, REG_27, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_451 = mux(_T_141, REG_27, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_452 = mux(_T_142, REG_28, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_453 = mux(_T_143, REG_28, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_454 = mux(_T_144, REG_29, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_455 = mux(_T_145, REG_29, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_456 = mux(_T_146, REG_30, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_457 = mux(_T_147, REG_30, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_458 = mux(_T_148, REG_31, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_459 = mux(_T_149, REG_31, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_460 = mux(_T_150, REG_32, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_461 = mux(_T_151, REG_32, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_462 = mux(_T_152, REG_33, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_463 = mux(_T_153, REG_33, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_464 = mux(_T_154, REG_34, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_465 = mux(_T_155, REG_34, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_466 = mux(_T_156, REG_35, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_467 = mux(_T_157, REG_35, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_468 = mux(_T_158, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_469 = mux(_T_159, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_470 = or(_T_385, _T_386) @[Mux.scala 27:72]
    node _T_471 = or(_T_470, _T_387) @[Mux.scala 27:72]
    node _T_472 = or(_T_471, _T_388) @[Mux.scala 27:72]
    node _T_473 = or(_T_472, _T_389) @[Mux.scala 27:72]
    node _T_474 = or(_T_473, _T_390) @[Mux.scala 27:72]
    node _T_475 = or(_T_474, _T_391) @[Mux.scala 27:72]
    node _T_476 = or(_T_475, _T_392) @[Mux.scala 27:72]
    node _T_477 = or(_T_476, _T_393) @[Mux.scala 27:72]
    node _T_478 = or(_T_477, _T_394) @[Mux.scala 27:72]
    node _T_479 = or(_T_478, _T_395) @[Mux.scala 27:72]
    node _T_480 = or(_T_479, _T_396) @[Mux.scala 27:72]
    node _T_481 = or(_T_480, _T_397) @[Mux.scala 27:72]
    node _T_482 = or(_T_481, _T_398) @[Mux.scala 27:72]
    node _T_483 = or(_T_482, _T_399) @[Mux.scala 27:72]
    node _T_484 = or(_T_483, _T_400) @[Mux.scala 27:72]
    node _T_485 = or(_T_484, _T_401) @[Mux.scala 27:72]
    node _T_486 = or(_T_485, _T_402) @[Mux.scala 27:72]
    node _T_487 = or(_T_486, _T_403) @[Mux.scala 27:72]
    node _T_488 = or(_T_487, _T_404) @[Mux.scala 27:72]
    node _T_489 = or(_T_488, _T_405) @[Mux.scala 27:72]
    node _T_490 = or(_T_489, _T_406) @[Mux.scala 27:72]
    node _T_491 = or(_T_490, _T_407) @[Mux.scala 27:72]
    node _T_492 = or(_T_491, _T_408) @[Mux.scala 27:72]
    node _T_493 = or(_T_492, _T_409) @[Mux.scala 27:72]
    node _T_494 = or(_T_493, _T_410) @[Mux.scala 27:72]
    node _T_495 = or(_T_494, _T_411) @[Mux.scala 27:72]
    node _T_496 = or(_T_495, _T_412) @[Mux.scala 27:72]
    node _T_497 = or(_T_496, _T_413) @[Mux.scala 27:72]
    node _T_498 = or(_T_497, _T_414) @[Mux.scala 27:72]
    node _T_499 = or(_T_498, _T_415) @[Mux.scala 27:72]
    node _T_500 = or(_T_499, _T_416) @[Mux.scala 27:72]
    node _T_501 = or(_T_500, _T_417) @[Mux.scala 27:72]
    node _T_502 = or(_T_501, _T_418) @[Mux.scala 27:72]
    node _T_503 = or(_T_502, _T_419) @[Mux.scala 27:72]
    node _T_504 = or(_T_503, _T_420) @[Mux.scala 27:72]
    node _T_505 = or(_T_504, _T_421) @[Mux.scala 27:72]
    node _T_506 = or(_T_505, _T_422) @[Mux.scala 27:72]
    node _T_507 = or(_T_506, _T_423) @[Mux.scala 27:72]
    node _T_508 = or(_T_507, _T_424) @[Mux.scala 27:72]
    node _T_509 = or(_T_508, _T_425) @[Mux.scala 27:72]
    node _T_510 = or(_T_509, _T_426) @[Mux.scala 27:72]
    node _T_511 = or(_T_510, _T_427) @[Mux.scala 27:72]
    node _T_512 = or(_T_511, _T_428) @[Mux.scala 27:72]
    node _T_513 = or(_T_512, _T_429) @[Mux.scala 27:72]
    node _T_514 = or(_T_513, _T_430) @[Mux.scala 27:72]
    node _T_515 = or(_T_514, _T_431) @[Mux.scala 27:72]
    node _T_516 = or(_T_515, _T_432) @[Mux.scala 27:72]
    node _T_517 = or(_T_516, _T_433) @[Mux.scala 27:72]
    node _T_518 = or(_T_517, _T_434) @[Mux.scala 27:72]
    node _T_519 = or(_T_518, _T_435) @[Mux.scala 27:72]
    node _T_520 = or(_T_519, _T_436) @[Mux.scala 27:72]
    node _T_521 = or(_T_520, _T_437) @[Mux.scala 27:72]
    node _T_522 = or(_T_521, _T_438) @[Mux.scala 27:72]
    node _T_523 = or(_T_522, _T_439) @[Mux.scala 27:72]
    node _T_524 = or(_T_523, _T_440) @[Mux.scala 27:72]
    node _T_525 = or(_T_524, _T_441) @[Mux.scala 27:72]
    node _T_526 = or(_T_525, _T_442) @[Mux.scala 27:72]
    node _T_527 = or(_T_526, _T_443) @[Mux.scala 27:72]
    node _T_528 = or(_T_527, _T_444) @[Mux.scala 27:72]
    node _T_529 = or(_T_528, _T_445) @[Mux.scala 27:72]
    node _T_530 = or(_T_529, _T_446) @[Mux.scala 27:72]
    node _T_531 = or(_T_530, _T_447) @[Mux.scala 27:72]
    node _T_532 = or(_T_531, _T_448) @[Mux.scala 27:72]
    node _T_533 = or(_T_532, _T_449) @[Mux.scala 27:72]
    node _T_534 = or(_T_533, _T_450) @[Mux.scala 27:72]
    node _T_535 = or(_T_534, _T_451) @[Mux.scala 27:72]
    node _T_536 = or(_T_535, _T_452) @[Mux.scala 27:72]
    node _T_537 = or(_T_536, _T_453) @[Mux.scala 27:72]
    node _T_538 = or(_T_537, _T_454) @[Mux.scala 27:72]
    node _T_539 = or(_T_538, _T_455) @[Mux.scala 27:72]
    node _T_540 = or(_T_539, _T_456) @[Mux.scala 27:72]
    node _T_541 = or(_T_540, _T_457) @[Mux.scala 27:72]
    node _T_542 = or(_T_541, _T_458) @[Mux.scala 27:72]
    node _T_543 = or(_T_542, _T_459) @[Mux.scala 27:72]
    node _T_544 = or(_T_543, _T_460) @[Mux.scala 27:72]
    node _T_545 = or(_T_544, _T_461) @[Mux.scala 27:72]
    node _T_546 = or(_T_545, _T_462) @[Mux.scala 27:72]
    node _T_547 = or(_T_546, _T_463) @[Mux.scala 27:72]
    node _T_548 = or(_T_547, _T_464) @[Mux.scala 27:72]
    node _T_549 = or(_T_548, _T_465) @[Mux.scala 27:72]
    node _T_550 = or(_T_549, _T_466) @[Mux.scala 27:72]
    node _T_551 = or(_T_550, _T_467) @[Mux.scala 27:72]
    node _T_552 = or(_T_551, _T_468) @[Mux.scala 27:72]
    node _T_553 = or(_T_552, _T_469) @[Mux.scala 27:72]
    wire _WIRE_4 : UInt<64> @[Mux.scala 27:72]
    _WIRE_4 <= _T_553 @[Mux.scala 27:72]
    io.rw.rdata <= _WIRE_4 @[csr.scala 333:15]
    when wen : @[csr.scala 335:14]
      when _T_90 : @[csr.scala 337:36]
        wire _WIRE_5 : { xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 338:38]
        wire _WIRE_6 : UInt<32>
        _WIRE_6 <= wdata
        node _T_554 = bits(_WIRE_6, 1, 0) @[csr.scala 338:38]
        _WIRE_5.prv <= _T_554 @[csr.scala 338:38]
        node _T_555 = bits(_WIRE_6, 2, 2) @[csr.scala 338:38]
        _WIRE_5.step <= _T_555 @[csr.scala 338:38]
        node _T_556 = bits(_WIRE_6, 4, 3) @[csr.scala 338:38]
        _WIRE_5.zero1 <= _T_556 @[csr.scala 338:38]
        node _T_557 = bits(_WIRE_6, 5, 5) @[csr.scala 338:38]
        _WIRE_5.debugint <= _T_557 @[csr.scala 338:38]
        node _T_558 = bits(_WIRE_6, 8, 6) @[csr.scala 338:38]
        _WIRE_5.cause <= _T_558 @[csr.scala 338:38]
        node _T_559 = bits(_WIRE_6, 9, 9) @[csr.scala 338:38]
        _WIRE_5.stoptime <= _T_559 @[csr.scala 338:38]
        node _T_560 = bits(_WIRE_6, 10, 10) @[csr.scala 338:38]
        _WIRE_5.stopcycle <= _T_560 @[csr.scala 338:38]
        node _T_561 = bits(_WIRE_6, 11, 11) @[csr.scala 338:38]
        _WIRE_5.zero2 <= _T_561 @[csr.scala 338:38]
        node _T_562 = bits(_WIRE_6, 12, 12) @[csr.scala 338:38]
        _WIRE_5.ebreaku <= _T_562 @[csr.scala 338:38]
        node _T_563 = bits(_WIRE_6, 13, 13) @[csr.scala 338:38]
        _WIRE_5.ebreaks <= _T_563 @[csr.scala 338:38]
        node _T_564 = bits(_WIRE_6, 14, 14) @[csr.scala 338:38]
        _WIRE_5.ebreakh <= _T_564 @[csr.scala 338:38]
        node _T_565 = bits(_WIRE_6, 15, 15) @[csr.scala 338:38]
        _WIRE_5.ebreakm <= _T_565 @[csr.scala 338:38]
        node _T_566 = bits(_WIRE_6, 27, 16) @[csr.scala 338:38]
        _WIRE_5.zero3 <= _T_566 @[csr.scala 338:38]
        node _T_567 = bits(_WIRE_6, 29, 28) @[csr.scala 338:38]
        _WIRE_5.zero4 <= _T_567 @[csr.scala 338:38]
        node _T_568 = bits(_WIRE_6, 31, 30) @[csr.scala 338:38]
        _WIRE_5.xdebugver <= _T_568 @[csr.scala 338:38]
        reg_dcsr.step <= _WIRE_5.step @[csr.scala 339:23]
        reg_dcsr.ebreakm <= _WIRE_5.ebreakm @[csr.scala 340:26]
      when _T_81 : @[csr.scala 344:39]
        wire _WIRE_7 : { debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 345:39]
        wire _WIRE_8 : UInt<35>
        _WIRE_8 <= wdata
        node _T_569 = bits(_WIRE_8, 0, 0) @[csr.scala 345:39]
        _WIRE_7.uie <= _T_569 @[csr.scala 345:39]
        node _T_570 = bits(_WIRE_8, 1, 1) @[csr.scala 345:39]
        _WIRE_7.sie <= _T_570 @[csr.scala 345:39]
        node _T_571 = bits(_WIRE_8, 2, 2) @[csr.scala 345:39]
        _WIRE_7.hie <= _T_571 @[csr.scala 345:39]
        node _T_572 = bits(_WIRE_8, 3, 3) @[csr.scala 345:39]
        _WIRE_7.mie <= _T_572 @[csr.scala 345:39]
        node _T_573 = bits(_WIRE_8, 4, 4) @[csr.scala 345:39]
        _WIRE_7.upie <= _T_573 @[csr.scala 345:39]
        node _T_574 = bits(_WIRE_8, 5, 5) @[csr.scala 345:39]
        _WIRE_7.spie <= _T_574 @[csr.scala 345:39]
        node _T_575 = bits(_WIRE_8, 6, 6) @[csr.scala 345:39]
        _WIRE_7.hpie <= _T_575 @[csr.scala 345:39]
        node _T_576 = bits(_WIRE_8, 7, 7) @[csr.scala 345:39]
        _WIRE_7.mpie <= _T_576 @[csr.scala 345:39]
        node _T_577 = bits(_WIRE_8, 8, 8) @[csr.scala 345:39]
        _WIRE_7.spp <= _T_577 @[csr.scala 345:39]
        node _T_578 = bits(_WIRE_8, 10, 9) @[csr.scala 345:39]
        _WIRE_7.hpp <= _T_578 @[csr.scala 345:39]
        node _T_579 = bits(_WIRE_8, 12, 11) @[csr.scala 345:39]
        _WIRE_7.mpp <= _T_579 @[csr.scala 345:39]
        node _T_580 = bits(_WIRE_8, 14, 13) @[csr.scala 345:39]
        _WIRE_7.fs <= _T_580 @[csr.scala 345:39]
        node _T_581 = bits(_WIRE_8, 16, 15) @[csr.scala 345:39]
        _WIRE_7.xs <= _T_581 @[csr.scala 345:39]
        node _T_582 = bits(_WIRE_8, 17, 17) @[csr.scala 345:39]
        _WIRE_7.mprv <= _T_582 @[csr.scala 345:39]
        node _T_583 = bits(_WIRE_8, 18, 18) @[csr.scala 345:39]
        _WIRE_7.sum <= _T_583 @[csr.scala 345:39]
        node _T_584 = bits(_WIRE_8, 19, 19) @[csr.scala 345:39]
        _WIRE_7.mxr <= _T_584 @[csr.scala 345:39]
        node _T_585 = bits(_WIRE_8, 20, 20) @[csr.scala 345:39]
        _WIRE_7.tvm <= _T_585 @[csr.scala 345:39]
        node _T_586 = bits(_WIRE_8, 21, 21) @[csr.scala 345:39]
        _WIRE_7.tw <= _T_586 @[csr.scala 345:39]
        node _T_587 = bits(_WIRE_8, 22, 22) @[csr.scala 345:39]
        _WIRE_7.tsr <= _T_587 @[csr.scala 345:39]
        node _T_588 = bits(_WIRE_8, 30, 23) @[csr.scala 345:39]
        _WIRE_7.zero1 <= _T_588 @[csr.scala 345:39]
        node _T_589 = bits(_WIRE_8, 31, 31) @[csr.scala 345:39]
        _WIRE_7.sd <= _T_589 @[csr.scala 345:39]
        node _T_590 = bits(_WIRE_8, 33, 32) @[csr.scala 345:39]
        _WIRE_7.prv <= _T_590 @[csr.scala 345:39]
        node _T_591 = bits(_WIRE_8, 34, 34) @[csr.scala 345:39]
        _WIRE_7.debug <= _T_591 @[csr.scala 345:39]
        reg_mstatus.mie <= _WIRE_7.mie @[csr.scala 346:23]
        reg_mstatus.mpie <= _WIRE_7.mpie @[csr.scala 347:24]
      when _T_83 : @[csr.scala 349:35]
        wire _WIRE_9 : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 350:35]
        wire _WIRE_10 : UInt<16>
        _WIRE_10 <= wdata
        node _T_592 = bits(_WIRE_10, 0, 0) @[csr.scala 350:35]
        _WIRE_9.usip <= _T_592 @[csr.scala 350:35]
        node _T_593 = bits(_WIRE_10, 1, 1) @[csr.scala 350:35]
        _WIRE_9.ssip <= _T_593 @[csr.scala 350:35]
        node _T_594 = bits(_WIRE_10, 2, 2) @[csr.scala 350:35]
        _WIRE_9.hsip <= _T_594 @[csr.scala 350:35]
        node _T_595 = bits(_WIRE_10, 3, 3) @[csr.scala 350:35]
        _WIRE_9.msip <= _T_595 @[csr.scala 350:35]
        node _T_596 = bits(_WIRE_10, 4, 4) @[csr.scala 350:35]
        _WIRE_9.utip <= _T_596 @[csr.scala 350:35]
        node _T_597 = bits(_WIRE_10, 5, 5) @[csr.scala 350:35]
        _WIRE_9.stip <= _T_597 @[csr.scala 350:35]
        node _T_598 = bits(_WIRE_10, 6, 6) @[csr.scala 350:35]
        _WIRE_9.htip <= _T_598 @[csr.scala 350:35]
        node _T_599 = bits(_WIRE_10, 7, 7) @[csr.scala 350:35]
        _WIRE_9.mtip <= _T_599 @[csr.scala 350:35]
        node _T_600 = bits(_WIRE_10, 8, 8) @[csr.scala 350:35]
        _WIRE_9.ueip <= _T_600 @[csr.scala 350:35]
        node _T_601 = bits(_WIRE_10, 9, 9) @[csr.scala 350:35]
        _WIRE_9.seip <= _T_601 @[csr.scala 350:35]
        node _T_602 = bits(_WIRE_10, 10, 10) @[csr.scala 350:35]
        _WIRE_9.heip <= _T_602 @[csr.scala 350:35]
        node _T_603 = bits(_WIRE_10, 11, 11) @[csr.scala 350:35]
        _WIRE_9.meip <= _T_603 @[csr.scala 350:35]
        node _T_604 = bits(_WIRE_10, 12, 12) @[csr.scala 350:35]
        _WIRE_9.rocc <= _T_604 @[csr.scala 350:35]
        node _T_605 = bits(_WIRE_10, 13, 13) @[csr.scala 350:35]
        _WIRE_9.zero1 <= _T_605 @[csr.scala 350:35]
        node _T_606 = bits(_WIRE_10, 14, 14) @[csr.scala 350:35]
        _WIRE_9.debug <= _T_606 @[csr.scala 350:35]
        node _T_607 = bits(_WIRE_10, 15, 15) @[csr.scala 350:35]
        _WIRE_9.zero2 <= _T_607 @[csr.scala 350:35]
        reg_mip.msip <= _WIRE_9.msip @[csr.scala 351:20]
      when _T_84 : @[csr.scala 353:35]
        wire _WIRE_11 : { zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 354:35]
        wire _WIRE_12 : UInt<16>
        _WIRE_12 <= wdata
        node _T_608 = bits(_WIRE_12, 0, 0) @[csr.scala 354:35]
        _WIRE_11.usip <= _T_608 @[csr.scala 354:35]
        node _T_609 = bits(_WIRE_12, 1, 1) @[csr.scala 354:35]
        _WIRE_11.ssip <= _T_609 @[csr.scala 354:35]
        node _T_610 = bits(_WIRE_12, 2, 2) @[csr.scala 354:35]
        _WIRE_11.hsip <= _T_610 @[csr.scala 354:35]
        node _T_611 = bits(_WIRE_12, 3, 3) @[csr.scala 354:35]
        _WIRE_11.msip <= _T_611 @[csr.scala 354:35]
        node _T_612 = bits(_WIRE_12, 4, 4) @[csr.scala 354:35]
        _WIRE_11.utip <= _T_612 @[csr.scala 354:35]
        node _T_613 = bits(_WIRE_12, 5, 5) @[csr.scala 354:35]
        _WIRE_11.stip <= _T_613 @[csr.scala 354:35]
        node _T_614 = bits(_WIRE_12, 6, 6) @[csr.scala 354:35]
        _WIRE_11.htip <= _T_614 @[csr.scala 354:35]
        node _T_615 = bits(_WIRE_12, 7, 7) @[csr.scala 354:35]
        _WIRE_11.mtip <= _T_615 @[csr.scala 354:35]
        node _T_616 = bits(_WIRE_12, 8, 8) @[csr.scala 354:35]
        _WIRE_11.ueip <= _T_616 @[csr.scala 354:35]
        node _T_617 = bits(_WIRE_12, 9, 9) @[csr.scala 354:35]
        _WIRE_11.seip <= _T_617 @[csr.scala 354:35]
        node _T_618 = bits(_WIRE_12, 10, 10) @[csr.scala 354:35]
        _WIRE_11.heip <= _T_618 @[csr.scala 354:35]
        node _T_619 = bits(_WIRE_12, 11, 11) @[csr.scala 354:35]
        _WIRE_11.meip <= _T_619 @[csr.scala 354:35]
        node _T_620 = bits(_WIRE_12, 12, 12) @[csr.scala 354:35]
        _WIRE_11.rocc <= _T_620 @[csr.scala 354:35]
        node _T_621 = bits(_WIRE_12, 13, 13) @[csr.scala 354:35]
        _WIRE_11.zero1 <= _T_621 @[csr.scala 354:35]
        node _T_622 = bits(_WIRE_12, 14, 14) @[csr.scala 354:35]
        _WIRE_11.debug <= _T_622 @[csr.scala 354:35]
        node _T_623 = bits(_WIRE_12, 15, 15) @[csr.scala 354:35]
        _WIRE_11.zero2 <= _T_623 @[csr.scala 354:35]
        reg_mie.msip <= _WIRE_11.msip @[csr.scala 355:20]
        reg_mie.mtip <= _WIRE_11.mtip @[csr.scala 356:20]
      when _T_95 : @[csr.scala 390:29]
        node _T_624 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_625 = bits(REG_4, 31, 0) @[csr.scala 390:72]
        node _T_626 = cat(_T_624, _T_625) @[Cat.scala 30:58]
        REG_4 <= _T_626 @[util.scala 134:11]
      when _T_94 : @[csr.scala 391:29]
        node _T_627 = bits(REG_4, 39, 32) @[csr.scala 391:45]
        node _T_628 = cat(_T_627, wdata) @[Cat.scala 30:58]
        REG_4 <= _T_628 @[util.scala 134:11]
      when _T_97 : @[csr.scala 390:29]
        node _T_629 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_630 = bits(REG_5, 31, 0) @[csr.scala 390:72]
        node _T_631 = cat(_T_629, _T_630) @[Cat.scala 30:58]
        REG_5 <= _T_631 @[util.scala 134:11]
      when _T_96 : @[csr.scala 391:29]
        node _T_632 = bits(REG_5, 39, 32) @[csr.scala 391:45]
        node _T_633 = cat(_T_632, wdata) @[Cat.scala 30:58]
        REG_5 <= _T_633 @[util.scala 134:11]
      when _T_99 : @[csr.scala 390:29]
        node _T_634 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_635 = bits(REG_6, 31, 0) @[csr.scala 390:72]
        node _T_636 = cat(_T_634, _T_635) @[Cat.scala 30:58]
        REG_6 <= _T_636 @[util.scala 134:11]
      when _T_98 : @[csr.scala 391:29]
        node _T_637 = bits(REG_6, 39, 32) @[csr.scala 391:45]
        node _T_638 = cat(_T_637, wdata) @[Cat.scala 30:58]
        REG_6 <= _T_638 @[util.scala 134:11]
      when _T_101 : @[csr.scala 390:29]
        node _T_639 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_640 = bits(REG_7, 31, 0) @[csr.scala 390:72]
        node _T_641 = cat(_T_639, _T_640) @[Cat.scala 30:58]
        REG_7 <= _T_641 @[util.scala 134:11]
      when _T_100 : @[csr.scala 391:29]
        node _T_642 = bits(REG_7, 39, 32) @[csr.scala 391:45]
        node _T_643 = cat(_T_642, wdata) @[Cat.scala 30:58]
        REG_7 <= _T_643 @[util.scala 134:11]
      when _T_103 : @[csr.scala 390:29]
        node _T_644 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_645 = bits(REG_8, 31, 0) @[csr.scala 390:72]
        node _T_646 = cat(_T_644, _T_645) @[Cat.scala 30:58]
        REG_8 <= _T_646 @[util.scala 134:11]
      when _T_102 : @[csr.scala 391:29]
        node _T_647 = bits(REG_8, 39, 32) @[csr.scala 391:45]
        node _T_648 = cat(_T_647, wdata) @[Cat.scala 30:58]
        REG_8 <= _T_648 @[util.scala 134:11]
      when _T_105 : @[csr.scala 390:29]
        node _T_649 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_650 = bits(REG_9, 31, 0) @[csr.scala 390:72]
        node _T_651 = cat(_T_649, _T_650) @[Cat.scala 30:58]
        REG_9 <= _T_651 @[util.scala 134:11]
      when _T_104 : @[csr.scala 391:29]
        node _T_652 = bits(REG_9, 39, 32) @[csr.scala 391:45]
        node _T_653 = cat(_T_652, wdata) @[Cat.scala 30:58]
        REG_9 <= _T_653 @[util.scala 134:11]
      when _T_107 : @[csr.scala 390:29]
        node _T_654 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_655 = bits(REG_10, 31, 0) @[csr.scala 390:72]
        node _T_656 = cat(_T_654, _T_655) @[Cat.scala 30:58]
        REG_10 <= _T_656 @[util.scala 134:11]
      when _T_106 : @[csr.scala 391:29]
        node _T_657 = bits(REG_10, 39, 32) @[csr.scala 391:45]
        node _T_658 = cat(_T_657, wdata) @[Cat.scala 30:58]
        REG_10 <= _T_658 @[util.scala 134:11]
      when _T_109 : @[csr.scala 390:29]
        node _T_659 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_660 = bits(REG_11, 31, 0) @[csr.scala 390:72]
        node _T_661 = cat(_T_659, _T_660) @[Cat.scala 30:58]
        REG_11 <= _T_661 @[util.scala 134:11]
      when _T_108 : @[csr.scala 391:29]
        node _T_662 = bits(REG_11, 39, 32) @[csr.scala 391:45]
        node _T_663 = cat(_T_662, wdata) @[Cat.scala 30:58]
        REG_11 <= _T_663 @[util.scala 134:11]
      when _T_111 : @[csr.scala 390:29]
        node _T_664 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_665 = bits(REG_12, 31, 0) @[csr.scala 390:72]
        node _T_666 = cat(_T_664, _T_665) @[Cat.scala 30:58]
        REG_12 <= _T_666 @[util.scala 134:11]
      when _T_110 : @[csr.scala 391:29]
        node _T_667 = bits(REG_12, 39, 32) @[csr.scala 391:45]
        node _T_668 = cat(_T_667, wdata) @[Cat.scala 30:58]
        REG_12 <= _T_668 @[util.scala 134:11]
      when _T_113 : @[csr.scala 390:29]
        node _T_669 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_670 = bits(REG_13, 31, 0) @[csr.scala 390:72]
        node _T_671 = cat(_T_669, _T_670) @[Cat.scala 30:58]
        REG_13 <= _T_671 @[util.scala 134:11]
      when _T_112 : @[csr.scala 391:29]
        node _T_672 = bits(REG_13, 39, 32) @[csr.scala 391:45]
        node _T_673 = cat(_T_672, wdata) @[Cat.scala 30:58]
        REG_13 <= _T_673 @[util.scala 134:11]
      when _T_115 : @[csr.scala 390:29]
        node _T_674 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_675 = bits(REG_14, 31, 0) @[csr.scala 390:72]
        node _T_676 = cat(_T_674, _T_675) @[Cat.scala 30:58]
        REG_14 <= _T_676 @[util.scala 134:11]
      when _T_114 : @[csr.scala 391:29]
        node _T_677 = bits(REG_14, 39, 32) @[csr.scala 391:45]
        node _T_678 = cat(_T_677, wdata) @[Cat.scala 30:58]
        REG_14 <= _T_678 @[util.scala 134:11]
      when _T_117 : @[csr.scala 390:29]
        node _T_679 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_680 = bits(REG_15, 31, 0) @[csr.scala 390:72]
        node _T_681 = cat(_T_679, _T_680) @[Cat.scala 30:58]
        REG_15 <= _T_681 @[util.scala 134:11]
      when _T_116 : @[csr.scala 391:29]
        node _T_682 = bits(REG_15, 39, 32) @[csr.scala 391:45]
        node _T_683 = cat(_T_682, wdata) @[Cat.scala 30:58]
        REG_15 <= _T_683 @[util.scala 134:11]
      when _T_119 : @[csr.scala 390:29]
        node _T_684 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_685 = bits(REG_16, 31, 0) @[csr.scala 390:72]
        node _T_686 = cat(_T_684, _T_685) @[Cat.scala 30:58]
        REG_16 <= _T_686 @[util.scala 134:11]
      when _T_118 : @[csr.scala 391:29]
        node _T_687 = bits(REG_16, 39, 32) @[csr.scala 391:45]
        node _T_688 = cat(_T_687, wdata) @[Cat.scala 30:58]
        REG_16 <= _T_688 @[util.scala 134:11]
      when _T_121 : @[csr.scala 390:29]
        node _T_689 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_690 = bits(REG_17, 31, 0) @[csr.scala 390:72]
        node _T_691 = cat(_T_689, _T_690) @[Cat.scala 30:58]
        REG_17 <= _T_691 @[util.scala 134:11]
      when _T_120 : @[csr.scala 391:29]
        node _T_692 = bits(REG_17, 39, 32) @[csr.scala 391:45]
        node _T_693 = cat(_T_692, wdata) @[Cat.scala 30:58]
        REG_17 <= _T_693 @[util.scala 134:11]
      when _T_123 : @[csr.scala 390:29]
        node _T_694 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_695 = bits(REG_18, 31, 0) @[csr.scala 390:72]
        node _T_696 = cat(_T_694, _T_695) @[Cat.scala 30:58]
        REG_18 <= _T_696 @[util.scala 134:11]
      when _T_122 : @[csr.scala 391:29]
        node _T_697 = bits(REG_18, 39, 32) @[csr.scala 391:45]
        node _T_698 = cat(_T_697, wdata) @[Cat.scala 30:58]
        REG_18 <= _T_698 @[util.scala 134:11]
      when _T_125 : @[csr.scala 390:29]
        node _T_699 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_700 = bits(REG_19, 31, 0) @[csr.scala 390:72]
        node _T_701 = cat(_T_699, _T_700) @[Cat.scala 30:58]
        REG_19 <= _T_701 @[util.scala 134:11]
      when _T_124 : @[csr.scala 391:29]
        node _T_702 = bits(REG_19, 39, 32) @[csr.scala 391:45]
        node _T_703 = cat(_T_702, wdata) @[Cat.scala 30:58]
        REG_19 <= _T_703 @[util.scala 134:11]
      when _T_127 : @[csr.scala 390:29]
        node _T_704 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_705 = bits(REG_20, 31, 0) @[csr.scala 390:72]
        node _T_706 = cat(_T_704, _T_705) @[Cat.scala 30:58]
        REG_20 <= _T_706 @[util.scala 134:11]
      when _T_126 : @[csr.scala 391:29]
        node _T_707 = bits(REG_20, 39, 32) @[csr.scala 391:45]
        node _T_708 = cat(_T_707, wdata) @[Cat.scala 30:58]
        REG_20 <= _T_708 @[util.scala 134:11]
      when _T_129 : @[csr.scala 390:29]
        node _T_709 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_710 = bits(REG_21, 31, 0) @[csr.scala 390:72]
        node _T_711 = cat(_T_709, _T_710) @[Cat.scala 30:58]
        REG_21 <= _T_711 @[util.scala 134:11]
      when _T_128 : @[csr.scala 391:29]
        node _T_712 = bits(REG_21, 39, 32) @[csr.scala 391:45]
        node _T_713 = cat(_T_712, wdata) @[Cat.scala 30:58]
        REG_21 <= _T_713 @[util.scala 134:11]
      when _T_131 : @[csr.scala 390:29]
        node _T_714 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_715 = bits(REG_22, 31, 0) @[csr.scala 390:72]
        node _T_716 = cat(_T_714, _T_715) @[Cat.scala 30:58]
        REG_22 <= _T_716 @[util.scala 134:11]
      when _T_130 : @[csr.scala 391:29]
        node _T_717 = bits(REG_22, 39, 32) @[csr.scala 391:45]
        node _T_718 = cat(_T_717, wdata) @[Cat.scala 30:58]
        REG_22 <= _T_718 @[util.scala 134:11]
      when _T_133 : @[csr.scala 390:29]
        node _T_719 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_720 = bits(REG_23, 31, 0) @[csr.scala 390:72]
        node _T_721 = cat(_T_719, _T_720) @[Cat.scala 30:58]
        REG_23 <= _T_721 @[util.scala 134:11]
      when _T_132 : @[csr.scala 391:29]
        node _T_722 = bits(REG_23, 39, 32) @[csr.scala 391:45]
        node _T_723 = cat(_T_722, wdata) @[Cat.scala 30:58]
        REG_23 <= _T_723 @[util.scala 134:11]
      when _T_135 : @[csr.scala 390:29]
        node _T_724 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_725 = bits(REG_24, 31, 0) @[csr.scala 390:72]
        node _T_726 = cat(_T_724, _T_725) @[Cat.scala 30:58]
        REG_24 <= _T_726 @[util.scala 134:11]
      when _T_134 : @[csr.scala 391:29]
        node _T_727 = bits(REG_24, 39, 32) @[csr.scala 391:45]
        node _T_728 = cat(_T_727, wdata) @[Cat.scala 30:58]
        REG_24 <= _T_728 @[util.scala 134:11]
      when _T_137 : @[csr.scala 390:29]
        node _T_729 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_730 = bits(REG_25, 31, 0) @[csr.scala 390:72]
        node _T_731 = cat(_T_729, _T_730) @[Cat.scala 30:58]
        REG_25 <= _T_731 @[util.scala 134:11]
      when _T_136 : @[csr.scala 391:29]
        node _T_732 = bits(REG_25, 39, 32) @[csr.scala 391:45]
        node _T_733 = cat(_T_732, wdata) @[Cat.scala 30:58]
        REG_25 <= _T_733 @[util.scala 134:11]
      when _T_139 : @[csr.scala 390:29]
        node _T_734 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_735 = bits(REG_26, 31, 0) @[csr.scala 390:72]
        node _T_736 = cat(_T_734, _T_735) @[Cat.scala 30:58]
        REG_26 <= _T_736 @[util.scala 134:11]
      when _T_138 : @[csr.scala 391:29]
        node _T_737 = bits(REG_26, 39, 32) @[csr.scala 391:45]
        node _T_738 = cat(_T_737, wdata) @[Cat.scala 30:58]
        REG_26 <= _T_738 @[util.scala 134:11]
      when _T_141 : @[csr.scala 390:29]
        node _T_739 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_740 = bits(REG_27, 31, 0) @[csr.scala 390:72]
        node _T_741 = cat(_T_739, _T_740) @[Cat.scala 30:58]
        REG_27 <= _T_741 @[util.scala 134:11]
      when _T_140 : @[csr.scala 391:29]
        node _T_742 = bits(REG_27, 39, 32) @[csr.scala 391:45]
        node _T_743 = cat(_T_742, wdata) @[Cat.scala 30:58]
        REG_27 <= _T_743 @[util.scala 134:11]
      when _T_143 : @[csr.scala 390:29]
        node _T_744 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_745 = bits(REG_28, 31, 0) @[csr.scala 390:72]
        node _T_746 = cat(_T_744, _T_745) @[Cat.scala 30:58]
        REG_28 <= _T_746 @[util.scala 134:11]
      when _T_142 : @[csr.scala 391:29]
        node _T_747 = bits(REG_28, 39, 32) @[csr.scala 391:45]
        node _T_748 = cat(_T_747, wdata) @[Cat.scala 30:58]
        REG_28 <= _T_748 @[util.scala 134:11]
      when _T_145 : @[csr.scala 390:29]
        node _T_749 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_750 = bits(REG_29, 31, 0) @[csr.scala 390:72]
        node _T_751 = cat(_T_749, _T_750) @[Cat.scala 30:58]
        REG_29 <= _T_751 @[util.scala 134:11]
      when _T_144 : @[csr.scala 391:29]
        node _T_752 = bits(REG_29, 39, 32) @[csr.scala 391:45]
        node _T_753 = cat(_T_752, wdata) @[Cat.scala 30:58]
        REG_29 <= _T_753 @[util.scala 134:11]
      when _T_147 : @[csr.scala 390:29]
        node _T_754 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_755 = bits(REG_30, 31, 0) @[csr.scala 390:72]
        node _T_756 = cat(_T_754, _T_755) @[Cat.scala 30:58]
        REG_30 <= _T_756 @[util.scala 134:11]
      when _T_146 : @[csr.scala 391:29]
        node _T_757 = bits(REG_30, 39, 32) @[csr.scala 391:45]
        node _T_758 = cat(_T_757, wdata) @[Cat.scala 30:58]
        REG_30 <= _T_758 @[util.scala 134:11]
      when _T_149 : @[csr.scala 390:29]
        node _T_759 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_760 = bits(REG_31, 31, 0) @[csr.scala 390:72]
        node _T_761 = cat(_T_759, _T_760) @[Cat.scala 30:58]
        REG_31 <= _T_761 @[util.scala 134:11]
      when _T_148 : @[csr.scala 391:29]
        node _T_762 = bits(REG_31, 39, 32) @[csr.scala 391:45]
        node _T_763 = cat(_T_762, wdata) @[Cat.scala 30:58]
        REG_31 <= _T_763 @[util.scala 134:11]
      when _T_151 : @[csr.scala 390:29]
        node _T_764 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_765 = bits(REG_32, 31, 0) @[csr.scala 390:72]
        node _T_766 = cat(_T_764, _T_765) @[Cat.scala 30:58]
        REG_32 <= _T_766 @[util.scala 134:11]
      when _T_150 : @[csr.scala 391:29]
        node _T_767 = bits(REG_32, 39, 32) @[csr.scala 391:45]
        node _T_768 = cat(_T_767, wdata) @[Cat.scala 30:58]
        REG_32 <= _T_768 @[util.scala 134:11]
      when _T_153 : @[csr.scala 390:29]
        node _T_769 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_770 = bits(REG_33, 31, 0) @[csr.scala 390:72]
        node _T_771 = cat(_T_769, _T_770) @[Cat.scala 30:58]
        REG_33 <= _T_771 @[util.scala 134:11]
      when _T_152 : @[csr.scala 391:29]
        node _T_772 = bits(REG_33, 39, 32) @[csr.scala 391:45]
        node _T_773 = cat(_T_772, wdata) @[Cat.scala 30:58]
        REG_33 <= _T_773 @[util.scala 134:11]
      when _T_155 : @[csr.scala 390:29]
        node _T_774 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_775 = bits(REG_34, 31, 0) @[csr.scala 390:72]
        node _T_776 = cat(_T_774, _T_775) @[Cat.scala 30:58]
        REG_34 <= _T_776 @[util.scala 134:11]
      when _T_154 : @[csr.scala 391:29]
        node _T_777 = bits(REG_34, 39, 32) @[csr.scala 391:45]
        node _T_778 = cat(_T_777, wdata) @[Cat.scala 30:58]
        REG_34 <= _T_778 @[util.scala 134:11]
      when _T_157 : @[csr.scala 390:29]
        node _T_779 = bits(wdata, 7, 0) @[csr.scala 390:47]
        node _T_780 = bits(REG_35, 31, 0) @[csr.scala 390:72]
        node _T_781 = cat(_T_779, _T_780) @[Cat.scala 30:58]
        REG_35 <= _T_781 @[util.scala 134:11]
      when _T_156 : @[csr.scala 391:29]
        node _T_782 = bits(REG_35, 39, 32) @[csr.scala 391:45]
        node _T_783 = cat(_T_782, wdata) @[Cat.scala 30:58]
        REG_35 <= _T_783 @[util.scala 134:11]
      when _T_158 : @[csr.scala 390:29]
        node _T_784 = bits(wdata, 31, 0) @[csr.scala 390:47]
        node _T_785 = bits(_T_4, 31, 0) @[csr.scala 390:72]
        node _T_786 = cat(_T_784, _T_785) @[Cat.scala 30:58]
        REG <= _T_786 @[util.scala 134:11]
        node _T_787 = shr(_T_786, 6) @[util.scala 135:28]
        REG_1 <= _T_787 @[util.scala 135:23]
      when _T_75 : @[csr.scala 391:29]
        node _T_788 = bits(_T_4, 63, 32) @[csr.scala 391:45]
        node _T_789 = cat(_T_788, wdata) @[Cat.scala 30:58]
        REG <= _T_789 @[util.scala 134:11]
        node _T_790 = shr(_T_789, 6) @[util.scala 135:28]
        REG_1 <= _T_790 @[util.scala 135:23]
      when _T_159 : @[csr.scala 390:29]
        node _T_791 = bits(wdata, 31, 0) @[csr.scala 390:47]
        node _T_792 = bits(_T_9, 31, 0) @[csr.scala 390:72]
        node _T_793 = cat(_T_791, _T_792) @[Cat.scala 30:58]
        REG_2 <= _T_793 @[util.scala 134:11]
        node _T_794 = shr(_T_793, 6) @[util.scala 135:28]
        REG_3 <= _T_794 @[util.scala 135:23]
      when _T_76 : @[csr.scala 391:29]
        node _T_795 = bits(_T_9, 63, 32) @[csr.scala 391:45]
        node _T_796 = cat(_T_795, wdata) @[Cat.scala 30:58]
        REG_2 <= _T_796 @[util.scala 134:11]
        node _T_797 = shr(_T_796, 6) @[util.scala 135:28]
        REG_3 <= _T_797 @[util.scala 135:23]
      when _T_91 : @[csr.scala 369:40]
        reg_dpc <= wdata @[csr.scala 369:50]
      when _T_92 : @[csr.scala 370:40]
        reg_dscratch <= wdata @[csr.scala 370:55]
      when _T_86 : @[csr.scala 372:40]
        node _T_798 = bits(wdata, 31, 0) @[csr.scala 372:60]
        node _T_799 = dshr(_T_798, UInt<2>("h2")) @[csr.scala 372:78]
        node _T_800 = dshl(_T_799, UInt<2>("h2")) @[csr.scala 372:86]
        reg_mepc <= _T_800 @[csr.scala 372:51]
      when _T_85 : @[csr.scala 373:40]
        reg_mscratch <= wdata @[csr.scala 373:55]
      when _T_88 : @[csr.scala 374:40]
        node _T_801 = and(wdata, UInt<32>("h8000001f")) @[csr.scala 374:62]
        reg_mcause <= _T_801 @[csr.scala 374:53]
      when _T_87 : @[csr.scala 375:40]
        node _T_802 = bits(wdata, 31, 0) @[csr.scala 375:60]
        reg_mtval <= _T_802 @[csr.scala 375:52]
      when _T_93 : @[csr.scala 376:42]
        node _T_803 = bits(wdata, 31, 0) @[csr.scala 376:64]
        reg_medeleg <= _T_803 @[csr.scala 376:56]
    reg_mcounteren <= UInt<1>("h0") @[csr.scala 385:20]

  module DatPath :
    input clock : Clock
    input reset : Reset
    output io : { flip ddpath : { addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip ctl : { dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}, dat : { dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}}

    io.dat.csr_eret is invalid @[dpath.scala 46:7]
    io.dat.mem_ctrl_dmem_val is invalid @[dpath.scala 46:7]
    io.dat.exe_br_type is invalid @[dpath.scala 46:7]
    io.dat.exe_br_ltu is invalid @[dpath.scala 46:7]
    io.dat.exe_br_lt is invalid @[dpath.scala 46:7]
    io.dat.exe_br_eq is invalid @[dpath.scala 46:7]
    io.dat.dec_inst is invalid @[dpath.scala 46:7]
    io.ctl.mem_exception is invalid @[dpath.scala 46:7]
    io.ctl.pipeline_kill is invalid @[dpath.scala 46:7]
    io.ctl.fencei is invalid @[dpath.scala 46:7]
    io.ctl.csr_cmd is invalid @[dpath.scala 46:7]
    io.ctl.mem_typ is invalid @[dpath.scala 46:7]
    io.ctl.mem_fcn is invalid @[dpath.scala 46:7]
    io.ctl.mem_val is invalid @[dpath.scala 46:7]
    io.ctl.rf_wen is invalid @[dpath.scala 46:7]
    io.ctl.wb_sel is invalid @[dpath.scala 46:7]
    io.ctl.alu_fun is invalid @[dpath.scala 46:7]
    io.ctl.op2_sel is invalid @[dpath.scala 46:7]
    io.ctl.op1_sel is invalid @[dpath.scala 46:7]
    io.ctl.dec_kill is invalid @[dpath.scala 46:7]
    io.ctl.if_kill is invalid @[dpath.scala 46:7]
    io.ctl.br_type is invalid @[dpath.scala 46:7]
    io.ctl.exe_pc_sel is invalid @[dpath.scala 46:7]
    io.ctl.full_stall is invalid @[dpath.scala 46:7]
    io.ctl.dec_stall is invalid @[dpath.scala 46:7]
    io.dmem.resp.bits.data is invalid @[dpath.scala 46:7]
    io.dmem.resp.valid is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.typ is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.fcn is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.data is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.addr is invalid @[dpath.scala 46:7]
    io.dmem.req.valid is invalid @[dpath.scala 46:7]
    io.dmem.req.ready is invalid @[dpath.scala 46:7]
    io.imem.resp.bits.data is invalid @[dpath.scala 46:7]
    io.imem.resp.valid is invalid @[dpath.scala 46:7]
    io.imem.req.bits.typ is invalid @[dpath.scala 46:7]
    io.imem.req.bits.fcn is invalid @[dpath.scala 46:7]
    io.imem.req.bits.data is invalid @[dpath.scala 46:7]
    io.imem.req.bits.addr is invalid @[dpath.scala 46:7]
    io.imem.req.valid is invalid @[dpath.scala 46:7]
    io.imem.req.ready is invalid @[dpath.scala 46:7]
    io.ddpath.resetpc is invalid @[dpath.scala 46:7]
    io.ddpath.rdata is invalid @[dpath.scala 46:7]
    io.ddpath.validreq is invalid @[dpath.scala 46:7]
    io.ddpath.wdata is invalid @[dpath.scala 46:7]
    io.ddpath.addr is invalid @[dpath.scala 46:7]
    reg if_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h80000000")) @[dpath.scala 52:39]
    reg dec_reg_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 55:39]
    reg dec_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h4033")) @[dpath.scala 56:39]
    reg dec_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[dpath.scala 57:39]
    reg exe_reg_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 60:39]
    reg exe_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h4033")) @[dpath.scala 61:39]
    reg exe_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[dpath.scala 62:39]
    reg exe_reg_wbaddr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), exe_reg_wbaddr) @[dpath.scala 63:35]
    reg exe_reg_rs1_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), exe_reg_rs1_addr) @[dpath.scala 64:35]
    reg exe_reg_rs2_addr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), exe_reg_rs2_addr) @[dpath.scala 65:35]
    reg exe_alu_op1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_alu_op1) @[dpath.scala 66:35]
    reg brjmp_offset : UInt<32>, clock with :
      reset => (UInt<1>("h0"), brjmp_offset) @[dpath.scala 67:35]
    reg exe_reg_rs2_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_reg_rs2_data) @[dpath.scala 68:35]
    reg exe_reg_ctrl_br_type : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[dpath.scala 69:39]
    reg exe_reg_ctrl_op2_sel : UInt, clock with :
      reset => (UInt<1>("h0"), exe_reg_ctrl_op2_sel) @[dpath.scala 70:35]
    reg exe_reg_ctrl_alu_fun : UInt, clock with :
      reset => (UInt<1>("h0"), exe_reg_ctrl_alu_fun) @[dpath.scala 71:35]
    reg exe_reg_ctrl_wb_sel : UInt, clock with :
      reset => (UInt<1>("h0"), exe_reg_ctrl_wb_sel) @[dpath.scala 72:35]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 73:39]
    reg exe_reg_ctrl_mem_val : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 74:39]
    reg exe_reg_ctrl_mem_fcn : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 75:39]
    reg exe_reg_ctrl_mem_typ : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[dpath.scala 76:39]
    reg exe_reg_ctrl_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[dpath.scala 77:39]
    reg mem_reg_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 80:39]
    reg mem_reg_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_reg_pc) @[dpath.scala 81:35]
    reg mem_reg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_reg_inst) @[dpath.scala 82:35]
    reg mem_reg_alu_out : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_alu_out) @[dpath.scala 83:35]
    reg mem_reg_wbaddr : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_wbaddr) @[dpath.scala 84:35]
    reg mem_reg_rs1_addr : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_rs1_addr) @[dpath.scala 85:35]
    reg mem_reg_rs2_addr : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_rs2_addr) @[dpath.scala 86:35]
    reg mem_reg_op1_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_reg_op1_data) @[dpath.scala 87:35]
    reg mem_reg_op2_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_reg_op2_data) @[dpath.scala 88:35]
    reg mem_reg_rs2_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_reg_rs2_data) @[dpath.scala 89:35]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 90:39]
    reg mem_reg_ctrl_mem_val : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 91:39]
    reg mem_reg_ctrl_mem_fcn : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 92:39]
    reg mem_reg_ctrl_mem_typ : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[dpath.scala 93:39]
    reg mem_reg_ctrl_wb_sel : UInt, clock with :
      reset => (UInt<1>("h0"), mem_reg_ctrl_wb_sel) @[dpath.scala 94:35]
    reg mem_reg_ctrl_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[dpath.scala 95:39]
    reg wb_reg_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 98:39]
    reg wb_reg_wbaddr : UInt, clock with :
      reset => (UInt<1>("h0"), wb_reg_wbaddr) @[dpath.scala 99:35]
    reg wb_reg_wbdata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), wb_reg_wbdata) @[dpath.scala 100:35]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dpath.scala 101:39]
    wire if_pc_next : UInt<32> @[dpath.scala 106:34]
    wire exe_brjmp_target : UInt<32> @[dpath.scala 107:34]
    wire exe_jump_reg_target : UInt<32> @[dpath.scala 108:34]
    wire exception_target : UInt<32> @[dpath.scala 109:34]
    node _T = eq(io.ctl.dec_stall, UInt<1>("h0")) @[dpath.scala 111:11]
    node _T_1 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 111:32]
    node _T_2 = and(_T, _T_1) @[dpath.scala 111:29]
    node _T_3 = or(_T_2, io.ctl.pipeline_kill) @[dpath.scala 111:52]
    when _T_3 : @[dpath.scala 112:4]
      if_reg_pc <= if_pc_next @[dpath.scala 113:17]
    node _T_4 = add(if_reg_pc, UInt<32>("h4")) @[dpath.scala 116:33]
    node if_pc_plus4 = tail(_T_4, 1) @[dpath.scala 116:33]
    node _T_5 = eq(io.ctl.exe_pc_sel, UInt<2>("h0")) @[dpath.scala 118:40]
    node _T_6 = eq(io.ctl.exe_pc_sel, UInt<2>("h1")) @[dpath.scala 119:40]
    node _T_7 = eq(io.ctl.exe_pc_sel, UInt<2>("h2")) @[dpath.scala 120:40]
    node _T_8 = mux(_T_7, exe_jump_reg_target, exception_target) @[dpath.scala 120:21]
    node _T_9 = mux(_T_6, exe_brjmp_target, _T_8) @[dpath.scala 119:21]
    node _T_10 = mux(_T_5, if_pc_plus4, _T_9) @[dpath.scala 118:21]
    if_pc_next <= _T_10 @[dpath.scala 118:15]
    node _T_11 = eq(io.ctl.exe_pc_sel, UInt<2>("h0")) @[dpath.scala 124:45]
    node _T_12 = and(io.ctl.fencei, _T_11) @[dpath.scala 124:24]
    node _T_13 = eq(io.ctl.dec_stall, UInt<1>("h0")) @[dpath.scala 125:10]
    node _T_14 = and(_T_12, _T_13) @[dpath.scala 124:54]
    node _T_15 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 125:31]
    node _T_16 = and(_T_14, _T_15) @[dpath.scala 125:28]
    node _T_17 = eq(io.ctl.pipeline_kill, UInt<1>("h0")) @[dpath.scala 125:53]
    node _T_18 = and(_T_16, _T_17) @[dpath.scala 125:50]
    when _T_18 : @[dpath.scala 126:4]
      if_pc_next <= if_reg_pc @[dpath.scala 127:18]
    io.imem.req.bits.addr <= if_reg_pc @[dpath.scala 131:26]
    when io.ctl.pipeline_kill : @[dpath.scala 135:4]
      dec_reg_valid <= UInt<1>("h0") @[dpath.scala 136:21]
      dec_reg_inst <= UInt<32>("h4033") @[dpath.scala 137:20]
    else :
      node _T_19 = eq(io.ctl.dec_stall, UInt<1>("h0")) @[dpath.scala 139:15]
      node _T_20 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 139:36]
      node _T_21 = and(_T_19, _T_20) @[dpath.scala 139:33]
      when _T_21 : @[dpath.scala 140:4]
        when io.ctl.if_kill : @[dpath.scala 142:7]
          dec_reg_valid <= UInt<1>("h0") @[dpath.scala 143:24]
          dec_reg_inst <= UInt<32>("h4033") @[dpath.scala 144:23]
        else :
          dec_reg_valid <= UInt<1>("h1") @[dpath.scala 148:24]
          dec_reg_inst <= io.imem.resp.bits.data @[dpath.scala 149:23]
        dec_reg_pc <= if_reg_pc @[dpath.scala 152:18]
    node dec_rs1_addr = bits(dec_reg_inst, 19, 15) @[dpath.scala 158:35]
    node dec_rs2_addr = bits(dec_reg_inst, 24, 20) @[dpath.scala 159:35]
    node dec_wbaddr = bits(dec_reg_inst, 11, 7) @[dpath.scala 160:35]
    inst regfile of RegisterFile @[dpath.scala 164:24]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io.rs1_addr <= dec_rs1_addr @[dpath.scala 165:24]
    regfile.io.rs2_addr <= dec_rs2_addr @[dpath.scala 166:24]
    regfile.io.waddr <= wb_reg_wbaddr @[dpath.scala 169:21]
    regfile.io.wdata <= wb_reg_wbdata @[dpath.scala 170:21]
    regfile.io.wen <= wb_reg_ctrl_rf_wen @[dpath.scala 171:21]
    regfile.io.dm_addr <= io.ddpath.addr @[dpath.scala 174:23]
    io.ddpath.rdata <= regfile.io.dm_rdata @[dpath.scala 175:20]
    regfile.io.dm_en <= io.ddpath.validreq @[dpath.scala 176:21]
    regfile.io.dm_wdata <= io.ddpath.wdata @[dpath.scala 177:24]
    node imm_itype = bits(dec_reg_inst, 31, 20) @[dpath.scala 181:33]
    node _T_22 = bits(dec_reg_inst, 31, 25) @[dpath.scala 182:37]
    node _T_23 = bits(dec_reg_inst, 11, 7) @[dpath.scala 182:58]
    node imm_stype = cat(_T_22, _T_23) @[Cat.scala 30:58]
    node _T_24 = bits(dec_reg_inst, 31, 31) @[dpath.scala 183:37]
    node _T_25 = bits(dec_reg_inst, 7, 7) @[dpath.scala 183:55]
    node _T_26 = bits(dec_reg_inst, 30, 25) @[dpath.scala 183:72]
    node _T_27 = bits(dec_reg_inst, 11, 8) @[dpath.scala 183:94]
    node lo = cat(_T_26, _T_27) @[Cat.scala 30:58]
    node hi = cat(_T_24, _T_25) @[Cat.scala 30:58]
    node imm_sbtype = cat(hi, lo) @[Cat.scala 30:58]
    node imm_utype = bits(dec_reg_inst, 31, 12) @[dpath.scala 184:33]
    node _T_28 = bits(dec_reg_inst, 31, 31) @[dpath.scala 185:37]
    node _T_29 = bits(dec_reg_inst, 19, 12) @[dpath.scala 185:55]
    node _T_30 = bits(dec_reg_inst, 20, 20) @[dpath.scala 185:76]
    node _T_31 = bits(dec_reg_inst, 30, 21) @[dpath.scala 185:94]
    node lo_1 = cat(_T_30, _T_31) @[Cat.scala 30:58]
    node hi_1 = cat(_T_28, _T_29) @[Cat.scala 30:58]
    node imm_ujtype = cat(hi_1, lo_1) @[Cat.scala 30:58]
    node _T_32 = mux(UInt<1>("h0"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 72:12]
    node _T_33 = bits(dec_reg_inst, 19, 15) @[dpath.scala 187:46]
    node imm_z = cat(_T_32, _T_33) @[Cat.scala 30:58]
    node _T_34 = bits(imm_itype, 11, 11) @[dpath.scala 190:47]
    node _T_35 = bits(_T_34, 0, 0) @[Bitwise.scala 72:15]
    node _T_36 = mux(_T_35, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node imm_itype_sext = cat(_T_36, imm_itype) @[Cat.scala 30:58]
    node _T_37 = bits(imm_stype, 11, 11) @[dpath.scala 191:47]
    node _T_38 = bits(_T_37, 0, 0) @[Bitwise.scala 72:15]
    node _T_39 = mux(_T_38, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node imm_stype_sext = cat(_T_39, imm_stype) @[Cat.scala 30:58]
    node _T_40 = bits(imm_sbtype, 11, 11) @[dpath.scala 192:48]
    node _T_41 = bits(_T_40, 0, 0) @[Bitwise.scala 72:15]
    node _T_42 = mux(_T_41, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node hi_2 = cat(_T_42, imm_sbtype) @[Cat.scala 30:58]
    node imm_sbtype_sext = cat(hi_2, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_43 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node imm_utype_sext = cat(imm_utype, _T_43) @[Cat.scala 30:58]
    node _T_44 = bits(imm_ujtype, 19, 19) @[dpath.scala 194:48]
    node _T_45 = bits(_T_44, 0, 0) @[Bitwise.scala 72:15]
    node _T_46 = mux(_T_45, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12]
    node hi_3 = cat(_T_46, imm_ujtype) @[Cat.scala 30:58]
    node imm_ujtype_sext = cat(hi_3, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_47 = eq(io.ctl.op2_sel, UInt<3>("h0")) @[dpath.scala 198:32]
    node _T_48 = eq(io.ctl.op2_sel, UInt<3>("h1")) @[dpath.scala 199:32]
    node _T_49 = eq(io.ctl.op2_sel, UInt<3>("h2")) @[dpath.scala 200:32]
    node _T_50 = eq(io.ctl.op2_sel, UInt<3>("h3")) @[dpath.scala 201:32]
    node _T_51 = eq(io.ctl.op2_sel, UInt<3>("h4")) @[dpath.scala 202:32]
    node _T_52 = eq(io.ctl.op2_sel, UInt<3>("h5")) @[dpath.scala 203:32]
    node _T_53 = mux(_T_52, imm_ujtype_sext, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_54 = mux(_T_51, imm_utype_sext, _T_53) @[Mux.scala 98:16]
    node _T_55 = mux(_T_50, imm_sbtype_sext, _T_54) @[Mux.scala 98:16]
    node _T_56 = mux(_T_49, imm_stype_sext, _T_55) @[Mux.scala 98:16]
    node _T_57 = mux(_T_48, imm_itype_sext, _T_56) @[Mux.scala 98:16]
    node dec_alu_op2 = mux(_T_47, regfile.io.rs2_data, _T_57) @[Mux.scala 98:16]
    wire exe_alu_out : UInt<32> @[dpath.scala 209:27]
    wire mem_wbdata : UInt<32> @[dpath.scala 210:27]
    wire dec_op1_data : UInt<32> @[dpath.scala 212:27]
    wire dec_op2_data : UInt<32> @[dpath.scala 213:27]
    wire dec_rs2_data : UInt<32> @[dpath.scala 214:27]
    node _T_58 = eq(io.ctl.op1_sel, UInt<2>("h2")) @[dpath.scala 220:45]
    node _T_59 = eq(io.ctl.op1_sel, UInt<2>("h1")) @[dpath.scala 221:45]
    node _T_60 = eq(exe_reg_wbaddr, dec_rs1_addr) @[dpath.scala 222:45]
    node _T_61 = neq(dec_rs1_addr, UInt<1>("h0")) @[dpath.scala 222:80]
    node _T_62 = and(_T_60, _T_61) @[dpath.scala 222:63]
    node _T_63 = and(_T_62, exe_reg_ctrl_rf_wen) @[dpath.scala 222:89]
    node _T_64 = eq(mem_reg_wbaddr, dec_rs1_addr) @[dpath.scala 223:45]
    node _T_65 = neq(dec_rs1_addr, UInt<1>("h0")) @[dpath.scala 223:80]
    node _T_66 = and(_T_64, _T_65) @[dpath.scala 223:63]
    node _T_67 = and(_T_66, mem_reg_ctrl_rf_wen) @[dpath.scala 223:89]
    node _T_68 = eq(wb_reg_wbaddr, dec_rs1_addr) @[dpath.scala 224:45]
    node _T_69 = neq(dec_rs1_addr, UInt<1>("h0")) @[dpath.scala 224:80]
    node _T_70 = and(_T_68, _T_69) @[dpath.scala 224:63]
    node _T_71 = and(_T_70, wb_reg_ctrl_rf_wen) @[dpath.scala 224:89]
    node _T_72 = mux(_T_71, wb_reg_wbdata, regfile.io.rs1_data) @[Mux.scala 98:16]
    node _T_73 = mux(_T_67, mem_wbdata, _T_72) @[Mux.scala 98:16]
    node _T_74 = mux(_T_63, exe_alu_out, _T_73) @[Mux.scala 98:16]
    node _T_75 = mux(_T_59, dec_reg_pc, _T_74) @[Mux.scala 98:16]
    node _T_76 = mux(_T_58, imm_z, _T_75) @[Mux.scala 98:16]
    dec_op1_data <= _T_76 @[dpath.scala 219:20]
    node _T_77 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 228:45]
    node _T_78 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 228:80]
    node _T_79 = and(_T_77, _T_78) @[dpath.scala 228:63]
    node _T_80 = and(_T_79, exe_reg_ctrl_rf_wen) @[dpath.scala 228:89]
    node _T_81 = eq(io.ctl.op2_sel, UInt<3>("h0")) @[dpath.scala 228:131]
    node _T_82 = and(_T_80, _T_81) @[dpath.scala 228:112]
    node _T_83 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 229:45]
    node _T_84 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 229:80]
    node _T_85 = and(_T_83, _T_84) @[dpath.scala 229:63]
    node _T_86 = and(_T_85, mem_reg_ctrl_rf_wen) @[dpath.scala 229:89]
    node _T_87 = eq(io.ctl.op2_sel, UInt<3>("h0")) @[dpath.scala 229:131]
    node _T_88 = and(_T_86, _T_87) @[dpath.scala 229:112]
    node _T_89 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 230:45]
    node _T_90 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 230:80]
    node _T_91 = and(_T_89, _T_90) @[dpath.scala 230:63]
    node _T_92 = and(_T_91, wb_reg_ctrl_rf_wen) @[dpath.scala 230:89]
    node _T_93 = eq(io.ctl.op2_sel, UInt<3>("h0")) @[dpath.scala 230:131]
    node _T_94 = and(_T_92, _T_93) @[dpath.scala 230:112]
    node _T_95 = mux(_T_94, wb_reg_wbdata, dec_alu_op2) @[Mux.scala 98:16]
    node _T_96 = mux(_T_88, mem_wbdata, _T_95) @[Mux.scala 98:16]
    node _T_97 = mux(_T_82, exe_alu_out, _T_96) @[Mux.scala 98:16]
    dec_op2_data <= _T_97 @[dpath.scala 227:20]
    node _T_98 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 234:45]
    node _T_99 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 234:80]
    node _T_100 = and(_T_98, _T_99) @[dpath.scala 234:63]
    node _T_101 = and(_T_100, exe_reg_ctrl_rf_wen) @[dpath.scala 234:89]
    node _T_102 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 235:45]
    node _T_103 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 235:80]
    node _T_104 = and(_T_102, _T_103) @[dpath.scala 235:63]
    node _T_105 = and(_T_104, mem_reg_ctrl_rf_wen) @[dpath.scala 235:89]
    node _T_106 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 236:45]
    node _T_107 = neq(dec_rs2_addr, UInt<1>("h0")) @[dpath.scala 236:80]
    node _T_108 = and(_T_106, _T_107) @[dpath.scala 236:63]
    node _T_109 = and(_T_108, wb_reg_ctrl_rf_wen) @[dpath.scala 236:89]
    node _T_110 = mux(_T_109, wb_reg_wbdata, regfile.io.rs2_data) @[Mux.scala 98:16]
    node _T_111 = mux(_T_105, mem_wbdata, _T_110) @[Mux.scala 98:16]
    node _T_112 = mux(_T_101, exe_alu_out, _T_111) @[Mux.scala 98:16]
    dec_rs2_data <= _T_112 @[dpath.scala 233:20]
    node _T_113 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 251:31]
    node _T_114 = and(io.ctl.dec_stall, _T_113) @[dpath.scala 251:28]
    node _T_115 = or(_T_114, io.ctl.pipeline_kill) @[dpath.scala 251:51]
    when _T_115 : @[dpath.scala 252:4]
      exe_reg_valid <= UInt<1>("h0") @[dpath.scala 255:29]
      exe_reg_inst <= UInt<32>("h4033") @[dpath.scala 256:29]
      exe_reg_wbaddr <= UInt<1>("h0") @[dpath.scala 257:29]
      exe_reg_ctrl_rf_wen <= UInt<1>("h0") @[dpath.scala 258:29]
      exe_reg_ctrl_mem_val <= UInt<1>("h0") @[dpath.scala 259:29]
      exe_reg_ctrl_mem_fcn <= UInt<1>("h0") @[dpath.scala 260:29]
      exe_reg_ctrl_csr_cmd <= UInt<3>("h0") @[dpath.scala 261:29]
      exe_reg_ctrl_br_type <= UInt<4>("h0") @[dpath.scala 262:29]
    else :
      node _T_116 = eq(io.ctl.dec_stall, UInt<1>("h0")) @[dpath.scala 264:14]
      node _T_117 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 264:35]
      node _T_118 = and(_T_116, _T_117) @[dpath.scala 264:32]
      when _T_118 : @[dpath.scala 265:4]
        exe_reg_pc <= dec_reg_pc @[dpath.scala 267:29]
        exe_reg_rs1_addr <= dec_rs1_addr @[dpath.scala 268:29]
        exe_reg_rs2_addr <= dec_rs2_addr @[dpath.scala 269:29]
        exe_alu_op1 <= dec_op1_data @[dpath.scala 270:29]
        brjmp_offset <= dec_op2_data @[dpath.scala 271:29]
        exe_reg_rs2_data <= dec_rs2_data @[dpath.scala 272:29]
        exe_reg_ctrl_op2_sel <= io.ctl.op2_sel @[dpath.scala 273:29]
        exe_reg_ctrl_alu_fun <= io.ctl.alu_fun @[dpath.scala 274:29]
        exe_reg_ctrl_wb_sel <= io.ctl.wb_sel @[dpath.scala 275:29]
        when io.ctl.dec_kill : @[dpath.scala 278:7]
          exe_reg_valid <= UInt<1>("h0") @[dpath.scala 279:32]
          exe_reg_inst <= UInt<32>("h4033") @[dpath.scala 280:32]
          exe_reg_wbaddr <= UInt<1>("h0") @[dpath.scala 281:32]
          exe_reg_ctrl_rf_wen <= UInt<1>("h0") @[dpath.scala 282:32]
          exe_reg_ctrl_mem_val <= UInt<1>("h0") @[dpath.scala 283:32]
          exe_reg_ctrl_mem_fcn <= UInt<1>("h0") @[dpath.scala 284:32]
          exe_reg_ctrl_csr_cmd <= UInt<3>("h0") @[dpath.scala 285:32]
          exe_reg_ctrl_br_type <= UInt<4>("h0") @[dpath.scala 286:32]
        else :
          exe_reg_valid <= dec_reg_valid @[dpath.scala 290:32]
          exe_reg_inst <= dec_reg_inst @[dpath.scala 291:32]
          exe_reg_wbaddr <= dec_wbaddr @[dpath.scala 292:32]
          exe_reg_ctrl_rf_wen <= io.ctl.rf_wen @[dpath.scala 293:32]
          exe_reg_ctrl_mem_val <= io.ctl.mem_val @[dpath.scala 294:32]
          exe_reg_ctrl_mem_fcn <= io.ctl.mem_fcn @[dpath.scala 295:32]
          exe_reg_ctrl_mem_typ <= io.ctl.mem_typ @[dpath.scala 296:32]
          exe_reg_ctrl_csr_cmd <= io.ctl.csr_cmd @[dpath.scala 297:32]
          exe_reg_ctrl_br_type <= io.ctl.br_type @[dpath.scala 298:32]
    node alu_shamt = bits(brjmp_offset, 4, 0) @[dpath.scala 309:35]
    node _T_119 = add(exe_alu_op1, brjmp_offset) @[dpath.scala 310:37]
    node _T_120 = tail(_T_119, 1) @[dpath.scala 310:37]
    node exe_adder_out = bits(_T_120, 31, 0) @[dpath.scala 310:51]
    node _T_121 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h0")) @[dpath.scala 314:41]
    node _T_122 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h1")) @[dpath.scala 315:41]
    node _T_123 = sub(exe_alu_op1, brjmp_offset) @[dpath.scala 315:71]
    node _T_124 = tail(_T_123, 1) @[dpath.scala 315:71]
    node _T_125 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h5")) @[dpath.scala 316:41]
    node _T_126 = and(exe_alu_op1, brjmp_offset) @[dpath.scala 316:71]
    node _T_127 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h6")) @[dpath.scala 317:41]
    node _T_128 = or(exe_alu_op1, brjmp_offset) @[dpath.scala 317:71]
    node _T_129 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h7")) @[dpath.scala 318:41]
    node _T_130 = xor(exe_alu_op1, brjmp_offset) @[dpath.scala 318:71]
    node _T_131 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h8")) @[dpath.scala 319:41]
    node _T_132 = asSInt(exe_alu_op1) @[dpath.scala 319:77]
    node _T_133 = asSInt(brjmp_offset) @[dpath.scala 319:100]
    node _T_134 = lt(_T_132, _T_133) @[dpath.scala 319:80]
    node _T_135 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h9")) @[dpath.scala 320:41]
    node _T_136 = lt(exe_alu_op1, brjmp_offset) @[dpath.scala 320:71]
    node _T_137 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h2")) @[dpath.scala 321:41]
    node _T_138 = dshl(exe_alu_op1, alu_shamt) @[dpath.scala 321:72]
    node _T_139 = bits(_T_138, 31, 0) @[dpath.scala 321:85]
    node _T_140 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h4")) @[dpath.scala 322:41]
    node _T_141 = asSInt(exe_alu_op1) @[dpath.scala 322:77]
    node _T_142 = dshr(_T_141, alu_shamt) @[dpath.scala 322:80]
    node _T_143 = asUInt(_T_142) @[dpath.scala 322:100]
    node _T_144 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h3")) @[dpath.scala 323:41]
    node _T_145 = dshr(exe_alu_op1, alu_shamt) @[dpath.scala 323:71]
    node _T_146 = eq(exe_reg_ctrl_alu_fun, UInt<4>("ha")) @[dpath.scala 324:41]
    node _T_147 = eq(exe_reg_ctrl_alu_fun, UInt<4>("hb")) @[dpath.scala 325:41]
    node _T_148 = mux(_T_147, brjmp_offset, exe_reg_inst) @[Mux.scala 98:16]
    node _T_149 = mux(_T_146, exe_alu_op1, _T_148) @[Mux.scala 98:16]
    node _T_150 = mux(_T_144, _T_145, _T_149) @[Mux.scala 98:16]
    node _T_151 = mux(_T_140, _T_143, _T_150) @[Mux.scala 98:16]
    node _T_152 = mux(_T_137, _T_139, _T_151) @[Mux.scala 98:16]
    node _T_153 = mux(_T_135, _T_136, _T_152) @[Mux.scala 98:16]
    node _T_154 = mux(_T_131, _T_134, _T_153) @[Mux.scala 98:16]
    node _T_155 = mux(_T_129, _T_130, _T_154) @[Mux.scala 98:16]
    node _T_156 = mux(_T_127, _T_128, _T_155) @[Mux.scala 98:16]
    node _T_157 = mux(_T_125, _T_126, _T_156) @[Mux.scala 98:16]
    node _T_158 = mux(_T_122, _T_124, _T_157) @[Mux.scala 98:16]
    node _T_159 = mux(_T_121, exe_adder_out, _T_158) @[Mux.scala 98:16]
    exe_alu_out <= _T_159 @[dpath.scala 313:16]
    node _T_160 = add(exe_reg_pc, brjmp_offset) @[dpath.scala 330:38]
    node _T_161 = tail(_T_160, 1) @[dpath.scala 330:38]
    exe_brjmp_target <= _T_161 @[dpath.scala 330:24]
    exe_jump_reg_target <= exe_adder_out @[dpath.scala 331:24]
    node _T_162 = add(exe_reg_pc, UInt<3>("h4")) @[dpath.scala 333:38]
    node _T_163 = tail(_T_162, 1) @[dpath.scala 333:38]
    node exe_pc_plus4 = bits(_T_163, 31, 0) @[dpath.scala 333:44]
    when io.ctl.pipeline_kill : @[dpath.scala 336:4]
      mem_reg_valid <= UInt<1>("h0") @[dpath.scala 337:29]
      mem_reg_inst <= UInt<32>("h4033") @[dpath.scala 338:29]
      mem_reg_ctrl_rf_wen <= UInt<1>("h0") @[dpath.scala 339:29]
      mem_reg_ctrl_mem_val <= UInt<1>("h0") @[dpath.scala 340:29]
      mem_reg_ctrl_csr_cmd <= UInt<1>("h0") @[dpath.scala 341:29]
    else :
      node _T_164 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 343:15]
      when _T_164 : @[dpath.scala 344:4]
        mem_reg_valid <= exe_reg_valid @[dpath.scala 345:29]
        mem_reg_pc <= exe_reg_pc @[dpath.scala 346:29]
        mem_reg_inst <= exe_reg_inst @[dpath.scala 347:29]
        node _T_165 = eq(exe_reg_ctrl_wb_sel, UInt<2>("h2")) @[dpath.scala 348:57]
        node _T_166 = mux(_T_165, exe_pc_plus4, exe_alu_out) @[dpath.scala 348:35]
        mem_reg_alu_out <= _T_166 @[dpath.scala 348:29]
        mem_reg_wbaddr <= exe_reg_wbaddr @[dpath.scala 349:29]
        mem_reg_rs1_addr <= exe_reg_rs1_addr @[dpath.scala 350:29]
        mem_reg_rs2_addr <= exe_reg_rs2_addr @[dpath.scala 351:29]
        mem_reg_op1_data <= exe_alu_op1 @[dpath.scala 352:29]
        mem_reg_op2_data <= brjmp_offset @[dpath.scala 353:29]
        mem_reg_rs2_data <= exe_reg_rs2_data @[dpath.scala 354:29]
        mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[dpath.scala 355:29]
        mem_reg_ctrl_mem_val <= exe_reg_ctrl_mem_val @[dpath.scala 356:29]
        mem_reg_ctrl_mem_fcn <= exe_reg_ctrl_mem_fcn @[dpath.scala 357:29]
        mem_reg_ctrl_mem_typ <= exe_reg_ctrl_mem_typ @[dpath.scala 358:29]
        mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel @[dpath.scala 359:29]
        mem_reg_ctrl_csr_cmd <= exe_reg_ctrl_csr_cmd @[dpath.scala 360:29]
    inst csr of CSRFile @[dpath.scala 368:20]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.counters[0].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[1].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[2].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[3].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[4].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[5].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[6].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[7].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[8].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[9].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[10].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[11].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[12].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[13].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[14].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[15].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[16].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[17].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[18].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[19].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[20].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[21].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[22].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[23].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[24].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[25].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[26].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[27].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[28].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[29].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[30].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[31].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[32].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[33].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[34].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[35].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[36].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[37].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[38].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[39].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[40].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[41].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[42].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[43].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[44].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[45].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[46].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[47].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[48].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[49].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[50].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[51].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[52].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[53].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[54].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[55].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[56].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[57].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[58].inc is invalid @[dpath.scala 369:11]
    csr.io.counters[59].inc is invalid @[dpath.scala 369:11]
    csr.io.time is invalid @[dpath.scala 369:11]
    csr.io.pc is invalid @[dpath.scala 369:11]
    csr.io.retire is invalid @[dpath.scala 369:11]
    csr.io.exception is invalid @[dpath.scala 369:11]
    csr.io.evec is invalid @[dpath.scala 369:11]
    csr.io.status.uie is invalid @[dpath.scala 369:11]
    csr.io.status.sie is invalid @[dpath.scala 369:11]
    csr.io.status.hie is invalid @[dpath.scala 369:11]
    csr.io.status.mie is invalid @[dpath.scala 369:11]
    csr.io.status.upie is invalid @[dpath.scala 369:11]
    csr.io.status.spie is invalid @[dpath.scala 369:11]
    csr.io.status.hpie is invalid @[dpath.scala 369:11]
    csr.io.status.mpie is invalid @[dpath.scala 369:11]
    csr.io.status.spp is invalid @[dpath.scala 369:11]
    csr.io.status.hpp is invalid @[dpath.scala 369:11]
    csr.io.status.mpp is invalid @[dpath.scala 369:11]
    csr.io.status.fs is invalid @[dpath.scala 369:11]
    csr.io.status.xs is invalid @[dpath.scala 369:11]
    csr.io.status.mprv is invalid @[dpath.scala 369:11]
    csr.io.status.sum is invalid @[dpath.scala 369:11]
    csr.io.status.mxr is invalid @[dpath.scala 369:11]
    csr.io.status.tvm is invalid @[dpath.scala 369:11]
    csr.io.status.tw is invalid @[dpath.scala 369:11]
    csr.io.status.tsr is invalid @[dpath.scala 369:11]
    csr.io.status.zero1 is invalid @[dpath.scala 369:11]
    csr.io.status.sd is invalid @[dpath.scala 369:11]
    csr.io.status.prv is invalid @[dpath.scala 369:11]
    csr.io.status.debug is invalid @[dpath.scala 369:11]
    csr.io.decode.system_illegal is invalid @[dpath.scala 369:11]
    csr.io.decode.write_illegal is invalid @[dpath.scala 369:11]
    csr.io.decode.read_illegal is invalid @[dpath.scala 369:11]
    csr.io.decode.csr is invalid @[dpath.scala 369:11]
    csr.io.singleStep is invalid @[dpath.scala 369:11]
    csr.io.eret is invalid @[dpath.scala 369:11]
    csr.io.csr_stall is invalid @[dpath.scala 369:11]
    csr.io.rw.wdata is invalid @[dpath.scala 369:11]
    csr.io.rw.rdata is invalid @[dpath.scala 369:11]
    csr.io.rw.cmd is invalid @[dpath.scala 369:11]
    csr.io.hartid is invalid @[dpath.scala 369:11]
    node _T_167 = bits(mem_reg_inst, 31, 20) @[dpath.scala 370:38]
    csr.io.decode.csr <= _T_167 @[dpath.scala 370:23]
    csr.io.rw.wdata <= mem_reg_alu_out @[dpath.scala 371:20]
    csr.io.rw.cmd <= mem_reg_ctrl_csr_cmd @[dpath.scala 372:20]
    csr.io.retire <= wb_reg_valid @[dpath.scala 374:21]
    csr.io.exception <= io.ctl.mem_exception @[dpath.scala 375:21]
    csr.io.pc <= mem_reg_pc @[dpath.scala 376:21]
    exception_target <= csr.io.evec @[dpath.scala 377:21]
    io.dat.csr_eret <= csr.io.eret @[dpath.scala 379:20]
    csr.io.counters[0].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[1].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[2].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[3].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[4].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[5].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[6].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[7].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[8].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[9].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[10].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[11].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[12].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[13].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[14].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[15].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[16].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[17].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[18].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[19].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[20].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[21].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[22].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[23].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[24].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[25].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[26].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[27].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[28].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[29].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[30].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[31].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[32].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[33].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[34].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[35].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[36].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[37].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[38].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[39].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[40].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[41].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[42].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[43].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[44].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[45].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[46].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[47].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[48].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[49].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[50].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[51].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[52].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[53].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[54].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[55].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[56].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[57].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[58].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    csr.io.counters[59].inc <= UInt<1>("h0") @[dpath.scala 383:34]
    node _T_168 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h0")) @[dpath.scala 388:40]
    node _T_169 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h2")) @[dpath.scala 389:40]
    node _T_170 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h1")) @[dpath.scala 390:40]
    node _T_171 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h3")) @[dpath.scala 391:40]
    node _T_172 = mux(_T_171, csr.io.rw.rdata, mem_reg_alu_out) @[Mux.scala 98:16]
    node _T_173 = mux(_T_170, io.dmem.resp.bits.data, _T_172) @[Mux.scala 98:16]
    node _T_174 = mux(_T_169, mem_reg_alu_out, _T_173) @[Mux.scala 98:16]
    node _T_175 = mux(_T_168, mem_reg_alu_out, _T_174) @[Mux.scala 98:16]
    mem_wbdata <= _T_175 @[dpath.scala 387:15]
    node _T_176 = eq(io.ctl.full_stall, UInt<1>("h0")) @[dpath.scala 398:10]
    when _T_176 : @[dpath.scala 399:4]
      node _T_177 = eq(io.ctl.mem_exception, UInt<1>("h0")) @[dpath.scala 400:48]
      node _T_178 = and(mem_reg_valid, _T_177) @[dpath.scala 400:45]
      wb_reg_valid <= _T_178 @[dpath.scala 400:28]
      wb_reg_wbaddr <= mem_reg_wbaddr @[dpath.scala 401:28]
      wb_reg_wbdata <= mem_wbdata @[dpath.scala 402:28]
      node _T_179 = mux(io.ctl.mem_exception, UInt<1>("h0"), mem_reg_ctrl_rf_wen) @[dpath.scala 403:34]
      wb_reg_ctrl_rf_wen <= _T_179 @[dpath.scala 403:28]
    else :
      wb_reg_valid <= UInt<1>("h0") @[dpath.scala 407:28]
      wb_reg_ctrl_rf_wen <= UInt<1>("h0") @[dpath.scala 408:28]
    io.dat.dec_inst <= dec_reg_inst @[dpath.scala 417:22]
    node _T_180 = eq(exe_alu_op1, exe_reg_rs2_data) @[dpath.scala 418:43]
    io.dat.exe_br_eq <= _T_180 @[dpath.scala 418:22]
    node _T_181 = asSInt(exe_alu_op1) @[dpath.scala 419:49]
    node _T_182 = asSInt(exe_reg_rs2_data) @[dpath.scala 419:77]
    node _T_183 = lt(_T_181, _T_182) @[dpath.scala 419:52]
    io.dat.exe_br_lt <= _T_183 @[dpath.scala 419:22]
    node _T_184 = lt(exe_alu_op1, exe_reg_rs2_data) @[dpath.scala 420:52]
    io.dat.exe_br_ltu <= _T_184 @[dpath.scala 420:22]
    io.dat.exe_br_type <= exe_reg_ctrl_br_type @[dpath.scala 421:22]
    io.dat.mem_ctrl_dmem_val <= mem_reg_ctrl_mem_val @[dpath.scala 423:29]
    io.dmem.req.valid <= mem_reg_ctrl_mem_val @[dpath.scala 426:26]
    io.dmem.req.bits.addr <= mem_reg_alu_out @[dpath.scala 427:26]
    io.dmem.req.bits.fcn <= mem_reg_ctrl_mem_fcn @[dpath.scala 428:26]
    io.dmem.req.bits.typ <= mem_reg_ctrl_mem_typ @[dpath.scala 429:26]
    io.dmem.req.bits.data <= mem_reg_rs2_data @[dpath.scala 430:26]
    reg wb_reg_inst : UInt, clock with :
      reset => (UInt<1>("h0"), wb_reg_inst) @[dpath.scala 432:29]
    wb_reg_inst <= mem_reg_inst @[dpath.scala 432:29]
    node _T_185 = bits(csr.io.time, 31, 0) @[dpath.scala 435:18]
    reg REG : UInt, clock with :
      reset => (UInt<1>("h0"), REG) @[dpath.scala 437:14]
    REG <= mem_reg_pc @[dpath.scala 437:14]
    reg REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_1) @[dpath.scala 441:14]
    REG_1 <= mem_reg_rs1_addr @[dpath.scala 441:14]
    reg REG_2 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_2) @[dpath.scala 442:14]
    REG_2 <= mem_reg_op1_data @[dpath.scala 442:14]
    reg REG_3 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_3) @[dpath.scala 443:14]
    REG_3 <= mem_reg_rs2_addr @[dpath.scala 443:14]
    reg REG_4 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_4) @[dpath.scala 444:14]
    REG_4 <= mem_reg_op2_data @[dpath.scala 444:14]
    node _T_186 = mux(io.ctl.dec_stall, UInt<8>("h53"), UInt<8>("h20")) @[Mux.scala 98:16]
    node _T_187 = mux(io.ctl.full_stall, UInt<8>("h46"), _T_186) @[Mux.scala 98:16]
    node _T_188 = mux(io.ctl.pipeline_kill, UInt<8>("h4b"), _T_187) @[Mux.scala 98:16]
    node _T_189 = eq(UInt<2>("h2"), io.ctl.exe_pc_sel) @[Mux.scala 80:60]
    node _T_190 = mux(_T_189, UInt<8>("h52"), UInt<8>("h42")) @[Mux.scala 80:57]
    node _T_191 = eq(UInt<2>("h3"), io.ctl.exe_pc_sel) @[Mux.scala 80:60]
    node _T_192 = mux(_T_191, UInt<8>("h45"), _T_190) @[Mux.scala 80:57]
    node _T_193 = eq(UInt<2>("h0"), io.ctl.exe_pc_sel) @[Mux.scala 80:60]
    node _T_194 = mux(_T_193, UInt<8>("h20"), _T_192) @[Mux.scala 80:57]
    node _T_195 = mux(csr.io.exception, UInt<8>("h58"), UInt<8>("h20")) @[dpath.scala 455:10]
    node _T_196 = asUInt(reset) @[dpath.scala 434:10]
    node _T_197 = eq(_T_196, UInt<1>("h0")) @[dpath.scala 434:10]
    when _T_197 : @[dpath.scala 434:10]
      printf(clock, UInt<1>("h1"), "Cyc= %d [%d] pc=[%x] W[r%d=%x][%d] Op1=[r%d][%x] Op2=[r%d][%x] inst=[%x] %c%c%c DASM(%x)\n", _T_185, csr.io.retire, REG, wb_reg_wbaddr, wb_reg_wbdata, wb_reg_ctrl_rf_wen, REG_1, REG_2, REG_3, REG_4, wb_reg_inst, _T_188, _T_194, _T_195, wb_reg_inst) @[dpath.scala 434:10]

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { flip ddpath : { addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, flip dcpath : { halt : UInt<1>}, imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}}

    inst c of CtlPath @[core.scala 22:19]
    c.clock <= clock
    c.reset <= reset
    inst d of DatPath @[core.scala 23:19]
    d.clock <= clock
    d.reset <= reset
    d.io.ctl.mem_exception <= c.io.ctl.mem_exception @[core.scala 25:14]
    d.io.ctl.pipeline_kill <= c.io.ctl.pipeline_kill @[core.scala 25:14]
    d.io.ctl.fencei <= c.io.ctl.fencei @[core.scala 25:14]
    d.io.ctl.csr_cmd <= c.io.ctl.csr_cmd @[core.scala 25:14]
    d.io.ctl.mem_typ <= c.io.ctl.mem_typ @[core.scala 25:14]
    d.io.ctl.mem_fcn <= c.io.ctl.mem_fcn @[core.scala 25:14]
    d.io.ctl.mem_val <= c.io.ctl.mem_val @[core.scala 25:14]
    d.io.ctl.rf_wen <= c.io.ctl.rf_wen @[core.scala 25:14]
    d.io.ctl.wb_sel <= c.io.ctl.wb_sel @[core.scala 25:14]
    d.io.ctl.alu_fun <= c.io.ctl.alu_fun @[core.scala 25:14]
    d.io.ctl.op2_sel <= c.io.ctl.op2_sel @[core.scala 25:14]
    d.io.ctl.op1_sel <= c.io.ctl.op1_sel @[core.scala 25:14]
    d.io.ctl.dec_kill <= c.io.ctl.dec_kill @[core.scala 25:14]
    d.io.ctl.if_kill <= c.io.ctl.if_kill @[core.scala 25:14]
    d.io.ctl.br_type <= c.io.ctl.br_type @[core.scala 25:14]
    d.io.ctl.exe_pc_sel <= c.io.ctl.exe_pc_sel @[core.scala 25:14]
    d.io.ctl.full_stall <= c.io.ctl.full_stall @[core.scala 25:14]
    d.io.ctl.dec_stall <= c.io.ctl.dec_stall @[core.scala 25:14]
    c.io.dat.csr_eret <= d.io.dat.csr_eret @[core.scala 26:14]
    c.io.dat.mem_ctrl_dmem_val <= d.io.dat.mem_ctrl_dmem_val @[core.scala 26:14]
    c.io.dat.exe_br_type <= d.io.dat.exe_br_type @[core.scala 26:14]
    c.io.dat.exe_br_ltu <= d.io.dat.exe_br_ltu @[core.scala 26:14]
    c.io.dat.exe_br_lt <= d.io.dat.exe_br_lt @[core.scala 26:14]
    c.io.dat.exe_br_eq <= d.io.dat.exe_br_eq @[core.scala 26:14]
    c.io.dat.dec_inst <= d.io.dat.dec_inst @[core.scala 26:14]
    c.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 28:12]
    c.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 28:12]
    io.imem.req.bits.typ <= c.io.imem.req.bits.typ @[core.scala 28:12]
    io.imem.req.bits.fcn <= c.io.imem.req.bits.fcn @[core.scala 28:12]
    io.imem.req.bits.data <= c.io.imem.req.bits.data @[core.scala 28:12]
    io.imem.req.bits.addr <= c.io.imem.req.bits.addr @[core.scala 28:12]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 28:12]
    c.io.imem.req.ready <= io.imem.req.ready @[core.scala 28:12]
    d.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 29:12]
    d.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 29:12]
    io.imem.req.bits.typ <= d.io.imem.req.bits.typ @[core.scala 29:12]
    io.imem.req.bits.fcn <= d.io.imem.req.bits.fcn @[core.scala 29:12]
    io.imem.req.bits.data <= d.io.imem.req.bits.data @[core.scala 29:12]
    io.imem.req.bits.addr <= d.io.imem.req.bits.addr @[core.scala 29:12]
    io.imem.req.valid <= d.io.imem.req.valid @[core.scala 29:12]
    d.io.imem.req.ready <= io.imem.req.ready @[core.scala 29:12]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 30:22]
    c.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 32:12]
    c.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 32:12]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 32:12]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 32:12]
    io.dmem.req.bits.data <= c.io.dmem.req.bits.data @[core.scala 32:12]
    io.dmem.req.bits.addr <= c.io.dmem.req.bits.addr @[core.scala 32:12]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 32:12]
    c.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 32:12]
    d.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 33:12]
    d.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 33:12]
    io.dmem.req.bits.typ <= d.io.dmem.req.bits.typ @[core.scala 33:12]
    io.dmem.req.bits.fcn <= d.io.dmem.req.bits.fcn @[core.scala 33:12]
    io.dmem.req.bits.data <= d.io.dmem.req.bits.data @[core.scala 33:12]
    io.dmem.req.bits.addr <= d.io.dmem.req.bits.addr @[core.scala 33:12]
    io.dmem.req.valid <= d.io.dmem.req.valid @[core.scala 33:12]
    d.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 33:12]
    d.io.ddpath.resetpc <= io.ddpath.resetpc @[core.scala 35:16]
    io.ddpath.rdata <= d.io.ddpath.rdata @[core.scala 35:16]
    d.io.ddpath.validreq <= io.ddpath.validreq @[core.scala 35:16]
    d.io.ddpath.wdata <= io.ddpath.wdata @[core.scala 35:16]
    d.io.ddpath.addr <= io.ddpath.addr @[core.scala 35:16]
    c.io.dcpath.halt <= io.dcpath.halt @[core.scala 36:16]

  extmodule AsyncReadMem :
    output dataInstr : { flip addr : UInt<21>, data : UInt<32>}[2]
    output hw : { flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output dw : { flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output hr : { flip addr : UInt<21>, data : UInt<32>}
    input clk : Clock
    defname = AsyncReadMem

  module AsyncScratchPadMemory :
    input clock : Clock
    input reset : Reset
    output io : { flip core_ports : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}[2], flip debug_port : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}}

    inst async_data of AsyncReadMem @[memory.scala 115:27]
    async_data.clk is invalid
    async_data.hr is invalid
    async_data.dw is invalid
    async_data.hw is invalid
    async_data.dataInstr is invalid
    async_data.clk <= clock @[memory.scala 116:22]
    io.core_ports[0].resp.valid <= io.core_ports[0].req.valid @[memory.scala 119:35]
    io.core_ports[0].req.ready <= UInt<1>("h1") @[memory.scala 120:34]
    async_data.dataInstr[0].addr <= io.core_ports[0].req.bits.addr @[memory.scala 121:39]
    io.core_ports[1].resp.valid <= io.core_ports[1].req.valid @[memory.scala 119:35]
    io.core_ports[1].req.ready <= UInt<1>("h1") @[memory.scala 120:34]
    async_data.dataInstr[1].addr <= io.core_ports[1].req.bits.addr @[memory.scala 121:39]
    node _T = eq(io.core_ports[0].req.bits.typ, UInt<3>("h1")) @[memory.scala 130:17]
    node _T_1 = bits(async_data.dataInstr[0].data, 7, 7) @[memory.scala 130:52]
    node _T_2 = bits(_T_1, 0, 0) @[Bitwise.scala 72:15]
    node _T_3 = mux(_T_2, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12]
    node _T_4 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 130:67]
    node _T_5 = cat(_T_3, _T_4) @[Cat.scala 30:58]
    node _T_6 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h2")) @[memory.scala 131:17]
    node _T_7 = bits(async_data.dataInstr[0].data, 15, 15) @[memory.scala 131:52]
    node _T_8 = bits(_T_7, 0, 0) @[Bitwise.scala 72:15]
    node _T_9 = mux(_T_8, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12]
    node _T_10 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 131:68]
    node _T_11 = cat(_T_9, _T_10) @[Cat.scala 30:58]
    node _T_12 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h5")) @[memory.scala 132:17]
    node _T_13 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12]
    node _T_14 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 132:58]
    node _T_15 = cat(_T_13, _T_14) @[Cat.scala 30:58]
    node _T_16 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h6")) @[memory.scala 133:17]
    node _T_17 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12]
    node _T_18 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 133:58]
    node _T_19 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_20 = mux(_T_16, _T_19, async_data.dataInstr[0].data) @[Mux.scala 98:16]
    node _T_21 = mux(_T_12, _T_15, _T_20) @[Mux.scala 98:16]
    node _T_22 = mux(_T_6, _T_11, _T_21) @[Mux.scala 98:16]
    node _T_23 = mux(_T, _T_5, _T_22) @[Mux.scala 98:16]
    io.core_ports[0].resp.bits.data <= _T_23 @[memory.scala 129:40]
    node _T_24 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h1")) @[memory.scala 135:66]
    node _T_25 = mux(_T_24, UInt<1>("h1"), UInt<1>("h0")) @[memory.scala 135:30]
    async_data.dw.en <= _T_25 @[memory.scala 135:24]
    node _T_26 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h1")) @[memory.scala 136:79]
    node _T_27 = and(io.core_ports[0].req.valid, _T_26) @[memory.scala 136:41]
    when _T_27 : @[memory.scala 137:4]
      node _T_28 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 138:80]
      node _T_29 = shl(_T_28, 3) @[memory.scala 138:86]
      node _T_30 = dshl(io.core_ports[0].req.bits.data, _T_29) @[memory.scala 138:67]
      async_data.dw.data <= _T_30 @[memory.scala 138:29]
      node _T_31 = bits(io.core_ports[0].req.bits.addr, 31, 2) @[memory.scala 139:45]
      node _T_32 = cat(_T_31, UInt<2>("h0")) @[Cat.scala 30:58]
      async_data.dw.addr <= _T_32 @[memory.scala 139:29]
      node _T_33 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h1")) @[memory.scala 140:45]
      node _T_34 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 140:70]
      node _T_35 = dshl(UInt<1>("h1"), _T_34) @[memory.scala 140:58]
      node _T_36 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h2")) @[memory.scala 141:44]
      node _T_37 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 141:69]
      node _T_38 = dshl(UInt<2>("h3"), _T_37) @[memory.scala 141:57]
      node _T_39 = mux(_T_36, _T_38, UInt<4>("hf")) @[memory.scala 141:34]
      node _T_40 = mux(_T_33, _T_35, _T_39) @[memory.scala 140:35]
      async_data.dw.mask <= _T_40 @[memory.scala 140:29]
    io.core_ports[1].resp.bits.data <= async_data.dataInstr[1].data @[memory.scala 147:43]
    io.debug_port.req.ready <= UInt<1>("h1") @[memory.scala 152:28]
    io.debug_port.resp.valid <= io.debug_port.req.valid @[memory.scala 153:29]
    async_data.hr.addr <= io.debug_port.req.bits.addr @[memory.scala 155:26]
    io.debug_port.resp.bits.data <= async_data.hr.data @[memory.scala 156:33]
    node _T_41 = eq(io.debug_port.req.bits.fcn, UInt<1>("h1")) @[memory.scala 157:59]
    node _T_42 = mux(_T_41, UInt<1>("h1"), UInt<1>("h0")) @[memory.scala 157:30]
    async_data.hw.en <= _T_42 @[memory.scala 157:24]
    node _T_43 = eq(io.debug_port.req.bits.fcn, UInt<1>("h1")) @[memory.scala 158:64]
    node _T_44 = and(io.debug_port.req.valid, _T_43) @[memory.scala 158:34]
    when _T_44 : @[memory.scala 159:4]
      async_data.hw.addr <= io.debug_port.req.bits.addr @[memory.scala 160:29]
      async_data.hw.data <= io.debug_port.req.bits.data @[memory.scala 161:29]
      async_data.hw.mask <= UInt<4>("hf") @[memory.scala 162:29]

  module DebugModule :
    input clock : Clock
    input reset : Reset
    output io : { flip dmi : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, resp : UInt<2>}}}, ddpath : { addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, dcpath : { halt : UInt<1>}, debugmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, resetcore : UInt<1>}

    io.resetcore is invalid @[debug.scala 112:6]
    io.debugmem.resp.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.resp.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.typ is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.fcn is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.addr is invalid @[debug.scala 112:6]
    io.debugmem.req.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.ready is invalid @[debug.scala 112:6]
    io.dcpath.halt is invalid @[debug.scala 112:6]
    io.ddpath.resetpc is invalid @[debug.scala 112:6]
    io.ddpath.rdata is invalid @[debug.scala 112:6]
    io.ddpath.validreq is invalid @[debug.scala 112:6]
    io.ddpath.wdata is invalid @[debug.scala 112:6]
    io.ddpath.addr is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.resp is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.data is invalid @[debug.scala 112:6]
    io.dmi.resp.valid is invalid @[debug.scala 112:6]
    io.dmi.resp.ready is invalid @[debug.scala 112:6]
    io.dmi.req.bits.data is invalid @[debug.scala 112:6]
    io.dmi.req.bits.addr is invalid @[debug.scala 112:6]
    io.dmi.req.bits.op is invalid @[debug.scala 112:6]
    io.dmi.req.valid is invalid @[debug.scala 112:6]
    io.dmi.req.ready is invalid @[debug.scala 112:6]
    io.dmi.req.ready <= io.dmi.req.valid @[debug.scala 114:20]
    io.dmi.resp.bits.resp <= UInt<1>("h0") @[debug.scala 116:25]
    wire dmstatusReset : { reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>} @[debug.scala 117:28]
    dmstatusReset.versionlo is invalid @[debug.scala 118:17]
    dmstatusReset.versionhi is invalid @[debug.scala 118:17]
    dmstatusReset.cfgstrvalid is invalid @[debug.scala 118:17]
    dmstatusReset.reserved1 is invalid @[debug.scala 118:17]
    dmstatusReset.authbusy is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated is invalid @[debug.scala 118:17]
    dmstatusReset.anyhalted is invalid @[debug.scala 118:17]
    dmstatusReset.allhalted is invalid @[debug.scala 118:17]
    dmstatusReset.anyrunning is invalid @[debug.scala 118:17]
    dmstatusReset.allrunning is invalid @[debug.scala 118:17]
    dmstatusReset.anyunavail is invalid @[debug.scala 118:17]
    dmstatusReset.allunavail is invalid @[debug.scala 118:17]
    dmstatusReset.anynonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.allnonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.anyresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.allresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.reserved0 is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated <= UInt<1>("h1") @[debug.scala 119:31]
    dmstatusReset.versionlo <= UInt<2>("h2") @[debug.scala 120:27]
    reg dmstatus : { reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>}, clock with :
      reset => (reset, dmstatusReset) @[debug.scala 121:25]
    wire sbcsreset : { reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 122:23]
    sbcsreset.sbaccess8 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess16 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess32 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess64 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess128 is invalid @[debug.scala 123:13]
    sbcsreset.sbasize is invalid @[debug.scala 123:13]
    sbcsreset.sberror is invalid @[debug.scala 123:13]
    sbcsreset.sbautoread is invalid @[debug.scala 123:13]
    sbcsreset.sbautoincrement is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess is invalid @[debug.scala 123:13]
    sbcsreset.sbsingleread is invalid @[debug.scala 123:13]
    sbcsreset.reserved0 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess <= UInt<2>("h2") @[debug.scala 124:22]
    sbcsreset.sbasize <= UInt<6>("h20") @[debug.scala 125:21]
    sbcsreset.sbaccess32 <= UInt<1>("h1") @[debug.scala 126:24]
    sbcsreset.sbaccess16 <= UInt<1>("h0") @[debug.scala 127:24]
    sbcsreset.sbaccess8 <= UInt<1>("h0") @[debug.scala 128:23]
    reg sbcs : { reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>}, clock with :
      reset => (reset, sbcsreset) @[debug.scala 129:21]
    wire abstractcsReset : { reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 130:29]
    abstractcsReset.datacount is invalid @[debug.scala 131:19]
    abstractcsReset.reserved3 is invalid @[debug.scala 131:19]
    abstractcsReset.cmderr is invalid @[debug.scala 131:19]
    abstractcsReset.reserved2 is invalid @[debug.scala 131:19]
    abstractcsReset.busy is invalid @[debug.scala 131:19]
    abstractcsReset.reserved1 is invalid @[debug.scala 131:19]
    abstractcsReset.progsize is invalid @[debug.scala 131:19]
    abstractcsReset.reserved0 is invalid @[debug.scala 131:19]
    abstractcsReset.datacount <= UInt<1>("h1") @[debug.scala 132:29]
    abstractcsReset.progsize <= UInt<3>("h4") @[debug.scala 133:28]
    reg abstractcs : { reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>}, clock with :
      reset => (reset, abstractcsReset) @[debug.scala 134:27]
    reg command : { cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>}, clock with :
      reset => (UInt<1>("h0"), command) @[debug.scala 135:20]
    reg dmcontrol : { haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), dmcontrol) @[debug.scala 136:22]
    reg progbuf : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), progbuf) @[debug.scala 137:20]
    reg data0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data0) @[debug.scala 138:18]
    reg data1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data1) @[debug.scala 139:18]
    reg data2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data2) @[debug.scala 140:18]
    reg sbaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), sbaddr) @[debug.scala 141:19]
    reg sbdata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), sbdata) @[debug.scala 142:19]
    reg memreadfire : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[debug.scala 143:28]
    reg coreresetval : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[debug.scala 144:29]
    node lo_lo = cat(abstractcs.reserved3, abstractcs.datacount) @[debug.scala 147:47]
    node lo_hi = cat(abstractcs.reserved2, abstractcs.cmderr) @[debug.scala 147:47]
    node lo = cat(lo_hi, lo_lo) @[debug.scala 147:47]
    node hi_lo = cat(abstractcs.reserved1, abstractcs.busy) @[debug.scala 147:47]
    node hi_hi = cat(abstractcs.reserved0, abstractcs.progsize) @[debug.scala 147:47]
    node hi = cat(hi_hi, hi_lo) @[debug.scala 147:47]
    node _T = cat(hi, lo) @[debug.scala 147:47]
    node lo_lo_1 = cat(dmcontrol.ndmreset, dmcontrol.dmactive) @[debug.scala 148:45]
    node lo_hi_1 = cat(dmcontrol.hartsel, dmcontrol.reserved1) @[debug.scala 148:45]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[debug.scala 148:45]
    node hi_lo_1 = cat(dmcontrol.reserved0, dmcontrol.hasel) @[debug.scala 148:45]
    node hi_hi_hi = cat(dmcontrol.haltreq, dmcontrol.resumereq) @[debug.scala 148:45]
    node hi_hi_1 = cat(hi_hi_hi, dmcontrol.hartreset) @[debug.scala 148:45]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[debug.scala 148:45]
    node _T_1 = cat(hi_1, lo_1) @[debug.scala 148:45]
    node lo_lo_lo = cat(dmstatus.versionhi, dmstatus.versionlo) @[debug.scala 149:44]
    node lo_lo_hi = cat(dmstatus.reserved1, dmstatus.cfgstrvalid) @[debug.scala 149:44]
    node lo_lo_2 = cat(lo_lo_hi, lo_lo_lo) @[debug.scala 149:44]
    node lo_hi_lo = cat(dmstatus.authenticated, dmstatus.authbusy) @[debug.scala 149:44]
    node lo_hi_hi = cat(dmstatus.allhalted, dmstatus.anyhalted) @[debug.scala 149:44]
    node lo_hi_2 = cat(lo_hi_hi, lo_hi_lo) @[debug.scala 149:44]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[debug.scala 149:44]
    node hi_lo_lo = cat(dmstatus.allrunning, dmstatus.anyrunning) @[debug.scala 149:44]
    node hi_lo_hi = cat(dmstatus.allunavail, dmstatus.anyunavail) @[debug.scala 149:44]
    node hi_lo_2 = cat(hi_lo_hi, hi_lo_lo) @[debug.scala 149:44]
    node hi_hi_lo = cat(dmstatus.allnonexistent, dmstatus.anynonexistent) @[debug.scala 149:44]
    node hi_hi_hi_hi = cat(dmstatus.reserved0, dmstatus.allresumeack) @[debug.scala 149:44]
    node hi_hi_hi_1 = cat(hi_hi_hi_hi, dmstatus.anyresumeack) @[debug.scala 149:44]
    node hi_hi_2 = cat(hi_hi_hi_1, hi_hi_lo) @[debug.scala 149:44]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[debug.scala 149:44]
    node _T_2 = cat(hi_2, lo_2) @[debug.scala 149:44]
    node lo_lo_3 = cat(command.write, command.regno) @[debug.scala 150:41]
    node lo_hi_3 = cat(command.postexec, command.transfer) @[debug.scala 150:41]
    node lo_3 = cat(lo_hi_3, lo_lo_3) @[debug.scala 150:41]
    node hi_lo_3 = cat(command.size, command.reserved1) @[debug.scala 150:41]
    node hi_hi_3 = cat(command.cmdtype, command.reserved0) @[debug.scala 150:41]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[debug.scala 150:41]
    node _T_3 = cat(hi_3, lo_3) @[debug.scala 150:41]
    node lo_lo_hi_1 = cat(sbcs.sbaccess32, sbcs.sbaccess16) @[debug.scala 163:35]
    node lo_lo_4 = cat(lo_lo_hi_1, sbcs.sbaccess8) @[debug.scala 163:35]
    node lo_hi_hi_1 = cat(sbcs.sbasize, sbcs.sbaccess128) @[debug.scala 163:35]
    node lo_hi_4 = cat(lo_hi_hi_1, sbcs.sbaccess64) @[debug.scala 163:35]
    node lo_4 = cat(lo_hi_4, lo_lo_4) @[debug.scala 163:35]
    node hi_lo_hi_1 = cat(sbcs.sbautoincrement, sbcs.sbautoread) @[debug.scala 163:35]
    node hi_lo_4 = cat(hi_lo_hi_1, sbcs.sberror) @[debug.scala 163:35]
    node hi_hi_hi_2 = cat(sbcs.reserved0, sbcs.sbsingleread) @[debug.scala 163:35]
    node hi_hi_4 = cat(hi_hi_hi_2, sbcs.sbaccess) @[debug.scala 163:35]
    node hi_4 = cat(hi_hi_4, hi_lo_4) @[debug.scala 163:35]
    node _T_4 = cat(hi_4, lo_4) @[debug.scala 163:35]
    node _T_5 = eq(io.dmi.req.bits.addr, UInt<5>("h16")) @[debug.scala 166:79]
    node _T_6 = eq(io.dmi.req.bits.addr, UInt<5>("h10")) @[debug.scala 166:79]
    node _T_7 = eq(io.dmi.req.bits.addr, UInt<5>("h11")) @[debug.scala 166:79]
    node _T_8 = eq(io.dmi.req.bits.addr, UInt<5>("h17")) @[debug.scala 166:79]
    node _T_9 = eq(io.dmi.req.bits.addr, UInt<5>("h12")) @[debug.scala 166:79]
    node _T_10 = eq(io.dmi.req.bits.addr, UInt<5>("h18")) @[debug.scala 166:79]
    node _T_11 = eq(io.dmi.req.bits.addr, UInt<5>("h19")) @[debug.scala 166:79]
    node _T_12 = eq(io.dmi.req.bits.addr, UInt<3>("h4")) @[debug.scala 166:79]
    node _T_13 = eq(io.dmi.req.bits.addr, UInt<3>("h5")) @[debug.scala 166:79]
    node _T_14 = eq(io.dmi.req.bits.addr, UInt<3>("h6")) @[debug.scala 166:79]
    node _T_15 = eq(io.dmi.req.bits.addr, UInt<6>("h20")) @[debug.scala 166:79]
    node _T_16 = eq(io.dmi.req.bits.addr, UInt<6>("h21")) @[debug.scala 166:79]
    node _T_17 = eq(io.dmi.req.bits.addr, UInt<6>("h22")) @[debug.scala 166:79]
    node _T_18 = eq(io.dmi.req.bits.addr, UInt<6>("h23")) @[debug.scala 166:79]
    node _T_19 = eq(io.dmi.req.bits.addr, UInt<6>("h30")) @[debug.scala 166:79]
    node _T_20 = eq(io.dmi.req.bits.addr, UInt<6>("h34")) @[debug.scala 166:79]
    node _T_21 = eq(io.dmi.req.bits.addr, UInt<6>("h38")) @[debug.scala 166:79]
    node _T_22 = eq(io.dmi.req.bits.addr, UInt<6>("h39")) @[debug.scala 166:79]
    node _T_23 = eq(io.dmi.req.bits.addr, UInt<6>("h3c")) @[debug.scala 166:79]
    node _T_24 = mux(_T_5, _T, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_25 = mux(_T_6, _T_1, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_26 = mux(_T_7, _T_2, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_27 = mux(_T_8, _T_3, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_28 = mux(_T_9, UInt<21>("h111bc0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_29 = mux(_T_10, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_30 = mux(_T_11, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_31 = mux(_T_12, data0, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_32 = mux(_T_13, data1, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_33 = mux(_T_14, data2, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_34 = mux(_T_15, progbuf[0], UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_35 = mux(_T_16, progbuf[1], UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_36 = mux(_T_17, progbuf[2], UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_37 = mux(_T_18, progbuf[3], UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_38 = mux(_T_19, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_39 = mux(_T_20, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_40 = mux(_T_21, _T_4, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_41 = mux(_T_22, sbaddr, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_42 = mux(_T_23, sbdata, UInt<1>("h0")) @[Mux.scala 27:72]
    node _T_43 = or(_T_24, _T_25) @[Mux.scala 27:72]
    node _T_44 = or(_T_43, _T_26) @[Mux.scala 27:72]
    node _T_45 = or(_T_44, _T_27) @[Mux.scala 27:72]
    node _T_46 = or(_T_45, _T_28) @[Mux.scala 27:72]
    node _T_47 = or(_T_46, _T_29) @[Mux.scala 27:72]
    node _T_48 = or(_T_47, _T_30) @[Mux.scala 27:72]
    node _T_49 = or(_T_48, _T_31) @[Mux.scala 27:72]
    node _T_50 = or(_T_49, _T_32) @[Mux.scala 27:72]
    node _T_51 = or(_T_50, _T_33) @[Mux.scala 27:72]
    node _T_52 = or(_T_51, _T_34) @[Mux.scala 27:72]
    node _T_53 = or(_T_52, _T_35) @[Mux.scala 27:72]
    node _T_54 = or(_T_53, _T_36) @[Mux.scala 27:72]
    node _T_55 = or(_T_54, _T_37) @[Mux.scala 27:72]
    node _T_56 = or(_T_55, _T_38) @[Mux.scala 27:72]
    node _T_57 = or(_T_56, _T_39) @[Mux.scala 27:72]
    node _T_58 = or(_T_57, _T_40) @[Mux.scala 27:72]
    node _T_59 = or(_T_58, _T_41) @[Mux.scala 27:72]
    node _T_60 = or(_T_59, _T_42) @[Mux.scala 27:72]
    wire _WIRE : UInt<32> @[Mux.scala 27:72]
    _WIRE <= _T_60 @[Mux.scala 27:72]
    io.dmi.resp.bits.data <= _WIRE @[debug.scala 167:25]
    dmstatus.allhalted <= dmcontrol.haltreq @[debug.scala 169:22]
    dmstatus.allrunning <= dmcontrol.resumereq @[debug.scala 170:23]
    node _T_61 = eq(dmstatus.allrunning, UInt<1>("h0")) @[debug.scala 171:43]
    node _T_62 = and(dmstatus.allhalted, _T_61) @[debug.scala 171:40]
    io.dcpath.halt <= _T_62 @[debug.scala 171:18]
    node _T_63 = eq(io.dmi.req.bits.op, UInt<2>("h2")) @[debug.scala 172:28]
    when _T_63 : @[debug.scala 172:54]
      node _T_64 = and(_T_5, io.dmi.req.valid) @[debug.scala 173:54]
      when _T_64 : @[debug.scala 173:75]
        wire _WIRE_1 : { reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 174:42]
        wire _WIRE_2 : UInt<32>
        _WIRE_2 <= io.dmi.req.bits.data
        node _T_65 = bits(_WIRE_2, 4, 0) @[debug.scala 174:42]
        _WIRE_1.datacount <= _T_65 @[debug.scala 174:42]
        node _T_66 = bits(_WIRE_2, 7, 5) @[debug.scala 174:42]
        _WIRE_1.reserved3 <= _T_66 @[debug.scala 174:42]
        node _T_67 = bits(_WIRE_2, 10, 8) @[debug.scala 174:42]
        _WIRE_1.cmderr <= _T_67 @[debug.scala 174:42]
        node _T_68 = bits(_WIRE_2, 11, 11) @[debug.scala 174:42]
        _WIRE_1.reserved2 <= _T_68 @[debug.scala 174:42]
        node _T_69 = bits(_WIRE_2, 12, 12) @[debug.scala 174:42]
        _WIRE_1.busy <= _T_69 @[debug.scala 174:42]
        node _T_70 = bits(_WIRE_2, 23, 13) @[debug.scala 174:42]
        _WIRE_1.reserved1 <= _T_70 @[debug.scala 174:42]
        node _T_71 = bits(_WIRE_2, 28, 24) @[debug.scala 174:42]
        _WIRE_1.progsize <= _T_71 @[debug.scala 174:42]
        node _T_72 = bits(_WIRE_2, 31, 29) @[debug.scala 174:42]
        _WIRE_1.reserved0 <= _T_72 @[debug.scala 174:42]
        abstractcs.cmderr <= _WIRE_1.cmderr @[debug.scala 175:25]
      when _T_8 : @[debug.scala 177:50]
        wire _WIRE_3 : { cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>} @[debug.scala 178:39]
        wire _WIRE_4 : UInt<32>
        _WIRE_4 <= io.dmi.req.bits.data
        node _T_73 = bits(_WIRE_4, 15, 0) @[debug.scala 178:39]
        _WIRE_3.regno <= _T_73 @[debug.scala 178:39]
        node _T_74 = bits(_WIRE_4, 16, 16) @[debug.scala 178:39]
        _WIRE_3.write <= _T_74 @[debug.scala 178:39]
        node _T_75 = bits(_WIRE_4, 17, 17) @[debug.scala 178:39]
        _WIRE_3.transfer <= _T_75 @[debug.scala 178:39]
        node _T_76 = bits(_WIRE_4, 18, 18) @[debug.scala 178:39]
        _WIRE_3.postexec <= _T_76 @[debug.scala 178:39]
        node _T_77 = bits(_WIRE_4, 19, 19) @[debug.scala 178:39]
        _WIRE_3.reserved1 <= _T_77 @[debug.scala 178:39]
        node _T_78 = bits(_WIRE_4, 22, 20) @[debug.scala 178:39]
        _WIRE_3.size <= _T_78 @[debug.scala 178:39]
        node _T_79 = bits(_WIRE_4, 23, 23) @[debug.scala 178:39]
        _WIRE_3.reserved0 <= _T_79 @[debug.scala 178:39]
        node _T_80 = bits(_WIRE_4, 31, 24) @[debug.scala 178:39]
        _WIRE_3.cmdtype <= _T_80 @[debug.scala 178:39]
        node _T_81 = eq(_WIRE_3.size, UInt<2>("h2")) @[debug.scala 179:29]
        when _T_81 : @[debug.scala 179:37]
          command.postexec <= _WIRE_3.postexec @[debug.scala 180:26]
          command.regno <= _WIRE_3.regno @[debug.scala 181:23]
          command.transfer <= _WIRE_3.transfer @[debug.scala 182:26]
          command.write <= _WIRE_3.write @[debug.scala 183:23]
          abstractcs.cmderr <= UInt<1>("h1") @[debug.scala 184:27]
        else :
          abstractcs.cmderr <= UInt<2>("h2") @[debug.scala 186:27]
      when _T_6 : @[debug.scala 189:52]
        wire _WIRE_5 : { haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>} @[debug.scala 190:39]
        wire _WIRE_6 : UInt<32>
        _WIRE_6 <= io.dmi.req.bits.data
        node _T_82 = bits(_WIRE_6, 0, 0) @[debug.scala 190:39]
        _WIRE_5.dmactive <= _T_82 @[debug.scala 190:39]
        node _T_83 = bits(_WIRE_6, 1, 1) @[debug.scala 190:39]
        _WIRE_5.ndmreset <= _T_83 @[debug.scala 190:39]
        node _T_84 = bits(_WIRE_6, 15, 2) @[debug.scala 190:39]
        _WIRE_5.reserved1 <= _T_84 @[debug.scala 190:39]
        node _T_85 = bits(_WIRE_6, 25, 16) @[debug.scala 190:39]
        _WIRE_5.hartsel <= _T_85 @[debug.scala 190:39]
        node _T_86 = bits(_WIRE_6, 26, 26) @[debug.scala 190:39]
        _WIRE_5.hasel <= _T_86 @[debug.scala 190:39]
        node _T_87 = bits(_WIRE_6, 28, 27) @[debug.scala 190:39]
        _WIRE_5.reserved0 <= _T_87 @[debug.scala 190:39]
        node _T_88 = bits(_WIRE_6, 29, 29) @[debug.scala 190:39]
        _WIRE_5.hartreset <= _T_88 @[debug.scala 190:39]
        node _T_89 = bits(_WIRE_6, 30, 30) @[debug.scala 190:39]
        _WIRE_5.resumereq <= _T_89 @[debug.scala 190:39]
        node _T_90 = bits(_WIRE_6, 31, 31) @[debug.scala 190:39]
        _WIRE_5.haltreq <= _T_90 @[debug.scala 190:39]
        dmcontrol.haltreq <= _WIRE_5.haltreq @[debug.scala 191:25]
        dmcontrol.resumereq <= _WIRE_5.resumereq @[debug.scala 192:27]
        dmcontrol.hartreset <= _WIRE_5.hartreset @[debug.scala 193:27]
        dmcontrol.ndmreset <= _WIRE_5.ndmreset @[debug.scala 194:26]
        dmcontrol.dmactive <= _WIRE_5.dmactive @[debug.scala 195:26]
      when _T_21 : @[debug.scala 197:46]
        wire _WIRE_7 : { reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 198:36]
        wire _WIRE_8 : UInt<32>
        _WIRE_8 <= io.dmi.req.bits.data
        node _T_91 = bits(_WIRE_8, 0, 0) @[debug.scala 198:36]
        _WIRE_7.sbaccess8 <= _T_91 @[debug.scala 198:36]
        node _T_92 = bits(_WIRE_8, 1, 1) @[debug.scala 198:36]
        _WIRE_7.sbaccess16 <= _T_92 @[debug.scala 198:36]
        node _T_93 = bits(_WIRE_8, 2, 2) @[debug.scala 198:36]
        _WIRE_7.sbaccess32 <= _T_93 @[debug.scala 198:36]
        node _T_94 = bits(_WIRE_8, 3, 3) @[debug.scala 198:36]
        _WIRE_7.sbaccess64 <= _T_94 @[debug.scala 198:36]
        node _T_95 = bits(_WIRE_8, 4, 4) @[debug.scala 198:36]
        _WIRE_7.sbaccess128 <= _T_95 @[debug.scala 198:36]
        node _T_96 = bits(_WIRE_8, 11, 5) @[debug.scala 198:36]
        _WIRE_7.sbasize <= _T_96 @[debug.scala 198:36]
        node _T_97 = bits(_WIRE_8, 14, 12) @[debug.scala 198:36]
        _WIRE_7.sberror <= _T_97 @[debug.scala 198:36]
        node _T_98 = bits(_WIRE_8, 15, 15) @[debug.scala 198:36]
        _WIRE_7.sbautoread <= _T_98 @[debug.scala 198:36]
        node _T_99 = bits(_WIRE_8, 16, 16) @[debug.scala 198:36]
        _WIRE_7.sbautoincrement <= _T_99 @[debug.scala 198:36]
        node _T_100 = bits(_WIRE_8, 19, 17) @[debug.scala 198:36]
        _WIRE_7.sbaccess <= _T_100 @[debug.scala 198:36]
        node _T_101 = bits(_WIRE_8, 20, 20) @[debug.scala 198:36]
        _WIRE_7.sbsingleread <= _T_101 @[debug.scala 198:36]
        node _T_102 = bits(_WIRE_8, 31, 21) @[debug.scala 198:36]
        _WIRE_7.reserved0 <= _T_102 @[debug.scala 198:36]
        sbcs.sbsingleread <= _WIRE_7.sbsingleread @[debug.scala 199:25]
        sbcs.sbaccess <= _WIRE_7.sbaccess @[debug.scala 200:21]
        sbcs.sbautoincrement <= _WIRE_7.sbautoincrement @[debug.scala 201:28]
        sbcs.sbautoread <= _WIRE_7.sbautoread @[debug.scala 202:23]
        sbcs.sberror <= _WIRE_7.sberror @[debug.scala 203:20]
      when _T_22 : @[debug.scala 205:53]
        sbaddr <= io.dmi.req.bits.data @[debug.scala 205:62]
      when _T_23 : @[debug.scala 206:50]
        sbdata <= io.dmi.req.bits.data @[debug.scala 207:14]
        io.debugmem.req.bits.addr <= sbaddr @[debug.scala 208:33]
        io.debugmem.req.bits.data <= sbdata @[debug.scala 209:33]
        io.debugmem.req.bits.fcn <= UInt<1>("h1") @[debug.scala 210:32]
        io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 211:29]
        node _T_103 = and(sbcs.sbautoincrement, io.dmi.req.valid) @[debug.scala 212:33]
        when _T_103 : @[debug.scala 213:7]
          node _T_104 = add(sbaddr, UInt<3>("h4")) @[debug.scala 214:26]
          node _T_105 = tail(_T_104, 1) @[debug.scala 214:26]
          sbaddr <= _T_105 @[debug.scala 214:16]
      when _T_12 : @[debug.scala 217:48]
        data0 <= io.dmi.req.bits.data @[debug.scala 217:56]
      when _T_13 : @[debug.scala 218:50]
        data1 <= io.dmi.req.bits.data @[debug.scala 218:58]
      when _T_14 : @[debug.scala 219:50]
        data2 <= io.dmi.req.bits.data @[debug.scala 219:58]
    node _T_106 = and(command.regno, UInt<12>("hfff")) @[debug.scala 223:35]
    io.ddpath.addr <= _T_106 @[debug.scala 223:18]
    node _T_107 = neq(abstractcs.cmderr, UInt<1>("h0")) @[debug.scala 224:46]
    node _T_108 = and(command.transfer, _T_107) @[debug.scala 224:25]
    when _T_108 : @[debug.scala 224:54]
      when command.write : @[debug.scala 225:24]
        io.ddpath.wdata <= data0 @[debug.scala 226:23]
        io.ddpath.validreq <= UInt<1>("h1") @[debug.scala 227:26]
      else :
        data0 <= io.ddpath.rdata @[debug.scala 229:13]
      abstractcs.cmderr <= UInt<1>("h0") @[debug.scala 231:23]
    node _T_109 = eq(io.dmi.req.bits.op, UInt<2>("h2")) @[debug.scala 234:71]
    node _T_110 = and(_T_23, _T_109) @[debug.scala 234:49]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[debug.scala 234:8]
    when _T_111 : @[debug.scala 234:98]
      io.debugmem.req.bits.fcn <= UInt<1>("h0") @[debug.scala 235:30]
    reg firstreaddone : UInt<1>, clock with :
      reset => (UInt<1>("h0"), firstreaddone) @[debug.scala 239:26]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[debug.scala 241:50]
    REG <= io.debugmem.resp.valid @[debug.scala 241:50]
    node _T_112 = mux(firstreaddone, REG, io.dmi.req.valid) @[debug.scala 241:27]
    io.dmi.resp.valid <= _T_112 @[debug.scala 241:21]
    node _T_113 = eq(io.dmi.req.bits.op, UInt<1>("h1")) @[debug.scala 243:72]
    node _T_114 = and(_T_23, _T_113) @[debug.scala 243:49]
    node _T_115 = and(sbcs.sbautoread, firstreaddone) @[debug.scala 243:119]
    node _T_116 = or(_T_114, _T_115) @[debug.scala 243:99]
    when _T_116 : @[debug.scala 243:137]
      io.debugmem.req.bits.addr <= sbaddr @[debug.scala 244:31]
      io.debugmem.req.bits.fcn <= UInt<1>("h0") @[debug.scala 245:30]
      io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 246:27]
      when io.debugmem.resp.valid : @[debug.scala 249:33]
        sbdata <= io.debugmem.resp.bits.data @[debug.scala 250:14]
      memreadfire <= UInt<1>("h1") @[debug.scala 252:17]
      firstreaddone <= UInt<1>("h1") @[debug.scala 253:19]
    node _T_117 = and(memreadfire, io.debugmem.resp.valid) @[debug.scala 256:20]
    when _T_117 : @[debug.scala 257:3]
      sbdata <= io.debugmem.resp.bits.data @[debug.scala 260:12]
      memreadfire <= UInt<1>("h0") @[debug.scala 261:17]
      when sbcs.sbautoincrement : @[debug.scala 263:5]
        node _T_118 = add(sbaddr, UInt<3>("h4")) @[debug.scala 264:24]
        node _T_119 = tail(_T_118, 1) @[debug.scala 264:24]
        sbaddr <= _T_119 @[debug.scala 264:14]
    node _T_120 = eq(_T_23, UInt<1>("h0")) @[debug.scala 268:8]
    when _T_120 : @[debug.scala 268:48]
      firstreaddone <= UInt<1>("h0") @[debug.scala 269:19]
    io.resetcore <= coreresetval @[debug.scala 272:16]
    node _T_121 = eq(io.dmi.req.bits.addr, UInt<7>("h44")) @[debug.scala 274:30]
    node _T_122 = and(_T_121, io.dmi.req.valid) @[debug.scala 274:43]
    when _T_122 : @[debug.scala 274:63]
      coreresetval <= UInt<1>("h0") @[debug.scala 275:18]

  module SodorTile :
    input clock : Clock
    input reset : Reset
    output io : { flip dmi : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, resp : UInt<2>}}}}

    inst core of Core @[tile.scala 23:23]
    core.clock <= clock
    core.reset <= reset
    core.io.dmem.resp.bits.data is invalid @[tile.scala 24:12]
    core.io.dmem.resp.valid is invalid @[tile.scala 24:12]
    core.io.dmem.req.bits.typ is invalid @[tile.scala 24:12]
    core.io.dmem.req.bits.fcn is invalid @[tile.scala 24:12]
    core.io.dmem.req.bits.data is invalid @[tile.scala 24:12]
    core.io.dmem.req.bits.addr is invalid @[tile.scala 24:12]
    core.io.dmem.req.valid is invalid @[tile.scala 24:12]
    core.io.dmem.req.ready is invalid @[tile.scala 24:12]
    core.io.imem.resp.bits.data is invalid @[tile.scala 24:12]
    core.io.imem.resp.valid is invalid @[tile.scala 24:12]
    core.io.imem.req.bits.typ is invalid @[tile.scala 24:12]
    core.io.imem.req.bits.fcn is invalid @[tile.scala 24:12]
    core.io.imem.req.bits.data is invalid @[tile.scala 24:12]
    core.io.imem.req.bits.addr is invalid @[tile.scala 24:12]
    core.io.imem.req.valid is invalid @[tile.scala 24:12]
    core.io.imem.req.ready is invalid @[tile.scala 24:12]
    core.io.dcpath.halt is invalid @[tile.scala 24:12]
    core.io.ddpath.resetpc is invalid @[tile.scala 24:12]
    core.io.ddpath.rdata is invalid @[tile.scala 24:12]
    core.io.ddpath.validreq is invalid @[tile.scala 24:12]
    core.io.ddpath.wdata is invalid @[tile.scala 24:12]
    core.io.ddpath.addr is invalid @[tile.scala 24:12]
    inst memory of AsyncScratchPadMemory @[tile.scala 25:23]
    memory.clock <= clock
    memory.reset <= reset
    inst debug of DebugModule @[tile.scala 26:22]
    debug.clock <= clock
    debug.reset <= reset
    core.io.dmem.resp.bits.data <= memory.io.core_ports[0].resp.bits.data @[tile.scala 28:17]
    core.io.dmem.resp.valid <= memory.io.core_ports[0].resp.valid @[tile.scala 28:17]
    memory.io.core_ports[0].req.bits.typ <= core.io.dmem.req.bits.typ @[tile.scala 28:17]
    memory.io.core_ports[0].req.bits.fcn <= core.io.dmem.req.bits.fcn @[tile.scala 28:17]
    memory.io.core_ports[0].req.bits.data <= core.io.dmem.req.bits.data @[tile.scala 28:17]
    memory.io.core_ports[0].req.bits.addr <= core.io.dmem.req.bits.addr @[tile.scala 28:17]
    memory.io.core_ports[0].req.valid <= core.io.dmem.req.valid @[tile.scala 28:17]
    core.io.dmem.req.ready <= memory.io.core_ports[0].req.ready @[tile.scala 28:17]
    core.io.imem.resp.bits.data <= memory.io.core_ports[1].resp.bits.data @[tile.scala 29:17]
    core.io.imem.resp.valid <= memory.io.core_ports[1].resp.valid @[tile.scala 29:17]
    memory.io.core_ports[1].req.bits.typ <= core.io.imem.req.bits.typ @[tile.scala 29:17]
    memory.io.core_ports[1].req.bits.fcn <= core.io.imem.req.bits.fcn @[tile.scala 29:17]
    memory.io.core_ports[1].req.bits.data <= core.io.imem.req.bits.data @[tile.scala 29:17]
    memory.io.core_ports[1].req.bits.addr <= core.io.imem.req.bits.addr @[tile.scala 29:17]
    memory.io.core_ports[1].req.valid <= core.io.imem.req.valid @[tile.scala 29:17]
    core.io.imem.req.ready <= memory.io.core_ports[1].req.ready @[tile.scala 29:17]
    debug.io.debugmem.resp.bits.data <= memory.io.debug_port.resp.bits.data @[tile.scala 30:22]
    debug.io.debugmem.resp.valid <= memory.io.debug_port.resp.valid @[tile.scala 30:22]
    memory.io.debug_port.req.bits.typ <= debug.io.debugmem.req.bits.typ @[tile.scala 30:22]
    memory.io.debug_port.req.bits.fcn <= debug.io.debugmem.req.bits.fcn @[tile.scala 30:22]
    memory.io.debug_port.req.bits.data <= debug.io.debugmem.req.bits.data @[tile.scala 30:22]
    memory.io.debug_port.req.bits.addr <= debug.io.debugmem.req.bits.addr @[tile.scala 30:22]
    memory.io.debug_port.req.valid <= debug.io.debugmem.req.valid @[tile.scala 30:22]
    debug.io.debugmem.req.ready <= memory.io.debug_port.req.ready @[tile.scala 30:22]
    node _T = asUInt(reset) @[tile.scala 32:45]
    node _T_1 = or(debug.io.resetcore, _T) @[tile.scala 32:37]
    core.reset <= _T_1 @[tile.scala 32:15]
    core.io.ddpath.resetpc <= debug.io.ddpath.resetpc @[tile.scala 33:20]
    debug.io.ddpath.rdata <= core.io.ddpath.rdata @[tile.scala 33:20]
    core.io.ddpath.validreq <= debug.io.ddpath.validreq @[tile.scala 33:20]
    core.io.ddpath.wdata <= debug.io.ddpath.wdata @[tile.scala 33:20]
    core.io.ddpath.addr <= debug.io.ddpath.addr @[tile.scala 33:20]
    core.io.dcpath.halt <= debug.io.dcpath.halt @[tile.scala 34:20]
    io.dmi.resp.bits.resp <= debug.io.dmi.resp.bits.resp @[tile.scala 35:17]
    io.dmi.resp.bits.data <= debug.io.dmi.resp.bits.data @[tile.scala 35:17]
    io.dmi.resp.valid <= debug.io.dmi.resp.valid @[tile.scala 35:17]
    debug.io.dmi.resp.ready <= io.dmi.resp.ready @[tile.scala 35:17]
    debug.io.dmi.req.bits.data <= io.dmi.req.bits.data @[tile.scala 35:17]
    debug.io.dmi.req.bits.addr <= io.dmi.req.bits.addr @[tile.scala 35:17]
    debug.io.dmi.req.bits.op <= io.dmi.req.bits.op @[tile.scala 35:17]
    debug.io.dmi.req.valid <= io.dmi.req.valid @[tile.scala 35:17]
    io.dmi.req.ready <= debug.io.dmi.req.ready @[tile.scala 35:17]

  extmodule SimDTM :
    input clk : Clock
    input reset : UInt<1>
    output debug : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, resp : UInt<2>}}}
    output exit : UInt<32>
    defname = SimDTM

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { success : UInt<1>}

    inst tile of SodorTile @[top.scala 20:21]
    tile.clock <= clock
    tile.reset <= reset
    inst SimDTM of SimDTM @[top.scala 21:20]
    SimDTM.exit is invalid
    SimDTM.debug is invalid
    SimDTM.reset is invalid
    SimDTM.clk is invalid
    node _T = bits(reset, 0, 0) @[top.scala 21:54]
    SimDTM.clk <= clock @[debug.scala 74:12]
    SimDTM.reset <= _T @[debug.scala 75:14]
    SimDTM.debug.resp.bits.resp <= tile.io.dmi.resp.bits.resp @[debug.scala 76:11]
    SimDTM.debug.resp.bits.data <= tile.io.dmi.resp.bits.data @[debug.scala 76:11]
    SimDTM.debug.resp.valid <= tile.io.dmi.resp.valid @[debug.scala 76:11]
    tile.io.dmi.resp.ready <= SimDTM.debug.resp.ready @[debug.scala 76:11]
    tile.io.dmi.req.bits.data <= SimDTM.debug.req.bits.data @[debug.scala 76:11]
    tile.io.dmi.req.bits.addr <= SimDTM.debug.req.bits.addr @[debug.scala 76:11]
    tile.io.dmi.req.bits.op <= SimDTM.debug.req.bits.op @[debug.scala 76:11]
    tile.io.dmi.req.valid <= SimDTM.debug.req.valid @[debug.scala 76:11]
    SimDTM.debug.req.ready <= tile.io.dmi.req.ready @[debug.scala 76:11]
    node _T_1 = eq(SimDTM.exit, UInt<1>("h1")) @[debug.scala 78:26]
    io.success <= _T_1 @[debug.scala 78:15]
    node _T_2 = geq(SimDTM.exit, UInt<2>("h2")) @[debug.scala 79:19]
    when _T_2 : @[debug.scala 79:27]
      node _T_3 = dshr(SimDTM.exit, UInt<1>("h1")) @[debug.scala 80:59]
      node _T_4 = bits(reset, 0, 0) @[debug.scala 80:13]
      node _T_5 = eq(_T_4, UInt<1>("h0")) @[debug.scala 80:13]
      when _T_5 : @[debug.scala 80:13]
        printf(clock, UInt<1>("h1"), "*** FAILED *** (exit code = %d)\n", _T_3) @[debug.scala 80:13]

