{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542746164731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542746164731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "juego 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"juego\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542746164793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542746164871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542746164871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542746165168 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542746165184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542746166090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542746166090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542746166106 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542746166106 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "TimeQuest Timing Analyzer is analyzing 75 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542746168324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juego.sdc " "Synopsys Design Constraints File file not found: 'juego.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542746168324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542746168324 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datad  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~19  from: dataa  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542746168387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542746168387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542746168434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542746168434 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542746168434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor25:divisor\|\\reloj:clock  " "Automatically promoted node divisor25:divisor\|\\reloj:clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor25:divisor\|\\reloj:clock~0 " "Destination node divisor25:divisor\|\\reloj:clock~0" {  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "Automatically promoted node print:print_cuadrado\|divisorPrint:divisor_25\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[9\] " "Destination node print:print_cuadrado\|destruidos\[9\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[8\] " "Destination node print:print_cuadrado\|destruidos\[8\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[7\] " "Destination node print:print_cuadrado\|destruidos\[7\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[6\] " "Destination node print:print_cuadrado\|destruidos\[6\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[5\] " "Destination node print:print_cuadrado\|destruidos\[5\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[4\] " "Destination node print:print_cuadrado\|destruidos\[4\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[1\] " "Destination node print:print_cuadrado\|destruidos\[1\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[9\] " "Destination node print:print_cuadrado\|desp_asteroide7\[9\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 932 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[8\] " "Destination node print:print_cuadrado\|desp_asteroide7\[8\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 932 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[7\] " "Destination node print:print_cuadrado\|desp_asteroide7\[7\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 932 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542746168887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|LessThan57~2  " "Automatically promoted node print:print_cuadrado\|LessThan57~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~0 " "Destination node print:print_cuadrado\|desp_asteroide0~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~1 " "Destination node print:print_cuadrado\|desp_asteroide0~1" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~2 " "Destination node print:print_cuadrado\|desp_asteroide0~2" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~3 " "Destination node print:print_cuadrado\|desp_asteroide0~3" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~4 " "Destination node print:print_cuadrado\|desp_asteroide0~4" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|Add49~12 " "Destination node print:print_cuadrado\|Add49~12" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 940 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~5 " "Destination node print:print_cuadrado\|desp_asteroide0~5" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~6 " "Destination node print:print_cuadrado\|desp_asteroide0~6" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~7 " "Destination node print:print_cuadrado\|desp_asteroide0~7" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|Add49~21 " "Destination node print:print_cuadrado\|Add49~21" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 940 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542746168887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 860 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide1\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide1\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide2\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide2\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide3\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide3\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide4\[0\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide4\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide5\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide5\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide6\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide6\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide7\[0\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|explota_nave  " "Automatically promoted node print:print_cuadrado\|explota_nave " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542746168887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|explota_nave~0 " "Destination node print:print_cuadrado\|explota_nave~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542746168887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542746168887 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542746168887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542746169902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542746169902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542746169902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542746169902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542746169918 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542746169918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542746170355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542746170355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542746170355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542746170918 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542746170934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542746173980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542746176293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542746176371 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542746205556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542746205556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542746207212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 2.3% " "3e+03 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542746216071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542746218008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542746218008 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542746296143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542746389902 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542746389902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:01 " "Fitter routing operations ending: elapsed time is 00:03:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542746389918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.98 " "Total time spent on timing analysis during the Fitter is 12.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542746390262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542746390309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542746396105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542746396105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542746402370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542746404276 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Lbtn 3.3-V LVTTL V10 " "Pin Lbtn uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Lbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rbtn 3.3-V LVTTL W10 " "Pin Rbtn uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Rbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Ubtn 3.3-V LVTTL V9 " "Pin Ubtn uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Ubtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ubtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Dbtn 3.3-V LVTTL W9 " "Pin Dbtn uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Dbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "shoot 3.3-V LVTTL V8 " "Pin shoot uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { shoot } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shoot" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btnB 3.3-V LVTTL W8 " "Pin btnB uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { btnB } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btnB" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542746405104 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542746405104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg " "Generated suppressed messages file D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542746405386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5520 " "Peak virtual memory: 5520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542746406948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:40:06 2018 " "Processing ended: Tue Nov 20 14:40:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542746406948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542746406948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542746406948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542746406948 ""}
