
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003692                       # Number of seconds simulated
sim_ticks                                  3692192643                       # Number of ticks simulated
final_tick                               533263536897                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308317                       # Simulator instruction rate (inst/s)
host_op_rate                                   399276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287429                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932460                       # Number of bytes of host memory used
host_seconds                                 12845.58                       # Real time elapsed on the host
sim_insts                                  3960503287                       # Number of instructions simulated
sim_ops                                    5128927318                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       241792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       199424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       249600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       133120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               846336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       251776                       # Number of bytes written to this memory
system.physmem.bytes_written::total            251776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1889                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1558                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1950                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1040                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6612                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1967                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1967                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1456045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65487374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1594716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54012350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1490713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     67602106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1525381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36054457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229223142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1456045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1594716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1490713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1525381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6066856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68191458                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68191458                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68191458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1456045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65487374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1594716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54012350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1490713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     67602106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1525381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36054457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              297414601                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8854180                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085673                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534084                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206316                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262236                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196507                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          298973                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16793303                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085673                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495480                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038438                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        845390                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1631575                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8590482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.398897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4991294     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354358      4.13%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          338544      3.94%     66.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316540      3.68%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262939      3.06%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187375      2.18%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134451      1.57%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208567      2.43%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796414     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8590482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348499                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.896653                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472210                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       811634                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3439089                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42459                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825087                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19966039                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10460                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825087                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655124                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         438028                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        92226                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288213                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19365671                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156969                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26844965                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90216834                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90216834                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10049787                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3632                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704037                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22945                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414951                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605612                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23818                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5717251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17483950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8590482                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.700209                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838654                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3109218     36.19%     36.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712694     19.94%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356118     15.79%     71.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816095      9.50%     81.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835816      9.73%     91.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381476      4.44%     95.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       241677      2.81%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67413      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69975      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8590482                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     58.43%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20767     19.11%     77.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24397     22.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011649     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200469      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543682     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848218      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605612                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.649573                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108655                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007439                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37934177                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23770015                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714267                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46109                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667500                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233746                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825087                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         349580                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14066                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052544                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899863                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015715                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1886                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238433                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366227                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466187                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239383                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300933                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834746                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.622536                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245920                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235451                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203764                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24909740                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.607766                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369485                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814155                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205480                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7765395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.576120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.108473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3175215     40.89%     40.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049563     26.39%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849808     10.94%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431945      5.56%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449253      5.79%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226385      2.92%     92.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155394      2.00%     94.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89780      1.16%     95.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338052      4.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7765395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338052                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25480533                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36932355                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 263698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885418                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885418                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129410                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129410                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64939153                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475710                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18730205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8854180                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076782                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678494                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202057                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532792                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484723                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6226                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3750336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17073342                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076782                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1702107                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3620292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938472                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        388459                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1844000                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8494255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.320233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4873963     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645048      7.59%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321810      3.79%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237605      2.80%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          194600      2.29%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170059      2.00%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58936      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213012      2.51%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779222     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8494255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347495                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.928280                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3884223                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       362732                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3497579                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17602                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732115                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341702                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3068                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19115363                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4654                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732115                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4045435                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         164197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45577                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3352516                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154411                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18516916                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24553735                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84354614                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84354614                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16154870                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8398862                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395132                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2815798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       648278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8165                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       207549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17427943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14863866                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19881                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4993896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13654115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8494255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749873                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3032588     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811444     21.33%     57.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       918232     10.81%     67.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073296     12.64%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       804831      9.48%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514779      6.06%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221945      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65939      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51201      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8494255                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63616     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13495     15.50%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9931     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11679598     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119252      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526036     16.99%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537892      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14863866                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.678740                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38328910                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22424263                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14354940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14950908                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       783872                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732115                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         100704                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7354                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17430252                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2815798                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       648278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14544940                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2417245                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318926                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940956                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178898                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.642720                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14381518                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14354940                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8653174                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21389295                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621261                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404556                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10817092                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12312708                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5117668                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200161                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7762140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3609370     46.50%     46.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663824     21.44%     67.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901164     11.61%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329646      4.25%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284060      3.66%     87.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126026      1.62%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305711      3.94%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81730      1.05%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       460609      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7762140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10817092                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12312708                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2510489                       # Number of memory references committed
system.switch_cpus1.commit.loads              2031926                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924754                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10755782                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168294                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       460609                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24731803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35593854                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 359925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10817092                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12312708                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10817092                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818536                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818536                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.221693                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.221693                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67311313                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18861879                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19681379                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8854180                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3110505                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2524498                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211824                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1286601                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1223749                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330281                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9086                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3256706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17154714                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3110505                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1554030                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3621783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1115740                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        695046                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1601897                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8472593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.496543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.316918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4850810     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227362      2.68%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          258096      3.05%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          471654      5.57%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          210689      2.49%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          324894      3.83%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178248      2.10%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149758      1.77%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1801082     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8472593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351304                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.937471                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3437235                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       647438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3455767                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35184                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        896966                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       528734                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2748                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20419510                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4804                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        896966                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3624739                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         141627                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       248429                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3299081                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       261744                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19623451                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3800                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140950                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          781                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27481005                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91411206                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91411206                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16895308                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10585692                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4179                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2536                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           672337                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1832085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13982                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       333764                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18436945                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14832437                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29466                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6232824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18691112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8472593                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.750637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918319                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3038498     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764444     20.83%     56.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1223522     14.44%     71.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       839674      9.91%     81.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       694986      8.20%     89.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       379408      4.48%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372809      4.40%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        85927      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73325      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8472593                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         107383     76.97%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15074     10.81%     87.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17050     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12369036     83.39%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209716      1.41%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1478472      9.97%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       773579      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14832437                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.675190                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139509                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009406                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38306442                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24674118                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14405352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14971946                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28676                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       717608                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236818                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        896966                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57220                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9035                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18441138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1832085                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935228                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2523                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246613                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14554637                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1379511                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       277800                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2124428                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2060892                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            744917                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.643815                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14416644                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14405352                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9430200                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26465233                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.626955                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356324                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9902781                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12162617                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6278553                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7575627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.605493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.153354                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3059839     40.39%     40.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2031895     26.82%     67.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832103     10.98%     78.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       415430      5.48%     83.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426048      5.62%     89.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167960      2.22%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183965      2.43%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94652      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363735      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7575627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9902781                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12162617                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1812886                       # Number of memory references committed
system.switch_cpus2.commit.loads              1114476                       # Number of loads committed
system.switch_cpus2.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1748636                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10957545                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247483                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363735                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25652893                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37780151                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 381587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9902781                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12162617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9902781                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.894110                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.894110                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.118430                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.118430                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65430858                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19916105                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18891400                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8854180                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152802                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567625                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211316                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1300828                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1221693                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333858                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9451                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3147553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17411967                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152802                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1555551                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3833316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1134978                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        687458                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1541393                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8588020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.508412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4754704     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          334462      3.89%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274089      3.19%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          658317      7.67%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176807      2.06%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238743      2.78%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163773      1.91%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95880      1.12%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1891245     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8588020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356081                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.966525                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3285349                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       673491                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3686427                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23373                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        919378                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535794                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20855313                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        919378                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3526098                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104678                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       222058                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3464043                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       351760                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20117456                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139974                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       114758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28123535                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93938488                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93938488                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17288457                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10835018                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4214                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2523                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           985134                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1890302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       981840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19905                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       328585                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19001764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15079787                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30996                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6525021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20116545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8588020                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895287                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3024589     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1833219     21.35%     56.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1187334     13.83%     70.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       886525     10.32%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770133      8.97%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       402029      4.68%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341853      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68174      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74164      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8588020                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89316     69.63%     69.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19620     15.30%     84.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19327     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12532651     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210570      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1685      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1507432     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       827449      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15079787                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.703126                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128264                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008506                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38906853                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25531186                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14695354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15208051                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57376                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       745069                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247545                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        919378                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56955                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8079                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19005980                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1890302                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       981840                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2500                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248413                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14843153                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1412904                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236633                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2219335                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2091404                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806431                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676401                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14705421                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14695354                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9558211                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27155245                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.659708                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351984                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10131192                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12452446                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6553658                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214781                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7668642                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143780                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2995641     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2115080     27.58%     66.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       854054     11.14%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       491666      6.41%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392049      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164345      2.14%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193176      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95765      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366866      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7668642                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10131192                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12452446                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1879524                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145229                       # Number of loads committed
system.switch_cpus3.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1786254                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11223520                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253901                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366866                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26307711                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38932205                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 266160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10131192                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12452446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10131192                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.873952                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.873952                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.144227                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.144227                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66783844                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20291313                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19235901                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3434                       # number of misc regfile writes
system.l20.replacements                          1931                       # number of replacements
system.l20.tagsinuse                      8190.943876                       # Cycle average of tags in use
system.l20.total_refs                          629531                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10123                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.188185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.052031                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.800753                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   936.026749                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7189.064343                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003424                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.114261                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.877571                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8489                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8490                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1889                       # number of Writeback hits
system.l20.Writeback_hits::total                 1889                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8538                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8539                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8538                       # number of overall hits
system.l20.overall_hits::total                   8539                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1889                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1931                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1889                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1931                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1889                       # number of overall misses
system.l20.overall_misses::total                 1931                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     12657103                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    314152144                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      326809247                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     12657103                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    314152144                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       326809247                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     12657103                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    314152144                       # number of overall miss cycles
system.l20.overall_miss_latency::total      326809247                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10378                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10421                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1889                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1889                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10427                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10470                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10427                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10470                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.182020                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.185299                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.181164                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.184432                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.181164                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.184432                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 301359.595238                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166306.058232                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169243.525117                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 301359.595238                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166306.058232                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169243.525117                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 301359.595238                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166306.058232                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169243.525117                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 519                       # number of writebacks
system.l20.writebacks::total                      519                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1889                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1931                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1889                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1931                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1889                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1931                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12180099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    292656133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304836232                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12180099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    292656133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304836232                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12180099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    292656133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304836232                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.182020                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.185299                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.181164                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.184432                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.181164                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.184432                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 290002.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154926.486501                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157864.439151                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 290002.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154926.486501                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157864.439151                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 290002.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154926.486501                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157864.439151                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1602                       # number of replacements
system.l21.tagsinuse                      8191.403601                       # Cycle average of tags in use
system.l21.total_refs                          164981                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9794                       # Sample count of references to valid blocks.
system.l21.avg_refs                         16.845109                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          213.195544                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.043964                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   810.028635                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7128.135459                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.026025                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004888                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.098880                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870134                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999927                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4091                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4094                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1102                       # number of Writeback hits
system.l21.Writeback_hits::total                 1102                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4115                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4115                       # number of overall hits
system.l21.overall_hits::total                   4118                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1558                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1604                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1558                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1604                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1558                       # number of overall misses
system.l21.overall_misses::total                 1604                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15182299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    214240026                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      229422325                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15182299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    214240026                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       229422325                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15182299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    214240026                       # number of overall miss cycles
system.l21.overall_miss_latency::total      229422325                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5649                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5698                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1102                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1102                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5673                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5722                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5673                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5722                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275801                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281502                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274634                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280322                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274634                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280322                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137509.644416                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143031.374688                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137509.644416                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143031.374688                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137509.644416                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143031.374688                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 289                       # number of writebacks
system.l21.writebacks::total                      289                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1558                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1604                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1558                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1604                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1558                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1604                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14643422                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    195714990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    210358412                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14643422                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    195714990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210358412                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14643422                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    195714990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210358412                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275801                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281502                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274634                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280322                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274634                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280322                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318335.260870                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125619.377407                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131146.142145                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 318335.260870                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125619.377407                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131146.142145                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 318335.260870                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125619.377407                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131146.142145                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1992                       # number of replacements
system.l22.tagsinuse                      8190.357628                       # Cycle average of tags in use
system.l22.total_refs                          704972                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10180                       # Sample count of references to valid blocks.
system.l22.avg_refs                         69.250688                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          210.155314                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.658870                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   927.695224                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7015.848220                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025654                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004475                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.113244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.856427                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5485                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5489                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2102                       # number of Writeback hits
system.l22.Writeback_hits::total                 2102                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5546                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5550                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5546                       # number of overall hits
system.l22.overall_hits::total                   5550                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1950                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1993                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1950                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1993                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1950                       # number of overall misses
system.l22.overall_misses::total                 1993                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16662506                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    313317342                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      329979848                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16662506                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    313317342                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       329979848                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16662506                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    313317342                       # number of overall miss cycles
system.l22.overall_miss_latency::total      329979848                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7435                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7482                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2102                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2102                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7496                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7543                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7496                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7543                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.262273                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266373                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.260139                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.264218                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.260139                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.264218                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 387500.139535                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 160675.560000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165569.416959                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 387500.139535                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 160675.560000                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165569.416959                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 387500.139535                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 160675.560000                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165569.416959                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 439                       # number of writebacks
system.l22.writebacks::total                      439                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1950                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1993                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1950                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1993                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1950                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1993                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16172010                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    291114371                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    307286381                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16172010                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    291114371                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    307286381                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16172010                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    291114371                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    307286381                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.262273                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266373                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.260139                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.264218                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.260139                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.264218                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 376093.255814                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149289.421026                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154182.830406                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 376093.255814                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149289.421026                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154182.830406                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 376093.255814                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149289.421026                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154182.830406                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1084                       # number of replacements
system.l23.tagsinuse                      8190.223965                       # Cycle average of tags in use
system.l23.total_refs                          520325                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9275                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.099730                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          539.194664                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    40.311650                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   542.687201                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7068.030449                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.065820                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004921                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.066246                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.862797                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999783                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4542                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4543                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2688                       # number of Writeback hits
system.l23.Writeback_hits::total                 2688                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4594                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4595                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4594                       # number of overall hits
system.l23.overall_hits::total                   4595                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1039                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1040                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1084                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1040                       # number of overall misses
system.l23.overall_misses::total                 1084                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13982406                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    153364723                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      167347129                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       128084                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       128084                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13982406                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    153492807                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       167475213                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13982406                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    153492807                       # number of overall miss cycles
system.l23.overall_miss_latency::total      167475213                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5581                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5626                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2688                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2688                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5634                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5679                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5634                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5679                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.186167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.192499                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184594                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.190879                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184594                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.190879                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147608.010587                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154521.818098                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       128084                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       128084                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147589.237500                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154497.428967                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147589.237500                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154497.428967                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 720                       # number of writebacks
system.l23.writebacks::total                      720                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1039                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1040                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1084                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1040                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1084                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    141481628                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    154962236                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       116754                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       116754                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    141598382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    155078990                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    141598382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    155078990                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.186167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.192499                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.190879                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.190879                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136170.960539                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 143086.090489                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       116754                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       116754                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136152.290385                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 143061.798893                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136152.290385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 143061.798893                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.560833                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640204                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715137.335616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.740062                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.820772                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062083                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925578                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631510                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631510                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631510                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19872195                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19872195                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19872195                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19872195                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19872195                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19872195                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1631575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1631575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1631575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1631575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1631575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1631575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 305726.076923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 305726.076923                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 305726.076923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 305726.076923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 305726.076923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 305726.076923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12874779                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12874779                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12874779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12874779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12874779                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12874779                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 299413.465116                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 299413.465116                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 299413.465116                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 299413.465116                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 299413.465116                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 299413.465116                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10427                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374648                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10683                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16322.629224                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.244145                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.755855                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899391                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100609                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129913                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129913                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778461                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778461                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908374                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36579                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          184                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36763                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36763                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1871589090                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1871589090                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8224783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8224783                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1879813873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1879813873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1879813873                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1879813873                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166492                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166492                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945137                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945137                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945137                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945137                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031358                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018900                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51165.671287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51165.671287                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44699.907609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44699.907609                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51133.309931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51133.309931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51133.309931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51133.309931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1889                       # number of writebacks
system.cpu0.dcache.writebacks::total             1889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26201                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26336                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10378                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10427                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    395342427                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    395342427                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1049842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1049842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    396392269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    396392269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    396392269                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    396392269                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38094.278955                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38094.278955                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21425.346939                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21425.346939                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38015.946006                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38015.946006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38015.946006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38015.946006                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               559.073158                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913285251                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610732.365079                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.953711                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.119446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070439                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825512                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1843942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1843942                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1843942                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1843942                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1843942                       # number of overall hits
system.cpu1.icache.overall_hits::total        1843942                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     17743999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     17743999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     17743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     17743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     17743999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     17743999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1844000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1844000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1844000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1844000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1844000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1844000                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 305931.017241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 305931.017241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 305931.017241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15415638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15415638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15415638                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 314604.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5673                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206886249                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5929                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34893.953280                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.418130                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.581870                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2199292                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2199292                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2675495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2675495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2675495                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2675495                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17440                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           77                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17517                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17517                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17517                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17517                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1404424555                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1404424555                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1406955689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1406955689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1406955689                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1406955689                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2693012                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2693012                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2693012                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2693012                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007867                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006505                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80528.930906                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80528.930906                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80319.443341                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80319.443341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80319.443341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80319.443341                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu1.dcache.writebacks::total             1102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11791                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11844                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5649                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5673                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5673                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    246216850                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    246216850                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    246731853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    246731853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    246731853                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    246731853                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43585.917862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43585.917862                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43492.306187                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43492.306187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43492.306187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43492.306187                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.582352                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006646077                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939587.816956                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.582352                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066638                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.823049                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1601831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1601831                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1601831                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1601831                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1601831                       # number of overall hits
system.cpu2.icache.overall_hits::total        1601831                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total           66                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27761876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27761876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27761876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27761876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27761876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27761876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1601897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1601897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1601897                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1601897                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1601897                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1601897                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 420634.484848                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 420634.484848                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 420634.484848                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 420634.484848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 420634.484848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 420634.484848                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16909928                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16909928                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16909928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16909928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16909928                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16909928                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 359785.702128                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 359785.702128                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 359785.702128                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 359785.702128                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 359785.702128                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 359785.702128                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165329853                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21327.380418                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.005562                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.994438                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886740                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113260                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1075427                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1075427                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       694773                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        694773                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2467                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2467                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1668                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1770200                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1770200                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1770200                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1770200                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14928                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14928                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          231                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          231                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15159                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15159                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15159                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15159                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    920549751                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    920549751                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9093017                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9093017                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    929642768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    929642768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    929642768                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    929642768                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1090355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1090355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       695004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       695004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1785359                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1785359                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1785359                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1785359                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013691                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013691                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000332                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008491                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008491                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008491                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008491                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 61665.980105                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 61665.980105                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 39363.709957                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39363.709957                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 61326.127581                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61326.127581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 61326.127581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61326.127581                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2102                       # number of writebacks
system.cpu2.dcache.writebacks::total             2102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7493                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7493                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          170                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          170                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7435                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7435                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    362059342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    362059342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1586968                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1586968                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    363646310                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    363646310                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    363646310                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    363646310                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004199                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004199                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004199                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004199                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48696.616274                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48696.616274                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26015.868852                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26015.868852                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 48512.047759                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48512.047759                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 48512.047759                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48512.047759                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.983054                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004757985                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935949.874759                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.983054                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067281                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826896                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1541321                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1541321                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1541321                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1541321                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1541321                       # number of overall hits
system.cpu3.icache.overall_hits::total        1541321                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20804055                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20804055                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1541393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1541393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1541393                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1541393                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1541393                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1541393                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5634                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158220645                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5890                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26862.588285                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.671642                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.328358                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881530                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118470                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1073344                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1073344                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730107                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730107                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1717                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1803451                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1803451                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1803451                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1803451                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14025                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14603                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14603                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14603                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14603                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    806274486                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    806274486                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61794802                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61794802                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    868069288                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    868069288                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    868069288                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    868069288                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1087369                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1087369                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730685                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730685                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1818054                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1818054                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1818054                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1818054                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012898                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012898                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008032                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008032                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008032                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 57488.376898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 57488.376898                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 106911.422145                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106911.422145                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59444.585907                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59444.585907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59444.585907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59444.585907                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       328793                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109597.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2688                       # number of writebacks
system.cpu3.dcache.writebacks::total             2688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5634                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5634                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    194033370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    194033370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    195277614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    195277614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    195277614                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    195277614                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34766.774772                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34766.774772                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34660.563365                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34660.563365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34660.563365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34660.563365                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
