Info: Starting: Create simulation model
Info: qsys-generate /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc.qsys --simulation=VERILOG --output-directory=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading int_osc/int_osc.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 15.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: int_osc: Generating int_osc "int_osc" for SIM_VERILOG
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "int_osc" instantiated altera_int_osc "int_osc_0"
Info: int_osc: Done "int_osc" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/int_osc.spd --output-directory=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/int_osc.spd --output-directory=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/simulation/.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc.qsys --synthesis=VERILOG --output-directory=/pro/r7107/work/matt/trunk/atmega328clone/ip/int_osc/int_osc/synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading int_osc/int_osc.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 15.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: int_osc: Generating int_osc "int_osc" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "int_osc" instantiated altera_int_osc "int_osc_0"
Info: int_osc: Done "int_osc" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
