# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:33:56 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# End time: 17:33:56 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:33:56 on Oct 08,2020
# vcom -reportprogress 300 -work work troca_bits_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Compiling entity troca_bits_v2
# -- Compiling architecture troca_bits_v2 of troca_bits_v2
# End time: 17:33:56 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:33:56 on Oct 08,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Loading entity troca_bits_v2
# End time: 17:33:56 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -do "sim.do" 
# Start time: 17:33:56 on Oct 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.standards
# Loading work.testbench(testbench)
# Loading work.troca_bits_v2(troca_bits_v2)
# ** Note: TERMINOU
#    Time: 300 ns  Iteration: 0  Instance: /testbench
do sim.do
# ** Warning: (vlib-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# 
# ** Warning: (vmap-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Copying C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:34:54 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# End time: 17:34:54 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:34:54 on Oct 08,2020
# vcom -reportprogress 300 -work work troca_bits_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Compiling entity troca_bits_v2
# -- Compiling architecture troca_bits_v2 of troca_bits_v2
# End time: 17:34:54 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:34:54 on Oct 08,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Loading entity troca_bits_v2
# End time: 17:34:54 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:34:55 on Oct 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.standards
# Loading work.testbench(testbench)
# Loading work.troca_bits_v2(troca_bits_v2)
# ** Note: TERMINOU
#    Time: 300 ns  Iteration: 0  Instance: /testbench
DO SIm.do
# invalid command name "DO"
do sim.do
# ** Warning: (vlib-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# 
# ** Warning: (vmap-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Copying C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:36:52 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# -- Compiling package body standards
# -- Loading package standards
# ** Error: standards.vhd(19): (vcom-1136) Unknown identifier "reg3".
# 
# ** Error: standards.vhd(22): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(23): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(24): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(25): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(26): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(27): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(28): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(29): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(30): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(35): VHDL Compiler exiting
# End time: 17:36:52 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 4
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work standards.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:37:16 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# -- Compiling package body standards
# -- Loading package standards
# ** Error: standards.vhd(19): (vcom-1136) Unknown identifier "reg3".
# 
# ** Error: standards.vhd(22): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(23): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(24): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(25): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(26): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(27): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(28): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(29): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(30): Target type (error) in variable assignment is different from expression type.
# ** Error: standards.vhd(35): VHDL Compiler exiting
# End time: 17:37:16 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 4
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work standards.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:37:34 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# -- Compiling package body standards
# -- Loading package standards
# End time: 17:37:34 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:37:34 on Oct 08,2020
# vcom -reportprogress 300 -work work troca_bits_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Compiling entity troca_bits_v2
# -- Compiling architecture troca_bits_v2 of troca_bits_v2
# End time: 17:37:34 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:37:35 on Oct 08,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Loading entity troca_bits_v2
# End time: 17:37:35 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:37:35 on Oct 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.standards(body)
# Loading work.testbench(testbench)
# Loading work.troca_bits_v2(troca_bits_v2)
# ** Note: TERMINOU
#    Time: 300 ns  Iteration: 0  Instance: /testbench
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:38:23 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# End time: 17:38:23 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:38:23 on Oct 08,2020
# vcom -reportprogress 300 -work work troca_bits_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Compiling entity troca_bits_v2
# -- Compiling architecture troca_bits_v2 of troca_bits_v2
# ** Error: troca_bits_v2.vhd(40): (vcom-1136) Unknown identifier "CONV_VECTOR".
# 
# ** Error: troca_bits_v2.vhd(73): VHDL Compiler exiting
# End time: 17:38:23 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 5
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work troca_bits_v2.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:38:34 on Oct 08,2020
# vcom -reportprogress 300 -work work standards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package standards
# End time: 17:38:34 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:38:34 on Oct 08,2020
# vcom -reportprogress 300 -work work troca_bits_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Compiling entity troca_bits_v2
# -- Compiling architecture troca_bits_v2 of troca_bits_v2
# End time: 17:38:34 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:38:35 on Oct 08,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package standards
# -- Loading entity troca_bits_v2
# End time: 17:38:35 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:38:35 on Oct 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.standards
# Loading work.testbench(testbench)
# Loading work.troca_bits_v2(troca_bits_v2)
# ** Note: TERMINOU
#    Time: 300 ns  Iteration: 0  Instance: /testbench
