[{"DBLP title": "Reconfiguration of IIR filters in response to computer resource availability.", "DBLP authors": ["Bonnie H. Ferri", "Aldo A. Ferri"], "year": 2009, "MAG papers": [{"PaperId": 2089494736, "PaperTitle": "reconfiguration of iir filters in response to computer resource availability", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A truly two-dimensional systolic array FPGA implementation of QR decomposition.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2009, "MAG papers": [{"PaperId": 1986431723, "PaperTitle": "a truly two dimensional systolic array fpga implementation of qr decomposition", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Application development with the FlexWAFE real-time stream processing architecture for FPGAs.", "DBLP authors": ["Amilcar do Carmo Lucas", "Henning Sahlbach", "Sean Whitty", "Sven Heithecker", "Rolf Ernst"], "year": 2009, "MAG papers": [{"PaperId": 2074099885, "PaperTitle": "application development with the flexwafe real time stream processing architecture for fpgas", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"braunschweig university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "An approximation algorithm for scheduling on heterogeneous reconfigurable resources.", "DBLP authors": ["Ani Nahapetian", "Philip Brisk", "Soheil Ghiasi", "Majid Sarrafzadeh"], "year": 2009, "MAG papers": [{"PaperId": 2115638297, "PaperTitle": "an approximation algorithm for scheduling on heterogeneous reconfigurable resources", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california los angeles": 2.0, "university of california davis": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Slotless module-based reconfiguration of embedded FPGAs.", "DBLP authors": ["Cameron D. Patterson", "Peter Athanas", "Matthew Shelburne", "John W. Bowen", "Jorge Sur\u00eds", "T. Dunham", "J. Rice"], "year": 2009, "MAG papers": [{"PaperId": 1970262313, "PaperTitle": "slotless module based reconfiguration of embedded fpgas", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"virginia tech": 7.0}}], "source": "ES"}, {"DBLP title": "A packet-switched network architecture for reconfigurable computing.", "DBLP authors": ["Scott Lloyd", "Quinn Snell"], "year": 2009, "MAG papers": [{"PaperId": 2062438251, "PaperTitle": "a packet switched network architecture for reconfigurable computing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brigham young university": 2.0}}], "source": "ES"}, {"DBLP title": "ReconOS: Multithreaded programming for reconfigurable computers.", "DBLP authors": ["Enno L\u00fcbbers", "Marco Platzner"], "year": 2009, "MAG papers": [{"PaperId": 1990079240, "PaperTitle": "reconos multithreaded programming for reconfigurable computers", "Year": 2009, "CitationCount": 106, "EstimatedCitation": 183, "Affiliations": {"university of paderborn": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration.", "DBLP authors": ["Jian Huang", "Matthew Parris", "Jooheung Lee", "Ronald F. DeMara"], "year": 2009, "MAG papers": [{"PaperId": 2058476306, "PaperTitle": "scalable fpga based architecture for dct computation using dynamic partial reconfiguration", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 122, "Affiliations": {"university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "REDEFINE: Runtime reconfigurable polymorphic ASIC.", "DBLP authors": ["Mythri Alle", "Keshavan Varadarajan", "Alexander Fell", "C. Ramesh Reddy", "Joseph Nimmy", "Saptarsi Das", "Prasenjit Biswas", "Jugantor Chetia", "Adarsha Rao", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "MAG papers": [{"PaperId": 1968238550, "PaperTitle": "redefine runtime reconfigurable polymorphic asic", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 62, "Affiliations": {"indian institute of science": 10.0}}], "source": "ES"}, {"DBLP title": "FPGA placement using space-filling curves: Theory meets practice.", "DBLP authors": ["Pritha Banerjee", "Susmita Sur-Kolay", "Arijit Bishnu", "Sandip Das", "Subhas C. Nandy", "Subhasis Bhattacharjee"], "year": 2009, "MAG papers": [{"PaperId": 2045443140, "PaperTitle": "fpga placement using space filling curves theory meets practice", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian statistical institute": 5.0}}], "source": "ES"}, {"DBLP title": "Power scalability in a mesh-connected reconfigurable architecture.", "DBLP authors": ["Paul Beckett"], "year": 2009, "MAG papers": [{"PaperId": 2000095533, "PaperTitle": "power scalability in a mesh connected reconfigurable architecture", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rmit university": 1.0}}], "source": "ES"}, {"DBLP title": "Spin transfer torque (STT)-MRAM-based runtime reconfiguration FPGA circuit.", "DBLP authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Pascale Mazoyer"], "year": 2009, "MAG papers": [{"PaperId": 2031539925, "PaperTitle": "spin transfer torque stt mram based runtime reconfiguration fpga circuit", "Year": 2009, "CitationCount": 122, "EstimatedCitation": 166, "Affiliations": {"stmicroelectronics": 1.0, "centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient encoding techniques for off-chip data buses.", "DBLP authors": ["Dinesh C. Suresh", "Banit Agrawal", "Jun Yang", "Walid A. Najjar"], "year": 2009, "MAG papers": [{"PaperId": 2005624096, "PaperTitle": "energy efficient encoding techniques for off chip data buses", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "On the exploitation of loop-level parallelism in embedded applications.", "DBLP authors": ["Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau", "Milind Girkar", "Xinmin Tian", "Hideki Saito"], "year": 2009, "MAG papers": [{"PaperId": 2006406264, "PaperTitle": "on the exploitation of loop level parallelism in embedded applications", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 3.0, "university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures.", "DBLP authors": ["Matin Hashemi", "Soheil Ghiasi"], "year": 2009, "MAG papers": [{"PaperId": 2067600201, "PaperTitle": "throughput driven synthesis of embedded software for pipelined execution on multicore architectures", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california davis": 2.0}}], "source": "ES"}, {"DBLP title": "A comparison of software platforms for wireless sensor networks: MANTIS, TinyOS, and ZigBee.", "DBLP authors": ["Mohammad Mostafizur Rahman Mozumdar", "Luciano Lavagno", "Laura Vanzago"], "year": 2009, "MAG papers": [{"PaperId": 2071123501, "PaperTitle": "a comparison of software platforms for wireless sensor networks mantis tinyos and zigbee", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of turin": 2.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of core-centric network processors.", "DBLP authors": ["Yi-Neng Lin", "Ying-Dar Lin", "Kuo-Kun Tseng", "Yuan-Cheng Lai"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Cross-layer customization for rapid and low-cost task preemption in multitasked embedded systems.", "DBLP authors": ["Xiangrong Zhou", "Peter Petrov"], "year": 2009, "MAG papers": [{"PaperId": 2012430669, "PaperTitle": "cross layer customization for rapid and low cost task preemption in multitasked embedded systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Low-latency time-portable real-time programming with Exotasks.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Daniel T. Iercan", "Christoph M. Kirsch", "V. T. Rajan", "Harald R\u00f6ck", "Rainer Trummer"], "year": 2009, "MAG papers": [{"PaperId": 2041012842, "PaperTitle": "low latency time portable real time programming with exotasks", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Register coalescing techniques for heterogeneous register architecture with copy sifting.", "DBLP authors": ["Minwook Ahn", "Yunheung Paek"], "year": 2009, "MAG papers": [{"PaperId": 2078229301, "PaperTitle": "register coalescing techniques for heterogeneous register architecture with copy sifting", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing memory requirements of resource-constrained applications.", "DBLP authors": ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y", "Ibrahim Kolcu"], "year": 2009, "MAG papers": [{"PaperId": 2033682515, "PaperTitle": "reducing memory requirements of resource constrained applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 1.0, "pennsylvania state university": 1.0, "microsoft": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Analytic modeling of network processors for parallel workload mapping.", "DBLP authors": ["Ning Weng", "Tilman Wolf"], "year": 2009, "MAG papers": [{"PaperId": 1980478243, "PaperTitle": "analytic modeling of network processors for parallel workload mapping", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of massachusetts amherst": 1.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "A fast scalable automaton-matching accelerator for embedded content processors.", "DBLP authors": ["Kuo-Kun Tseng", "Yuan-Cheng Lai", "Ying-Dar Lin", "Tsern-Huei Lee"], "year": 2009, "MAG papers": [{"PaperId": 2132845419, "PaperTitle": "a fast scalable automaton matching accelerator for embedded content processors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"hungkuang university": 1.0, "national taiwan university of science and technology": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation.", "DBLP authors": ["Mehrdad Reshadi", "Prabhat Mishra", "Nikil D. Dutt"], "year": 2009, "MAG papers": [{"PaperId": 1975499774, "PaperTitle": "hybrid compiled simulation an efficient technique for instruction set architecture simulation", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of florida": 1.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Memory allocation for embedded systems with a compile-time-unknown scratch-pad size.", "DBLP authors": ["Nghi Nguyen", "Angel Dominguez", "Rajeev Barua"], "year": 2009, "MAG papers": [{"PaperId": 1979940985, "PaperTitle": "memory allocation for embedded systems with a compile time unknown scratch pad size", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 119, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of a MicroBlaze-based warp processor.", "DBLP authors": ["Roman L. Lysecky", "Frank Vahid"], "year": 2009, "MAG papers": [{"PaperId": 1990771216, "PaperTitle": "design and implementation of a microblaze based warp processor", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 58, "Affiliations": {"university of california riverside": 1.0, "university of arizona": 1.0}}], "source": "ES"}, {"DBLP title": "MEMMU: Memory expansion for MMU-less embedded systems.", "DBLP authors": ["Lan S. Bai", "Lei Yang", "Robert P. Dick"], "year": 2009, "MAG papers": [{"PaperId": 2126050136, "PaperTitle": "memmu memory expansion for mmu less embedded systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "A novel software framework for embedded multiprocessor smart cameras.", "DBLP authors": ["Andreas Doblander", "Andreas Zoufal", "Bernhard Rinner"], "year": 2009, "MAG papers": [{"PaperId": 1989242507, "PaperTitle": "a novel software framework for embedded multiprocessor smart cameras", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Code transformation and instruction set extension.", "DBLP authors": ["Alastair Colin Murray", "Richard Vincent Bennett", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2009, "MAG papers": [{"PaperId": 2049159104, "PaperTitle": "code transformation and instruction set extension", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of edinburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Compiler-assisted soft error detection under performance and energy constraints in embedded systems.", "DBLP authors": ["Jie S. Hu", "Feihui Li", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "year": 2009, "MAG papers": [{"PaperId": 2025060113, "PaperTitle": "compiler assisted soft error detection under performance and energy constraints in embedded systems", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": {"pennsylvania state university": 5.0, "new jersey institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient placement and routing technique for fault-tolerant distributed embedded computing.", "DBLP authors": ["Roozbeh Jafari", "Hassan Ghasemzadeh", "Foad Dabiri", "Ani Nahapetian", "Majid Sarrafzadeh"], "year": 2009, "MAG papers": [{"PaperId": 2617729566, "PaperTitle": "an efficient placement and routing technique for fault tolerant distributed embedded computing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at dallas": 2.0, "university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Classes and inheritance in actor-oriented design.", "DBLP authors": ["Edward A. Lee", "Xiaojun Liu", "Stephen Neuendorffer"], "year": 2009, "MAG papers": [{"PaperId": 1971855334, "PaperTitle": "classes and inheritance in actor oriented design", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california berkeley": 1.0, "xilinx": 1.0, "sun microsystems": 1.0}}], "source": "ES"}, {"DBLP title": "SystemC/C-based model-driven design for embedded systems.", "DBLP authors": ["Elvinia Riccobene", "Patrizia Scandurra", "Sara Bocchio", "Alberto Rosti", "Luigi Lavazza", "Luigi Mantellini"], "year": 2009, "MAG papers": [{"PaperId": 2011494809, "PaperTitle": "systemc c based model driven design for embedded systems", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"stmicroelectronics": 2.0, "university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing CPU energy in real-time systems with discrete speed management.", "DBLP authors": ["Enrico Bini", "Giorgio C. Buttazzo", "Giuseppe Lipari"], "year": 2009, "MAG papers": [{"PaperId": 2004220906, "PaperTitle": "minimizing cpu energy in real time systems with discrete speed management", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 87, "Affiliations": {"sant anna school of advanced studies": 3.0}}], "source": "ES"}, {"DBLP title": "Functional test generation using design and property decomposition techniques.", "DBLP authors": ["Heon-Mo Koo", "Prabhat Mishra"], "year": 2009, "MAG papers": [{"PaperId": 2087214779, "PaperTitle": "functional test generation using design and property decomposition techniques", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}]