- {MinimumRequiredVersion: 4.33.0}
- aldebaran
- {Architecture: gfx90a, CUCount: 104}
- [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device 7400, Device
    740c]
- Activation: true
  ActivationComputeDataType: 0
  ActivationHPA: true
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 7
  DestDataType: 7
  Fp16AltImpl: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: false
  UseBeta: true
  UseBias: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
- - 1LDSBuffer: 0
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 4
    LSPB: 8
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 2, 4, 2, 2]
    MIInputPerThread: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 4
    MatrixInstBM: 2
    MatrixInstBN: 2
    MatrixInstK: 2
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 2, 4]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 7
      DestDataType: 7
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BBiasH_AH_MT64x64x32_MI16x16x2x4_SN_GSU1_MIWT2_2
    SourceSwap: false
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 1
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 4
    LSPB: 8
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 2, 4, 2, 2]
    MIInputPerThread: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 4
    MatrixInstBM: 2
    MatrixInstBN: 2
    MatrixInstK: 2
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 2, 4]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 7
      DestDataType: 7
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BBiasH_AH_MT64x64x32_MI16x16x2x4_SN_GSU2_MIWT2_2
    SourceSwap: false
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 1
    _DepthULds: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [128, 120, 1, 512, 128, 128, 128, 512]
    - [1, 369.564]
  - - [8192, 8192, 1, 512, 8192, 8192, 8192, 512]
    - [0, 152413.0]
- null
- null
- DeviceEfficiency
- null
- Equality