cell=split_4
verilog=split_4.rtl.sv
