{
  "design": {
    "design_info": {
      "boundary_crc": "0x3E1483F016035ED8",
      "device": "xcvu065-ffvc1517-1-i",
      "gen_directory": "../../../../FPGA.gen/sources_1/bd/RegSRx8_veri",
      "name": "RegSRx8_veri",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "RegSRx8_0": "",
      "axi_vip_0": ""
    },
    "ports": {
      "aresetn": {
        "direction": "I"
      },
      "aclk": {
        "direction": "I"
      },
      "resetuj": {
        "direction": "I",
        "left": "255",
        "right": "0"
      },
      "setuj": {
        "direction": "I",
        "left": "255",
        "right": "0"
      },
      "slv_regs": {
        "direction": "O",
        "left": "255",
        "right": "0"
      }
    },
    "components": {
      "RegSRx8_0": {
        "vlnv": "xilinx.com:user:RegSRx8:1.0",
        "ip_revision": "4",
        "xci_name": "RegSRx8_veri_RegSRx8_0_0",
        "xci_path": "ip\\RegSRx8_veri_RegSRx8_0_0\\RegSRx8_veri_RegSRx8_0_0.xci",
        "inst_hier_path": "RegSRx8_0",
        "has_run_ip_tcl": "true"
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "21",
        "xci_name": "RegSRx8_veri_axi_vip_0_0",
        "xci_path": "ip\\RegSRx8_veri_axi_vip_0_0\\RegSRx8_veri_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "RegSRx8_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "aclk",
          "RegSRx8_0/s00_axi_aclk",
          "axi_vip_0/aclk"
        ]
      },
      "Net1": {
        "ports": [
          "aresetn",
          "RegSRx8_0/s00_axi_aresetn",
          "axi_vip_0/aresetn"
        ]
      },
      "RegSRx8_0_slv_regs": {
        "ports": [
          "RegSRx8_0/slv_regs",
          "slv_regs"
        ]
      },
      "resetuj_1": {
        "ports": [
          "resetuj",
          "RegSRx8_0/resetuj"
        ]
      },
      "setuj_1": {
        "ports": [
          "setuj",
          "RegSRx8_0/setuj"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_RegSRx8_0_S00_AXI_reg": {
                "address_block": "/RegSRx8_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}