Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 6bbacf2906cc47c0971fe15e568fe6cd --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_i2c_sender_behav xil_defaultlib.tb_i2c_sender -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <busy> does not exist in entity <i2c_sender>.  Please compare the definition of block <i2c_sender> to its component declaration and its instantion to detect the mismatch. [/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_i2c_sender in library work failed.
