# soc_riscv_ai
soc chip using risc v with accelerator design
