
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -559 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/pa.fromNetlist.tcl}
# create_project -name freq_meter -dir "C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/planAhead_run_1" -part xc3s250evq100-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/freq_meter.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "freq_meter.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/freq_meter.ucf' to fileset 'constrs_1'
# add_files [list {freq_meter.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250evq100-4
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design freq_meter.ngc ...
WARNING:NetListWriters:298 - No output is written to freq_meter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dispdata<3 : 0> on block freq_meter is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file freq_meter.edif ...
ngc2edif: Total memory usage is 81536 kilobytes

Parsing EDIF File [./planAhead_run_1/freq_meter.data/cache/freq_meter_ngc_e80fdc37.edif]
Finished Parsing EDIF File [./planAhead_run_1/freq_meter.data/cache/freq_meter_ngc_e80fdc37.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'freq_meter' is not ideal for floorplanning, since the cellview 'freq_meter' defined in file 'freq_meter.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/freq_meter.ucf]
WARNING: [Constraints 18-7] Clock terminal sigin is located on a non-clock IO location P30 this can produce sub-optimal results [C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/freq_meter.ucf:60]
Finished Parsing UCF File [C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/frequency_meter/freq_meter/freq_meter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 2 instances

Phase 0 | Netlist Checksum: 6bb6cd18
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 568.770 ; gain = 148.383
startgroup
set_property package_pin P32 [get_ports {segment[0]}]
endgroup
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
