/* Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

/* top =  1  */
/* src = "src/ibex_wrap.sv:4.8" */
module ibex_wrap(clk, rst_n, scan_rst_n, test_en, debug_req, fetch_enable_0, instr_req, instr_gnt, instr_rvalid, instr_err, core_sleep, alert_minor, instr_addr_0, instr_addr_1, instr_addr_2, instr_addr_3, instr_addr_4, instr_addr_5, instr_rdata_0, instr_rdata_1, instr_rdata_2
, instr_rdata_3, instr_rdata_4, instr_rdata_5, data_req, data_gnt, data_rvalid, data_we, data_err, data_addr_0, data_addr_1, data_addr_2, data_addr_3, data_addr_4, data_addr_5, data_addr_6, data_rdata_0, data_rdata_1, data_rdata_2, data_rdata_3, data_wdata_0, data_wdata_1
, data_wdata_2, data_wdata_3, irq_software, irq_timer, irq_external, irq_nm);
  wire \$1001y ;
  wire \$1002y ;
  wire \$1003y ;
  wire \$1004y ;
  wire \$1006y ;
  wire \$1007y ;
  wire \$100y ;
  wire \$1016y ;
  wire [33:0] \$1017y ;
  wire \$1018y ;
  wire [31:0] \$1019y ;
  wire \$101y ;
  wire [33:0] \$1020y ;
  wire [33:0] \$1021y ;
  wire [33:0] \$1022y ;
  wire [34:0] \$1023y ;
  wire [34:0] \$1024y ;
  wire \$1025y ;
  wire \$1026y ;
  wire \$1027y ;
  wire \$1029y ;
  wire \$102y ;
  wire \$1030y ;
  wire \$1035y ;
  wire [31:0] \$103y ;
  wire \$1048y ;
  wire \$1049y ;
  wire \$104y ;
  wire \$1052y ;
  wire [31:0] \$1053y ;
  wire [32:0] \$1054y ;
  wire [32:0] \$1055y ;
  wire [31:0] \$1056y ;
  wire \$1058y ;
  wire \$1059y ;
  wire \$105y ;
  wire \$1060y ;
  wire \$1062y ;
  wire \$1063y ;
  wire \$1064y ;
  wire \$1065y ;
  wire \$1066y ;
  wire [4:0] \$1068y ;
  wire [31:0] \$1069y ;
  wire \$106y ;
  wire \$1070y ;
  wire \$1071y ;
  wire \$1072y ;
  wire [2:0] \$1073y ;
  wire \$1074y ;
  wire \$1075y ;
  wire [2:0] \$1076y ;
  wire \$107y ;
  wire [31:0] \$1080y ;
  wire [31:0] \$1081y ;
  wire [31:0] \$1082y ;
  wire [31:0] \$1083y ;
  wire [31:0] \$1084y ;
  wire \$1085y ;
  wire \$1086y ;
  wire \$1087y ;
  wire \$1088y ;
  wire [2:0] \$1089y ;
  wire \$108y ;
  wire [31:0] \$1090y ;
  wire \$1091y ;
  wire [31:0] \$1093y ;
  wire \$1094y ;
  wire [33:0] \$1095y ;
  wire [33:0] \$1096y ;
  wire [31:0] \$1098y ;
  wire \$1099y ;
  wire \$109y ;
  wire \$10y ;
  wire \$110y ;
  wire \$1111y ;
  wire \$1113y ;
  wire \$1114y ;
  wire \$1115y ;
  wire \$1116y ;
  wire \$1117y ;
  wire \$1118y ;
  wire \$1119y ;
  wire \$111y ;
  wire \$1120y ;
  wire \$1122y ;
  wire \$1126y ;
  wire \$112y ;
  wire \$1134y ;
  wire \$1135y ;
  wire \$1138y ;
  wire \$1139y ;
  wire \$113y ;
  wire [31:0] \$1144y ;
  wire \$1146y ;
  wire \$1147y ;
  wire \$114y ;
  wire \$1152y ;
  wire \$1154y ;
  wire \$1156y ;
  wire \$1158y ;
  wire \$115y ;
  wire \$1162y ;
  wire \$1164y ;
  wire \$1166y ;
  wire \$1168y ;
  wire \$116y ;
  wire \$1173y ;
  wire \$1174y ;
  wire \$1175y ;
  wire \$1176y ;
  wire \$1177y ;
  wire \$1178y ;
  wire \$1179y ;
  wire [31:0] \$117y ;
  wire \$1181y ;
  wire [2:0] \$1182y ;
  wire [2:0] \$1183y ;
  wire \$118y ;
  wire \$1197y ;
  wire \$119y ;
  wire \$12 ;
  wire \$1202y ;
  wire \$1203y ;
  wire \$1204y ;
  wire [2:0] \$1205y ;
  wire \$1206y ;
  wire \$1207y ;
  wire \$1208y ;
  wire \$1209y ;
  wire \$120y ;
  wire \$1218y ;
  wire \$1219y ;
  wire \$121y ;
  wire \$1224y ;
  wire \$1225y ;
  wire \$122y ;
  wire \$123y ;
  wire \$1242y ;
  wire \$1243y ;
  wire \$1244y ;
  wire \$1245y ;
  wire \$1247y ;
  wire \$1248y ;
  wire \$1249y ;
  wire \$124y ;
  wire \$1250y ;
  wire \$1251y ;
  wire \$1252y ;
  wire \$1253y ;
  wire \$1254y ;
  wire \$1255y ;
  wire \$1256y ;
  wire \$1257y ;
  wire \$1258y ;
  wire \$1259y ;
  wire \$125y ;
  wire \$1260y ;
  wire \$1261y ;
  wire \$1262y ;
  wire \$1263y ;
  wire \$1264y ;
  wire \$1265y ;
  wire \$1266y ;
  wire \$1267y ;
  wire \$1268y ;
  wire \$1269y ;
  wire \$126y ;
  wire \$1270y ;
  wire \$1271y ;
  wire \$1272y ;
  wire \$1273y ;
  wire \$1274y ;
  wire \$1275y ;
  wire \$1276y ;
  wire \$1277y ;
  wire \$1278y ;
  wire \$1279y ;
  wire \$1280y ;
  wire \$1281y ;
  wire \$1282y ;
  wire \$1283y ;
  wire \$1284y ;
  wire \$1286y ;
  wire \$1287y ;
  wire \$1288y ;
  wire \$1289y ;
  wire \$128y ;
  wire \$1290y ;
  wire \$1291y ;
  wire \$1292y ;
  wire \$1293y ;
  wire \$1294y ;
  wire \$1295y ;
  wire \$1296y ;
  wire \$1297y ;
  wire \$1298y ;
  wire \$1299y ;
  wire \$129y ;
  wire \$13 ;
  wire \$1300y ;
  wire \$1301y ;
  wire \$1302y ;
  wire \$1303y ;
  wire \$1304y ;
  wire \$1305y ;
  wire \$1313y ;
  wire \$1314y ;
  wire \$1315y ;
  wire \$1316y ;
  wire \$1317y ;
  wire [31:0] \$1318y ;
  wire [31:0] \$1319y ;
  wire [31:0] \$1320y ;
  wire \$1321y ;
  wire \$1323y ;
  wire \$1324y ;
  wire \$1325y ;
  wire \$1326y ;
  wire \$1327y ;
  wire \$1328y ;
  wire \$1329y ;
  wire \$1330y ;
  wire \$1331y ;
  wire \$1335y ;
  wire \$1336y ;
  wire \$1337y ;
  wire \$1338y ;
  wire \$1339y ;
  wire \$1341y ;
  wire \$1343y ;
  wire \$1344y ;
  wire \$1345y ;
  wire \$1346y ;
  wire \$1347y ;
  wire \$1348y ;
  wire \$1349y ;
  wire \$1350y ;
  wire \$1351y ;
  wire \$1353y ;
  wire [25:0] \$1354y ;
  wire [5:0] \$1357y ;
  wire \$1358y ;
  wire [31:0] \$1359y ;
  wire [31:0] \$1360y ;
  wire [31:0] \$1361y ;
  wire [5:0] \$1362y ;
  wire \$1363y ;
  wire [63:0] \$1364y ;
  wire [63:0] \$1365y ;
  wire [63:0] \$1366y ;
  wire [5:0] \$1367y ;
  wire \$1368y ;
  wire [63:0] \$1369y ;
  wire [63:0] \$1370y ;
  wire [63:0] \$1371y ;
  wire \$1375y ;
  wire \$1376y ;
  wire \$1377y ;
  wire \$1378y ;
  wire \$1379y ;
  wire \$1380y ;
  wire \$1381y ;
  wire \$1382y ;
  wire \$1383y ;
  wire \$1384y ;
  wire \$1385y ;
  wire \$1386y ;
  wire \$1387y ;
  wire \$1388y ;
  wire \$1389y ;
  wire \$1390y ;
  wire \$1391y ;
  wire \$1392y ;
  wire \$1393y ;
  wire \$1394y ;
  wire \$1395y ;
  wire \$1399y ;
  wire \$1400y ;
  wire [31:0] \$1401y ;
  wire \$1402y ;
  wire \$1403y ;
  wire \$1404y ;
  wire \$1406y ;
  wire \$1407y ;
  wire \$1408y ;
  wire \$1410y ;
  wire \$1411y ;
  wire \$1412y ;
  wire \$1413y ;
  wire [31:0] \$1414y ;
  wire [31:0] \$1415y ;
  wire [31:0] \$1416y ;
  wire \$1417y ;
  wire \$1418y ;
  wire \$1419y ;
  wire \$141y ;
  wire \$1420y ;
  wire [31:0] \$1421y ;
  wire [31:0] \$1422y ;
  wire [31:0] \$1423y ;
  wire \$142y ;
  wire \$143y ;
  wire \$144y ;
  wire \$145y ;
  wire \$1461y ;
  wire \$1462y ;
  wire \$1463y ;
  wire \$146y ;
  wire \$147y ;
  wire \$148y ;
  wire \$1498y ;
  wire \$149y ;
  wire \$150y ;
  wire \$151y ;
  wire \$1525y ;
  wire \$1526y ;
  wire [1:0] \$1527y ;
  wire [31:0] \$1529y ;
  wire \$152y ;
  wire [31:0] \$1530y ;
  wire [31:0] \$1531y ;
  wire \$1533y ;
  wire \$1534y ;
  wire \$1535y ;
  wire \$1536y ;
  wire \$1537y ;
  wire \$1538y ;
  wire \$1539y ;
  wire \$153y ;
  wire [17:0] \$1540y ;
  wire \$1541y ;
  wire \$1543y ;
  wire \$1544y ;
  wire \$1548y ;
  wire \$1549y ;
  wire \$1553y ;
  wire \$1554y ;
  wire \$1558y ;
  wire \$1559y ;
  wire \$1563y ;
  wire \$1564y ;
  wire \$1568y ;
  wire \$1569y ;
  wire \$156y ;
  wire \$1573y ;
  wire \$1574y ;
  wire \$1578y ;
  wire \$1579y ;
  wire \$157y ;
  wire \$1583y ;
  wire \$1584y ;
  wire \$1588y ;
  wire \$1589y ;
  wire \$158y ;
  wire \$1593y ;
  wire \$1594y ;
  wire \$1598y ;
  wire \$1599y ;
  wire [31:0] \$159y ;
  wire \$15y ;
  wire \$1603y ;
  wire \$1604y ;
  wire \$1608y ;
  wire \$1609y ;
  wire \$160y ;
  wire \$1613y ;
  wire \$161y ;
  wire [31:0] \$162y ;
  wire [63:0] \$1646y ;
  wire \$1648y ;
  wire \$1653y ;
  wire \$1654y ;
  wire \$1655y ;
  wire \$1656y ;
  wire [63:0] \$1657y ;
  wire \$1659y ;
  wire [31:0] \$165y ;
  wire \$1664y ;
  wire \$1665y ;
  wire \$1666y ;
  wire \$1667y ;
  wire \$1668y ;
  wire \$1669y ;
  wire [31:0] \$166y ;
  wire [63:0] \$1670y ;
  wire \$1672y ;
  wire \$1673y ;
  wire \$1674y ;
  wire \$1675y ;
  wire \$1676y ;
  wire \$1678y ;
  wire \$1679y ;
  wire \$167y ;
  wire \$1682y ;
  wire \$1683y ;
  wire \$1684y ;
  wire \$1685y ;
  wire \$168y ;
  wire \$1691y ;
  wire \$1692y ;
  wire \$1693y ;
  wire \$1694y ;
  wire \$1695y ;
  wire \$1696y ;
  wire \$1697y ;
  wire \$1699y ;
  wire \$169y ;
  wire [3:0] \$16y ;
  wire \$1700y ;
  wire \$1701y ;
  wire \$1702y ;
  wire \$1703y ;
  wire \$1704y ;
  wire \$1705y ;
  wire \$1706y ;
  wire \$1707y ;
  wire \$1708y ;
  wire \$1709y ;
  wire \$170y ;
  wire \$1710y ;
  wire \$1711y ;
  wire \$1712y ;
  wire \$1713y ;
  wire \$1714y ;
  wire \$1715y ;
  wire \$1716y ;
  wire \$1717y ;
  wire \$1718y ;
  wire \$1719y ;
  wire \$171y ;
  wire \$1720y ;
  wire \$1721y ;
  wire \$1722y ;
  wire \$1723y ;
  wire \$1724y ;
  wire \$1725y ;
  wire \$1726y ;
  wire \$1727y ;
  wire \$1728y ;
  wire \$1729y ;
  wire \$172y ;
  wire \$1730y ;
  wire \$1731y ;
  wire \$1732y ;
  wire \$1733y ;
  wire \$1734y ;
  wire \$1735y ;
  wire \$1736y ;
  wire \$1737y ;
  wire \$1738y ;
  wire \$1739y ;
  wire \$173y ;
  wire \$1740y ;
  wire \$1741y ;
  wire \$1742y ;
  wire \$1743y ;
  wire \$1744y ;
  wire \$1745y ;
  wire \$1746y ;
  wire \$1747y ;
  wire \$1748y ;
  wire \$1749y ;
  wire \$174y ;
  wire \$1750y ;
  wire \$1751y ;
  wire \$1752y ;
  wire \$1753y ;
  wire \$1754y ;
  wire \$1755y ;
  wire \$1756y ;
  wire \$1757y ;
  wire \$1758y ;
  wire \$1759y ;
  wire \$175y ;
  wire \$1760y ;
  wire \$1761y ;
  wire \$1762y ;
  wire \$1764y ;
  wire \$1765y ;
  wire \$1768y ;
  wire \$1769y ;
  wire \$176y ;
  wire \$1772y ;
  wire \$1773y ;
  wire \$1776y ;
  wire \$1777y ;
  wire \$177y ;
  wire \$1780y ;
  wire \$1781y ;
  wire \$1784y ;
  wire \$1785y ;
  wire \$1788y ;
  wire \$1789y ;
  wire \$178y ;
  wire \$1792y ;
  wire \$1793y ;
  wire \$1796y ;
  wire \$1797y ;
  wire \$179y ;
  wire [3:0] \$17y ;
  wire \$1800y ;
  wire \$1801y ;
  wire \$1804y ;
  wire \$1805y ;
  wire \$1808y ;
  wire \$1809y ;
  wire \$180y ;
  wire \$1812y ;
  wire \$1813y ;
  wire \$1816y ;
  wire \$1817y ;
  wire \$181y ;
  wire \$1820y ;
  wire \$1821y ;
  wire \$1824y ;
  wire \$1825y ;
  wire \$1828y ;
  wire \$1829y ;
  wire \$182y ;
  wire \$1832y ;
  wire \$1833y ;
  wire \$1836y ;
  wire \$1837y ;
  wire [1:0] \$183y ;
  wire \$1840y ;
  wire \$1841y ;
  wire \$1844y ;
  wire \$1845y ;
  wire \$1848y ;
  wire \$1849y ;
  wire [1:0] \$184y ;
  wire \$1852y ;
  wire \$1853y ;
  wire \$1856y ;
  wire \$1857y ;
  wire \$185y ;
  wire \$1860y ;
  wire \$1861y ;
  wire \$1864y ;
  wire \$1865y ;
  wire \$1868y ;
  wire \$1869y ;
  wire \$186y ;
  wire \$1872y ;
  wire \$1873y ;
  wire \$1876y ;
  wire \$1877y ;
  wire \$1880y ;
  wire \$1881y ;
  wire \$1884y ;
  wire \$1885y ;
  wire \$1887y ;
  wire [5:0] \$1888y ;
  wire \$1889y ;
  wire \$188y ;
  wire [31:0] \$1890y ;
  wire [31:0] \$1891y ;
  wire [31:0] \$1892y ;
  wire [5:0] \$1893y ;
  wire \$1894y ;
  wire [31:0] \$1895y ;
  wire [31:0] \$1896y ;
  wire [31:0] \$1897y ;
  wire \$1898y ;
  wire \$1899y ;
  wire \$189y ;
  wire [31:0] \$18y ;
  wire \$1900y ;
  wire \$1901y ;
  wire \$1902y ;
  wire \$1903y ;
  wire \$1904y ;
  wire \$1905y ;
  wire \$1906y ;
  wire \$1907y ;
  wire \$1908y ;
  wire \$1909y ;
  wire \$190y ;
  wire \$1910y ;
  wire \$1911y ;
  wire \$1912y ;
  wire \$1913y ;
  wire \$1914y ;
  wire \$1915y ;
  wire \$1916y ;
  wire \$1917y ;
  wire \$1918y ;
  wire \$1919y ;
  wire \$191y ;
  wire \$1920y ;
  wire \$1921y ;
  wire \$1922y ;
  wire \$1923y ;
  wire \$1924y ;
  wire \$1925y ;
  wire \$1926y ;
  wire \$1927y ;
  wire \$1928y ;
  wire \$1929y ;
  wire \$192y ;
  wire \$193y ;
  wire \$194y ;
  wire \$1953y ;
  wire \$1954y ;
  wire \$1959y ;
  wire \$195y ;
  wire \$1960y ;
  wire \$1961y ;
  wire \$1962y ;
  wire \$1965y ;
  wire \$1966y ;
  wire \$196y ;
  wire \$1971y ;
  wire \$1972y ;
  wire \$1973y ;
  wire \$1974y ;
  wire \$1975y ;
  wire \$197y ;
  wire \$198y ;
  wire \$199y ;
  wire [31:0] \$19y ;
  wire \$1y ;
  wire \$200y ;
  wire \$201y ;
  wire \$203y ;
  wire \$207y ;
  wire \$208y ;
  wire [31:0] \$20y ;
  wire \$210y ;
  wire \$212y ;
  wire [31:0] \$21y ;
  wire \$220y ;
  wire \$222y ;
  wire \$224y ;
  wire \$225y ;
  wire \$226y ;
  wire \$22y ;
  wire \$230y ;
  wire \$231y ;
  wire \$23y ;
  wire \$240y ;
  wire \$248y ;
  wire \$249y ;
  wire \$24y ;
  wire \$250y ;
  wire \$251y ;
  wire \$252y ;
  wire \$253y ;
  wire \$254y ;
  wire \$255y ;
  wire \$256y ;
  wire \$258y ;
  wire \$259y ;
  wire [3:0] \$25y ;
  wire \$269y ;
  wire \$26y ;
  wire \$270y ;
  wire \$276y ;
  wire \$277y ;
  wire \$278y ;
  wire \$279y ;
  wire \$280y ;
  wire \$281y ;
  wire \$282y ;
  wire \$283y ;
  wire \$284y ;
  wire \$285y ;
  wire \$286y ;
  wire \$287y ;
  wire \$288y ;
  wire \$289y ;
  wire [1:0] \$290y ;
  wire \$291y ;
  wire [2:0] \$292y ;
  wire \$293y ;
  wire [31:0] \$294y ;
  wire [31:0] \$298y ;
  wire \$2y ;
  wire \$301y ;
  wire [31:0] \$302y ;
  wire \$304y ;
  wire \$305y ;
  wire \$308y ;
  wire \$309y ;
  wire \$311y ;
  wire \$312y ;
  wire \$313y ;
  wire \$316y ;
  wire \$317y ;
  wire [4:0] \$318y ;
  wire \$320y ;
  wire \$321y ;
  wire \$322y ;
  wire \$323y ;
  wire \$324y ;
  wire \$32y ;
  wire \$331y ;
  wire \$337y ;
  wire \$33y ;
  wire \$341y ;
  wire \$342y ;
  wire \$343y ;
  wire \$347y ;
  wire \$348y ;
  wire \$34y ;
  wire \$351y ;
  wire \$357y ;
  wire \$35y ;
  wire \$36y ;
  wire \$371y ;
  wire \$378y ;
  wire \$379y ;
  wire [31:0] \$37y ;
  wire \$380y ;
  wire \$382y ;
  wire \$38y ;
  wire \$39y ;
  wire \$3y ;
  wire \$41y ;
  wire \$42y ;
  wire \$430y ;
  wire \$435y ;
  wire [1:0] \$43y ;
  wire [2:0] \$441y ;
  wire \$44y ;
  wire \$450y ;
  wire \$454y ;
  wire \$455y ;
  wire \$45y ;
  wire [31:0] \$46y ;
  wire \$474y ;
  wire \$47y ;
  wire \$486y ;
  wire \$487y ;
  wire \$488y ;
  wire \$489y ;
  wire \$48y ;
  wire \$490y ;
  wire \$492y ;
  wire \$493y ;
  wire \$494y ;
  wire \$495y ;
  wire \$496y ;
  wire \$497y ;
  wire \$498y ;
  wire \$499y ;
  wire [31:0] \$49y ;
  wire \$4y ;
  wire \$500y ;
  wire \$501y ;
  wire \$502y ;
  wire \$503y ;
  wire \$504y ;
  wire \$505y ;
  wire \$506y ;
  wire \$507y ;
  wire \$508y ;
  wire \$509y ;
  wire \$50y ;
  wire \$510y ;
  wire \$511y ;
  wire \$512y ;
  wire \$513y ;
  wire \$514y ;
  wire \$515y ;
  wire \$516y ;
  wire \$517y ;
  wire \$518y ;
  wire \$519y ;
  wire \$51y ;
  wire \$520y ;
  wire \$521y ;
  wire \$522y ;
  wire \$524y ;
  wire \$525y ;
  wire \$526y ;
  wire \$527y ;
  wire \$528y ;
  wire \$529y ;
  wire \$52y ;
  wire \$530y ;
  wire \$531y ;
  wire \$532y ;
  wire \$533y ;
  wire \$534y ;
  wire \$535y ;
  wire \$536y ;
  wire \$537y ;
  wire \$538y ;
  wire \$53y ;
  wire \$54y ;
  wire \$55y ;
  wire \$562y ;
  wire \$563y ;
  wire \$564y ;
  wire \$565y ;
  wire \$566y ;
  wire \$567y ;
  wire \$568y ;
  wire \$569y ;
  wire \$56y ;
  wire \$570y ;
  wire \$571y ;
  wire \$572y ;
  wire \$573y ;
  wire \$574y ;
  wire \$575y ;
  wire \$576y ;
  wire \$577y ;
  wire \$578y ;
  wire \$579y ;
  wire \$57y ;
  wire \$580y ;
  wire \$581y ;
  wire \$582y ;
  wire \$583y ;
  wire \$584y ;
  wire \$585y ;
  wire \$58y ;
  wire \$59y ;
  wire \$5y ;
  wire \$602y ;
  wire [2:0] \$603y ;
  wire [2:0] \$604y ;
  wire [2:0] \$605y ;
  wire [2:0] \$606y ;
  wire \$608y ;
  wire \$609y ;
  wire \$60y ;
  wire \$611y ;
  wire \$612y ;
  wire \$613y ;
  wire \$614y ;
  wire \$61y ;
  wire \$622y ;
  wire \$626y ;
  wire \$62y ;
  wire \$630y ;
  wire \$631y ;
  wire \$632y ;
  wire \$634y ;
  wire \$635y ;
  wire \$636y ;
  wire \$637y ;
  wire \$638y ;
  wire \$63y ;
  wire \$645y ;
  wire \$646y ;
  wire [6:0] \$647y ;
  wire \$648y ;
  wire \$649y ;
  wire \$64y ;
  wire \$651y ;
  wire \$65y ;
  wire \$664y ;
  wire \$665y ;
  wire \$669y ;
  wire \$66y ;
  wire \$670y ;
  wire [1:0] \$671y ;
  wire [31:0] \$673y ;
  wire [31:0] \$674y ;
  wire [31:0] \$675y ;
  wire \$676y ;
  wire [6:0] \$677y ;
  wire \$678y ;
  wire \$67y ;
  wire \$68y ;
  wire \$69y ;
  wire \$6y ;
  wire \$70y ;
  wire \$719y ;
  wire \$71y ;
  wire \$720y ;
  wire \$721y ;
  wire \$72y ;
  wire \$73y ;
  wire \$746y ;
  wire \$748y ;
  wire \$749y ;
  wire \$750y ;
  wire \$751y ;
  wire \$752y ;
  wire \$753y ;
  wire \$754y ;
  wire \$755y ;
  wire \$756y ;
  wire \$758y ;
  wire \$759y ;
  wire \$761y ;
  wire \$762y ;
  wire \$763y ;
  wire \$764y ;
  wire \$765y ;
  wire \$766y ;
  wire \$767y ;
  wire \$768y ;
  wire \$769y ;
  wire \$770y ;
  wire \$771y ;
  wire \$772y ;
  wire \$773y ;
  wire \$774y ;
  wire \$775y ;
  wire \$776y ;
  wire \$777y ;
  wire \$778y ;
  wire \$779y ;
  wire \$780y ;
  wire \$781y ;
  wire \$782y ;
  wire \$783y ;
  wire \$784y ;
  wire \$788y ;
  wire \$789y ;
  wire \$790y ;
  wire \$791y ;
  wire \$792y ;
  wire \$793y ;
  wire \$794y ;
  wire \$796y ;
  wire \$797y ;
  wire \$798y ;
  wire \$799y ;
  wire \$7y ;
  wire \$800y ;
  wire \$801y ;
  wire \$803y ;
  wire \$804y ;
  wire \$805y ;
  wire \$806y ;
  wire \$807y ;
  wire \$808y ;
  wire \$80y ;
  wire \$812y ;
  wire \$813y ;
  wire \$816y ;
  wire \$819y ;
  wire \$81y ;
  wire \$823y ;
  wire \$824y ;
  wire \$825y ;
  wire \$826y ;
  wire \$827y ;
  wire \$828y ;
  wire \$82y ;
  wire \$838y ;
  wire \$83y ;
  wire \$840y ;
  wire [30:0] \$84y ;
  wire [30:0] \$85y ;
  wire \$864y ;
  wire \$865y ;
  wire \$866y ;
  wire \$867y ;
  wire \$868y ;
  wire \$870y ;
  wire \$871y ;
  wire \$872y ;
  wire \$873y ;
  wire \$874y ;
  wire \$875y ;
  wire \$876y ;
  wire \$877y ;
  wire \$878y ;
  wire \$879y ;
  wire \$880y ;
  wire \$881y ;
  wire \$882y ;
  wire \$883y ;
  wire \$885y ;
  wire \$886y ;
  wire \$887y ;
  wire \$888y ;
  wire \$889y ;
  wire \$88y ;
  wire \$890y ;
  wire \$891y ;
  wire \$892y ;
  wire \$893y ;
  wire \$894y ;
  wire \$895y ;
  wire \$896y ;
  wire \$897y ;
  wire \$898y ;
  wire \$899y ;
  wire \$89y ;
  wire \$900y ;
  wire \$901y ;
  wire \$902y ;
  wire \$903y ;
  wire \$904y ;
  wire \$905y ;
  wire \$906y ;
  wire \$907y ;
  wire \$908y ;
  wire \$909y ;
  wire \$90y ;
  wire \$910y ;
  wire \$911y ;
  wire \$912y ;
  wire \$913y ;
  wire \$914y ;
  wire \$91y ;
  wire \$92y ;
  wire \$935y ;
  wire [33:0] \$936y ;
  wire [33:0] \$937y ;
  wire [1:0] \$938y ;
  wire [31:0] \$939y ;
  wire \$93y ;
  wire [32:0] \$944y ;
  wire [33:0] \$947y ;
  wire \$94y ;
  wire \$950y ;
  wire \$952y ;
  wire \$953y ;
  wire \$954y ;
  wire \$955y ;
  wire \$958y ;
  wire \$959y ;
  wire \$95y ;
  wire \$961y ;
  wire \$962y ;
  wire \$963y ;
  wire [31:0] \$964y ;
  wire \$966y ;
  wire [4:0] \$967y ;
  wire \$968y ;
  wire [4:0] \$969y ;
  wire \$96y ;
  wire [4:0] \$970y ;
  wire \$975y ;
  wire [31:0] \$977y ;
  wire [31:0] \$978y ;
  wire \$97y ;
  wire \$981y ;
  wire \$982y ;
  wire [32:0] \$983y ;
  wire [31:0] \$984y ;
  wire [31:0] \$987y ;
  wire [31:0] \$988y ;
  wire [31:0] \$989y ;
  wire \$98y ;
  wire [31:0] \$990y ;
  wire \$991y ;
  wire \$992y ;
  wire \$993y ;
  wire \$994y ;
  wire \$995y ;
  wire \$996y ;
  wire \$99y ;
  wire \$9y ;
  wire \$auto$proc_rom.cc:154:do_switch$1 ;
  wire [32:0] \$auto$rtlil.cc:2957:Not$5397 ;
  wire [31:0] \$auto$rtlil.cc:3004:And$5399 ;
  wire [31:0] \$auto$rtlil.cc:3004:And$5401 ;
  wire \$procmux$1000_CMP ;
  wire \$procmux$1001_Y ;
  wire \$procmux$1002_CMP ;
  wire \$procmux$1003_Y ;
  wire \$procmux$1004_CMP ;
  wire \$procmux$1005_Y ;
  wire \$procmux$1006_CMP ;
  wire [3:0] \$procmux$100_Y ;
  wire [3:0] \$procmux$1013_Y ;
  wire \$procmux$1014_CMP ;
  wire [3:0] \$procmux$1015_Y ;
  wire \$procmux$1016_CMP ;
  wire [3:0] \$procmux$1017_Y ;
  wire \$procmux$1018_CMP ;
  wire [3:0] \$procmux$1019_Y ;
  wire \$procmux$101_CMP ;
  wire \$procmux$1020_CMP ;
  wire \$procmux$1027_Y ;
  wire \$procmux$1028_CMP ;
  wire \$procmux$1029_Y ;
  wire \$procmux$1030_CMP ;
  wire \$procmux$1031_Y ;
  wire \$procmux$1032_CMP ;
  wire \$procmux$1033_Y ;
  wire \$procmux$1034_CMP ;
  wire [31:0] \$procmux$1038_Y ;
  wire \$procmux$1039_CMP ;
  wire \$procmux$1040_CMP ;
  wire \$procmux$1041_CMP ;
  wire \$procmux$1042_CMP ;
  wire [31:0] \$procmux$1043_Y ;
  wire \$procmux$1044_CMP ;
  wire [31:0] \$procmux$1045_Y ;
  wire \$procmux$1046_CMP ;
  wire \$procmux$1053_Y ;
  wire \$procmux$1054_CMP ;
  wire \$procmux$1055_Y ;
  wire \$procmux$1056_CMP ;
  wire \$procmux$1057_Y ;
  wire \$procmux$1058_CMP ;
  wire \$procmux$1065_Y ;
  wire \$procmux$1066_CMP ;
  wire \$procmux$1067_Y ;
  wire \$procmux$1068_CMP ;
  wire \$procmux$1069_Y ;
  wire \$procmux$1070_CMP ;
  wire [6:0] \$procmux$1074_Y ;
  wire \$procmux$1075_CMP ;
  wire \$procmux$1076_CMP ;
  wire \$procmux$1078_CMP ;
  wire \$procmux$1079_CMP ;
  wire [3:0] \$procmux$107_Y ;
  wire \$procmux$1080_CMP ;
  wire \$procmux$1081_CMP ;
  wire [6:0] \$procmux$1082_Y ;
  wire \$procmux$1083_CMP ;
  wire [6:0] \$procmux$1084_Y ;
  wire \$procmux$1085_CMP ;
  wire \$procmux$108_CMP ;
  wire \$procmux$1092_Y ;
  wire \$procmux$1093_CMP ;
  wire \$procmux$1094_Y ;
  wire \$procmux$1095_CMP ;
  wire \$procmux$1096_Y ;
  wire \$procmux$1097_CMP ;
  wire [3:0] \$procmux$109_Y ;
  wire [3:0] \$procmux$1104_Y ;
  wire \$procmux$1105_CMP ;
  wire [3:0] \$procmux$1106_Y ;
  wire \$procmux$1107_CMP ;
  wire [3:0] \$procmux$1108_Y ;
  wire \$procmux$1109_CMP ;
  wire \$procmux$110_CMP ;
  wire \$procmux$1116_Y ;
  wire \$procmux$1117_CMP ;
  wire \$procmux$1118_Y ;
  wire \$procmux$1119_CMP ;
  wire \$procmux$1120_Y ;
  wire \$procmux$1121_CMP ;
  wire \$procmux$1124_Y ;
  wire \$procmux$1125_CMP ;
  wire \$procmux$1126_Y ;
  wire \$procmux$1127_CMP ;
  wire [31:0] \$procmux$1131_Y ;
  wire \$procmux$1132_CMP ;
  wire [31:0] \$procmux$1133_Y ;
  wire \$procmux$1134_CMP ;
  wire \$procmux$1138_Y ;
  wire \$procmux$1139_CMP ;
  wire \$procmux$1140_Y ;
  wire \$procmux$1141_CMP ;
  wire \$procmux$1145_Y ;
  wire \$procmux$1146_CMP ;
  wire \$procmux$1147_Y ;
  wire \$procmux$1148_CMP ;
  wire [3:0] \$procmux$114_Y ;
  wire \$procmux$1152_Y ;
  wire \$procmux$1153_CMP ;
  wire \$procmux$1154_Y ;
  wire \$procmux$1155_CMP ;
  wire \$procmux$1159_Y ;
  wire \$procmux$115_CMP ;
  wire \$procmux$1160_CMP ;
  wire \$procmux$1161_Y ;
  wire \$procmux$1162_CMP ;
  wire [6:0] \$procmux$1166_Y ;
  wire \$procmux$1167_CMP ;
  wire [6:0] \$procmux$1168_Y ;
  wire \$procmux$1169_CMP ;
  wire \$procmux$116_CMP ;
  wire [1:0] \$procmux$1173_Y ;
  wire \$procmux$1174_CMP ;
  wire [1:0] \$procmux$1175_Y ;
  wire \$procmux$1176_CMP ;
  wire \$procmux$117_CMP ;
  wire \$procmux$1180_Y ;
  wire \$procmux$1181_CMP ;
  wire \$procmux$1182_Y ;
  wire \$procmux$1183_CMP ;
  wire \$procmux$1187_Y ;
  wire \$procmux$1188_CMP ;
  wire \$procmux$1189_Y ;
  wire \$procmux$118_CMP ;
  wire \$procmux$1190_CMP ;
  wire \$procmux$1194_Y ;
  wire \$procmux$1195_CMP ;
  wire \$procmux$1196_Y ;
  wire \$procmux$1197_CMP ;
  wire [3:0] \$procmux$119_Y ;
  wire \$procmux$1200_Y ;
  wire \$procmux$1201_CMP ;
  wire \$procmux$1202_Y ;
  wire \$procmux$1203_CMP ;
  wire \$procmux$1206_Y ;
  wire \$procmux$1207_CMP ;
  wire \$procmux$1208_Y ;
  wire \$procmux$1209_CMP ;
  wire \$procmux$120_CMP ;
  wire \$procmux$1212_Y ;
  wire \$procmux$1213_CMP ;
  wire \$procmux$1214_Y ;
  wire \$procmux$1215_CMP ;
  wire [3:0] \$procmux$121_Y ;
  wire [6:0] \$procmux$1221_Y ;
  wire \$procmux$1222_CMP ;
  wire [6:0] \$procmux$1224_Y ;
  wire \$procmux$1225_CMP ;
  wire [6:0] \$procmux$1227_Y ;
  wire \$procmux$1228_CMP ;
  wire \$procmux$122_CMP ;
  wire [6:0] \$procmux$1230_Y ;
  wire \$procmux$1231_CMP ;
  wire [6:0] \$procmux$1232_Y ;
  wire \$procmux$1233_CMP ;
  wire [6:0] \$procmux$1234_Y ;
  wire \$procmux$1235_CMP ;
  wire [31:0] \$procmux$123_Y ;
  wire [6:0] \$procmux$1242_Y ;
  wire \$procmux$1243_CMP ;
  wire [6:0] \$procmux$1245_Y ;
  wire \$procmux$1246_CMP ;
  wire [6:0] \$procmux$1248_Y ;
  wire \$procmux$1249_CMP ;
  wire \$procmux$124_CMP ;
  wire [6:0] \$procmux$1250_Y ;
  wire \$procmux$1251_CMP ;
  wire [6:0] \$procmux$1252_Y ;
  wire \$procmux$1253_CMP ;
  wire [6:0] \$procmux$1260_Y ;
  wire \$procmux$1261_CMP ;
  wire [6:0] \$procmux$1263_Y ;
  wire \$procmux$1264_CMP ;
  wire [6:0] \$procmux$1265_Y ;
  wire \$procmux$1266_CMP ;
  wire [6:0] \$procmux$1267_Y ;
  wire \$procmux$1268_CMP ;
  wire [6:0] \$procmux$1276_Y ;
  wire \$procmux$1277_CMP ;
  wire [6:0] \$procmux$1278_Y ;
  wire \$procmux$1279_CMP ;
  wire [6:0] \$procmux$1280_Y ;
  wire \$procmux$1281_CMP ;
  wire [31:0] \$procmux$1288_Y ;
  wire \$procmux$1289_CMP ;
  wire [33:0] \$procmux$128_Y ;
  wire [31:0] \$procmux$1290_Y ;
  wire \$procmux$1291_CMP ;
  wire [31:0] \$procmux$1292_Y ;
  wire \$procmux$1293_CMP ;
  wire \$procmux$129_CMP ;
  wire [31:0] \$procmux$12_Y ;
  wire [31:0] \$procmux$1300_Y ;
  wire \$procmux$1301_CMP ;
  wire [31:0] \$procmux$1302_Y ;
  wire \$procmux$1303_CMP ;
  wire [31:0] \$procmux$1304_Y ;
  wire \$procmux$1305_CMP ;
  wire [33:0] \$procmux$130_Y ;
  wire \$procmux$1312_Y ;
  wire \$procmux$1313_CMP ;
  wire \$procmux$1314_Y ;
  wire \$procmux$1315_CMP ;
  wire \$procmux$1316_Y ;
  wire \$procmux$1317_CMP ;
  wire \$procmux$131_CMP ;
  wire [31:0] \$procmux$1323_Y ;
  wire \$procmux$1324_CMP ;
  wire [31:0] \$procmux$1325_Y ;
  wire \$procmux$1326_CMP ;
  wire \$procmux$1332_Y ;
  wire \$procmux$1333_CMP ;
  wire \$procmux$1334_Y ;
  wire \$procmux$1335_CMP ;
  wire \$procmux$1341_Y ;
  wire \$procmux$1342_CMP ;
  wire \$procmux$1343_Y ;
  wire \$procmux$1344_CMP ;
  wire [6:0] \$procmux$1350_Y ;
  wire \$procmux$1351_CMP ;
  wire [6:0] \$procmux$1352_Y ;
  wire \$procmux$1353_CMP ;
  wire \$procmux$1359_Y ;
  wire \$procmux$1360_CMP ;
  wire \$procmux$1361_Y ;
  wire \$procmux$1362_CMP ;
  wire \$procmux$1368_Y ;
  wire \$procmux$1369_CMP ;
  wire [33:0] \$procmux$136_Y ;
  wire \$procmux$1370_Y ;
  wire \$procmux$1371_CMP ;
  wire [3:0] \$procmux$1377_Y ;
  wire \$procmux$1378_CMP ;
  wire \$procmux$137_CMP ;
  wire [3:0] \$procmux$1380_Y ;
  wire \$procmux$1381_CMP ;
  wire [3:0] \$procmux$1382_Y ;
  wire \$procmux$1383_CMP ;
  wire [3:0] \$procmux$1384_Y ;
  wire \$procmux$1385_CMP ;
  wire [33:0] \$procmux$138_Y ;
  wire \$procmux$1391_Y ;
  wire \$procmux$1392_CMP ;
  wire \$procmux$1394_Y ;
  wire \$procmux$1395_CMP ;
  wire \$procmux$1396_Y ;
  wire \$procmux$1397_CMP ;
  wire \$procmux$1398_Y ;
  wire \$procmux$1399_CMP ;
  wire \$procmux$139_CMP ;
  wire \$procmux$13_CMP ;
  wire [3:0] \$procmux$1407_Y ;
  wire \$procmux$1408_CMP ;
  wire [3:0] \$procmux$1409_Y ;
  wire \$procmux$1410_CMP ;
  wire [3:0] \$procmux$1411_Y ;
  wire \$procmux$1412_CMP ;
  wire \$procmux$1420_Y ;
  wire \$procmux$1421_CMP ;
  wire \$procmux$1422_Y ;
  wire \$procmux$1423_CMP ;
  wire \$procmux$1424_Y ;
  wire \$procmux$1425_CMP ;
  wire [3:0] \$procmux$1433_Y ;
  wire \$procmux$1434_CMP ;
  wire [3:0] \$procmux$1435_Y ;
  wire \$procmux$1436_CMP ;
  wire [2:0] \$procmux$143_Y ;
  wire \$procmux$1444_Y ;
  wire \$procmux$1445_CMP ;
  wire \$procmux$1446_Y ;
  wire \$procmux$1447_CMP ;
  wire \$procmux$144_CMP ;
  wire \$procmux$1454_Y ;
  wire \$procmux$1455_CMP ;
  wire \$procmux$1456_Y ;
  wire \$procmux$1457_CMP ;
  wire \$procmux$1464_Y ;
  wire \$procmux$1465_CMP ;
  wire \$procmux$1466_Y ;
  wire \$procmux$1467_CMP ;
  wire \$procmux$146_CMP ;
  wire \$procmux$1474_Y ;
  wire \$procmux$1475_CMP ;
  wire \$procmux$1476_Y ;
  wire \$procmux$1477_CMP ;
  wire \$procmux$147_CMP ;
  wire \$procmux$1484_Y ;
  wire \$procmux$1485_CMP ;
  wire \$procmux$1486_Y ;
  wire \$procmux$1487_CMP ;
  wire \$procmux$148_CMP ;
  wire [3:0] \$procmux$1493_Y ;
  wire \$procmux$1494_CMP ;
  wire [3:0] \$procmux$1495_Y ;
  wire \$procmux$1496_CMP ;
  wire [3:0] \$procmux$1497_Y ;
  wire \$procmux$1498_CMP ;
  wire \$procmux$149_CMP ;
  wire [3:0] \$procmux$1505_Y ;
  wire \$procmux$1506_CMP ;
  wire [3:0] \$procmux$1507_Y ;
  wire \$procmux$1508_CMP ;
  wire \$procmux$1515_Y ;
  wire \$procmux$1516_CMP ;
  wire \$procmux$1517_Y ;
  wire \$procmux$1518_CMP ;
  wire \$procmux$151_CMP ;
  wire [3:0] \$procmux$1526_Y ;
  wire \$procmux$1527_CMP ;
  wire [3:0] \$procmux$1528_Y ;
  wire \$procmux$1529_CMP ;
  wire \$procmux$1537_Y ;
  wire \$procmux$1538_CMP ;
  wire \$procmux$1539_Y ;
  wire \$procmux$1540_CMP ;
  wire [3:0] \$procmux$1548_Y ;
  wire \$procmux$1549_CMP ;
  wire [3:0] \$procmux$1550_Y ;
  wire \$procmux$1551_CMP ;
  wire \$procmux$1559_Y ;
  wire \$procmux$1560_CMP ;
  wire \$procmux$1561_Y ;
  wire \$procmux$1562_CMP ;
  wire [3:0] \$procmux$1569_Y ;
  wire \$procmux$1570_CMP ;
  wire [3:0] \$procmux$1571_Y ;
  wire \$procmux$1572_CMP ;
  wire \$procmux$1581_Y ;
  wire \$procmux$1582_CMP ;
  wire \$procmux$1583_Y ;
  wire \$procmux$1584_CMP ;
  wire [3:0] \$procmux$1593_Y ;
  wire \$procmux$1594_CMP ;
  wire [3:0] \$procmux$1595_Y ;
  wire \$procmux$1596_CMP ;
  wire [3:0] \$procmux$1599_Y ;
  wire \$procmux$1600_CMP ;
  wire \$procmux$1602_CMP ;
  wire \$procmux$1603_CMP ;
  wire \$procmux$1605_CMP ;
  wire \$procmux$1607_CMP ;
  wire \$procmux$1609_CMP ;
  wire [2:0] \$procmux$160_Y ;
  wire \$procmux$1611_CMP ;
  wire \$procmux$1612_CMP ;
  wire \$procmux$1613_CMP ;
  wire \$procmux$1614_CMP ;
  wire \$procmux$161_CMP ;
  wire \$procmux$1621_Y ;
  wire \$procmux$1622_CMP ;
  wire \$procmux$1629_Y ;
  wire [2:0] \$procmux$162_Y ;
  wire \$procmux$1630_CMP ;
  wire [31:0] \$procmux$1633_Y ;
  wire \$procmux$1634_CMP ;
  wire \$procmux$1636_CMP ;
  wire \$procmux$1639_Y ;
  wire \$procmux$163_CMP ;
  wire \$procmux$1640_CMP ;
  wire \$procmux$1642_CMP ;
  wire \$procmux$1643_CMP ;
  wire \$procmux$1645_CMP ;
  wire \$procmux$1648_Y ;
  wire \$procmux$1649_CMP ;
  wire \$procmux$1652_Y ;
  wire \$procmux$1653_CMP ;
  wire \$procmux$1656_Y ;
  wire \$procmux$1657_CMP ;
  wire \$procmux$1659_CMP ;
  wire \$procmux$1663_Y ;
  wire \$procmux$1664_CMP ;
  wire \$procmux$1666_CMP ;
  wire \$procmux$1670_Y ;
  wire \$procmux$1671_CMP ;
  wire \$procmux$1672_CMP ;
  wire \$procmux$1676_Y ;
  wire \$procmux$1677_CMP ;
  wire \$procmux$1678_CMP ;
  wire [6:0] \$procmux$1681_Y ;
  wire \$procmux$1682_CMP ;
  wire \$procmux$1684_CMP ;
  wire [1:0] \$procmux$1687_Y ;
  wire \$procmux$1688_CMP ;
  wire \$procmux$1690_CMP ;
  wire \$procmux$1691_CMP ;
  wire [2:0] \$procmux$1695_Y ;
  wire \$procmux$1696_CMP ;
  wire \$procmux$1698_CMP ;
  wire \$procmux$1699_CMP ;
  wire \$procmux$1701_CMP ;
  wire \$procmux$1703_CMP ;
  wire \$procmux$1706_Y ;
  wire \$procmux$1707_CMP ;
  wire \$procmux$1709_CMP ;
  wire \$procmux$1710_CMP ;
  wire \$procmux$1712_CMP ;
  wire \$procmux$1714_CMP ;
  wire \$procmux$1715_CMP ;
  wire \$procmux$1716_CMP ;
  wire \$procmux$1718_Y ;
  wire \$procmux$1719_CMP ;
  wire \$procmux$1720_CMP ;
  wire \$procmux$1721_CMP ;
  wire \$procmux$1722_CMP ;
  wire \$procmux$1723_CMP ;
  wire \$procmux$1724_CMP ;
  wire \$procmux$1726_CMP ;
  wire [33:0] \$procmux$172_Y ;
  wire \$procmux$1733_Y ;
  wire \$procmux$1734_CMP ;
  wire \$procmux$173_CMP ;
  wire \$procmux$1743_Y ;
  wire \$procmux$1744_CMP ;
  wire \$procmux$1745_CMP ;
  wire \$procmux$1748_Y ;
  wire \$procmux$1749_CMP ;
  wire [33:0] \$procmux$174_Y ;
  wire \$procmux$1751_CMP ;
  wire \$procmux$1752_CMP ;
  wire \$procmux$1754_CMP ;
  wire \$procmux$1755_CMP ;
  wire \$procmux$175_CMP ;
  wire \$procmux$1762_Y ;
  wire \$procmux$1763_CMP ;
  wire \$procmux$1766_Y ;
  wire \$procmux$1767_CMP ;
  wire \$procmux$1769_CMP ;
  wire \$procmux$1771_CMP ;
  wire \$procmux$1773_CMP ;
  wire \$procmux$1774_CMP ;
  wire \$procmux$1777_Y ;
  wire \$procmux$1778_CMP ;
  wire \$procmux$1780_CMP ;
  wire \$procmux$1781_CMP ;
  wire \$procmux$1784_Y ;
  wire \$procmux$1785_CMP ;
  wire \$procmux$1787_CMP ;
  wire [31:0] \$procmux$1788_Y ;
  wire \$procmux$1789_CMP ;
  wire [3:0] \$procmux$1791_Y ;
  wire \$procmux$1792_CMP ;
  wire [3:0] \$procmux$1794_Y ;
  wire \$procmux$1795_CMP ;
  wire [3:0] \$procmux$1797_Y ;
  wire \$procmux$1798_CMP ;
  wire [3:0] \$procmux$1800_Y ;
  wire \$procmux$1801_CMP ;
  wire [3:0] \$procmux$1803_Y ;
  wire \$procmux$1804_CMP ;
  wire [3:0] \$procmux$1806_Y ;
  wire \$procmux$1807_CMP ;
  wire [3:0] \$procmux$1809_Y ;
  wire \$procmux$1810_CMP ;
  wire [3:0] \$procmux$1812_Y ;
  wire \$procmux$1813_CMP ;
  wire [3:0] \$procmux$1815_Y ;
  wire \$procmux$1816_CMP ;
  wire [3:0] \$procmux$1818_Y ;
  wire \$procmux$1819_CMP ;
  wire [3:0] \$procmux$1821_Y ;
  wire \$procmux$1822_CMP ;
  wire [3:0] \$procmux$1824_Y ;
  wire \$procmux$1825_CMP ;
  wire [3:0] \$procmux$1827_Y ;
  wire \$procmux$1828_CMP ;
  wire [3:0] \$procmux$1830_Y ;
  wire \$procmux$1831_CMP ;
  wire [3:0] \$procmux$1832_Y ;
  wire \$procmux$1833_CMP ;
  wire [31:0] \$procmux$1834_Y ;
  wire \$procmux$1835_CMP ;
  wire \$procmux$1836_Y ;
  wire \$procmux$1837_CMP ;
  wire \$procmux$1839_Y ;
  wire \$procmux$1840_CMP ;
  wire \$procmux$1842_Y ;
  wire \$procmux$1843_CMP ;
  wire \$procmux$1845_Y ;
  wire \$procmux$1846_CMP ;
  wire \$procmux$1848_Y ;
  wire \$procmux$1849_CMP ;
  wire \$procmux$184_Y ;
  wire \$procmux$1851_Y ;
  wire \$procmux$1852_CMP ;
  wire \$procmux$1855_Y ;
  wire \$procmux$1856_CMP ;
  wire \$procmux$1858_Y ;
  wire \$procmux$1859_CMP ;
  wire \$procmux$185_CMP ;
  wire \$procmux$1861_Y ;
  wire \$procmux$1862_CMP ;
  wire \$procmux$1864_Y ;
  wire \$procmux$1865_CMP ;
  wire \$procmux$1867_Y ;
  wire \$procmux$1868_CMP ;
  wire \$procmux$186_Y ;
  wire \$procmux$1870_Y ;
  wire \$procmux$1871_CMP ;
  wire \$procmux$1873_Y ;
  wire \$procmux$1874_CMP ;
  wire \$procmux$1876_Y ;
  wire \$procmux$1877_CMP ;
  wire \$procmux$1879_Y ;
  wire \$procmux$187_CMP ;
  wire \$procmux$1880_CMP ;
  wire \$procmux$1882_Y ;
  wire \$procmux$1883_CMP ;
  wire \$procmux$1886_Y ;
  wire \$procmux$1887_CMP ;
  wire \$procmux$1889_Y ;
  wire \$procmux$1890_CMP ;
  wire \$procmux$1892_Y ;
  wire \$procmux$1893_CMP ;
  wire \$procmux$1895_Y ;
  wire \$procmux$1896_CMP ;
  wire \$procmux$1899_Y ;
  wire [31:0] \$procmux$18_Y ;
  wire \$procmux$1900_CMP ;
  wire \$procmux$1902_Y ;
  wire \$procmux$1903_CMP ;
  wire \$procmux$1905_Y ;
  wire \$procmux$1906_CMP ;
  wire \$procmux$1908_Y ;
  wire \$procmux$1909_CMP ;
  wire \$procmux$1911_Y ;
  wire \$procmux$1912_CMP ;
  wire \$procmux$1914_Y ;
  wire \$procmux$1915_CMP ;
  wire \$procmux$1917_Y ;
  wire \$procmux$1918_CMP ;
  wire [32:0] \$procmux$191_Y ;
  wire \$procmux$1920_Y ;
  wire \$procmux$1921_CMP ;
  wire \$procmux$1924_Y ;
  wire \$procmux$1925_CMP ;
  wire \$procmux$1927_Y ;
  wire \$procmux$1928_CMP ;
  wire \$procmux$192_CMP ;
  wire \$procmux$1930_Y ;
  wire \$procmux$1931_CMP ;
  wire \$procmux$1934_Y ;
  wire \$procmux$1935_CMP ;
  wire \$procmux$1937_Y ;
  wire \$procmux$1938_CMP ;
  wire \$procmux$1940_Y ;
  wire \$procmux$1941_CMP ;
  wire \$procmux$1944_Y ;
  wire \$procmux$1945_CMP ;
  wire \$procmux$1947_Y ;
  wire \$procmux$1948_CMP ;
  wire \$procmux$194_CMP ;
  wire \$procmux$1950_Y ;
  wire \$procmux$1951_CMP ;
  wire \$procmux$1953_Y ;
  wire \$procmux$1954_CMP ;
  wire \$procmux$1956_Y ;
  wire \$procmux$1957_CMP ;
  wire \$procmux$1959_Y ;
  wire \$procmux$195_CMP ;
  wire \$procmux$1960_CMP ;
  wire \$procmux$1963_Y ;
  wire \$procmux$1964_CMP ;
  wire \$procmux$1966_Y ;
  wire \$procmux$1967_CMP ;
  wire \$procmux$196_CMP ;
  wire \$procmux$1970_Y ;
  wire \$procmux$1971_CMP ;
  wire \$procmux$1973_Y ;
  wire \$procmux$1974_CMP ;
  wire \$procmux$1977_Y ;
  wire \$procmux$1978_CMP ;
  wire \$procmux$197_CMP ;
  wire \$procmux$1980_Y ;
  wire \$procmux$1981_CMP ;
  wire \$procmux$1984_Y ;
  wire \$procmux$1985_CMP ;
  wire \$procmux$1987_Y ;
  wire \$procmux$1988_CMP ;
  wire \$procmux$1990_Y ;
  wire \$procmux$1991_CMP ;
  wire \$procmux$1993_Y ;
  wire \$procmux$1994_CMP ;
  wire \$procmux$1997_Y ;
  wire \$procmux$1998_CMP ;
  wire \$procmux$199_CMP ;
  wire \$procmux$19_CMP ;
  wire \$procmux$2001_Y ;
  wire \$procmux$2002_CMP ;
  wire \$procmux$2005_Y ;
  wire \$procmux$2006_CMP ;
  wire \$procmux$2009_Y ;
  wire \$procmux$2010_CMP ;
  wire \$procmux$2013_Y ;
  wire \$procmux$2014_CMP ;
  wire \$procmux$2016_Y ;
  wire \$procmux$2017_CMP ;
  wire [5:0] \$procmux$2018_Y ;
  wire \$procmux$2019_CMP ;
  wire [31:0] \$procmux$2020_Y ;
  wire \$procmux$2021_CMP ;
  wire \$procmux$2022_CMP ;
  wire \$procmux$2023_CMP ;
  wire \$procmux$2024_CMP ;
  wire [1:0] \$procmux$2027_Y ;
  wire \$procmux$2028_CMP ;
  wire [1:0] \$procmux$2030_Y ;
  wire \$procmux$2031_CMP ;
  wire [1:0] \$procmux$2032_Y ;
  wire \$procmux$2033_CMP ;
  wire [1:0] \$procmux$2037_Y ;
  wire \$procmux$2038_CMP ;
  wire [1:0] \$procmux$2039_Y ;
  wire \$procmux$2040_CMP ;
  wire \$procmux$2044_Y ;
  wire \$procmux$2045_CMP ;
  wire \$procmux$2049_Y ;
  wire \$procmux$2050_CMP ;
  wire \$procmux$2051_Y ;
  wire \$procmux$2052_CMP ;
  wire \$procmux$2056_Y ;
  wire \$procmux$2057_CMP ;
  wire \$procmux$2058_Y ;
  wire \$procmux$2059_CMP ;
  wire [32:0] \$procmux$205_Y ;
  wire [1:0] \$procmux$2063_Y ;
  wire \$procmux$2064_CMP ;
  wire [1:0] \$procmux$2065_Y ;
  wire \$procmux$2066_CMP ;
  wire \$procmux$206_CMP ;
  wire [6:0] \$procmux$2070_Y ;
  wire \$procmux$2071_CMP ;
  wire [6:0] \$procmux$2072_Y ;
  wire \$procmux$2073_CMP ;
  wire [2:0] \$procmux$2077_Y ;
  wire \$procmux$2078_CMP ;
  wire [2:0] \$procmux$2079_Y ;
  wire \$procmux$207_CMP ;
  wire \$procmux$2080_CMP ;
  wire \$procmux$2084_Y ;
  wire \$procmux$2085_CMP ;
  wire \$procmux$2086_Y ;
  wire \$procmux$2087_CMP ;
  wire [1:0] \$procmux$2091_Y ;
  wire \$procmux$2092_CMP ;
  wire \$procmux$2093_CMP ;
  wire [1:0] \$procmux$2094_Y ;
  wire \$procmux$2095_CMP ;
  wire [6:0] \$procmux$2099_Y ;
  wire \$procmux$2100_CMP ;
  wire \$procmux$2101_CMP ;
  wire [6:0] \$procmux$2102_Y ;
  wire \$procmux$2103_CMP ;
  wire [2:0] \$procmux$2107_Y ;
  wire \$procmux$2108_CMP ;
  wire [2:0] \$procmux$2109_Y ;
  wire \$procmux$2110_CMP ;
  wire \$procmux$2115_Y ;
  wire \$procmux$2116_CMP ;
  wire \$procmux$2117_CMP ;
  wire \$procmux$2118_CMP ;
  wire \$procmux$2119_CMP ;
  wire \$procmux$2121_Y ;
  wire \$procmux$2122_CMP ;
  wire \$procmux$2123_Y ;
  wire \$procmux$2124_CMP ;
  wire \$procmux$2133_Y ;
  wire \$procmux$2134_CMP ;
  wire \$procmux$2135_CMP ;
  wire \$procmux$2136_CMP ;
  wire \$procmux$2137_CMP ;
  wire \$procmux$2139_Y ;
  wire \$procmux$2140_CMP ;
  wire \$procmux$2141_Y ;
  wire \$procmux$2142_CMP ;
  wire [6:0] \$procmux$2147_Y ;
  wire \$procmux$2148_CMP ;
  wire \$procmux$2149_CMP ;
  wire \$procmux$2150_CMP ;
  wire \$procmux$2151_CMP ;
  wire \$procmux$2152_CMP ;
  wire \$procmux$2153_CMP ;
  wire \$procmux$2154_CMP ;
  wire \$procmux$2155_CMP ;
  wire \$procmux$2156_CMP ;
  wire \$procmux$2157_CMP ;
  wire \$procmux$2158_CMP ;
  wire \$procmux$2159_CMP ;
  wire \$procmux$2160_CMP ;
  wire \$procmux$2161_CMP ;
  wire \$procmux$2162_CMP ;
  wire \$procmux$2163_CMP ;
  wire \$procmux$2164_CMP ;
  wire [6:0] \$procmux$2166_Y ;
  wire \$procmux$2167_CMP ;
  wire [6:0] \$procmux$2168_Y ;
  wire \$procmux$2169_CMP ;
  wire \$procmux$2175_Y ;
  wire \$procmux$2176_CMP ;
  wire \$procmux$2177_Y ;
  wire \$procmux$2178_CMP ;
  wire \$procmux$217_Y ;
  wire \$procmux$2184_Y ;
  wire \$procmux$2185_CMP ;
  wire \$procmux$2186_Y ;
  wire \$procmux$2187_CMP ;
  wire \$procmux$218_CMP ;
  wire [6:0] \$procmux$2193_Y ;
  wire \$procmux$2194_CMP ;
  wire [6:0] \$procmux$2195_Y ;
  wire \$procmux$2196_CMP ;
  wire [31:0] \$procmux$21_Y ;
  wire [6:0] \$procmux$2202_Y ;
  wire \$procmux$2203_CMP ;
  wire [6:0] \$procmux$2204_Y ;
  wire \$procmux$2205_CMP ;
  wire \$procmux$220_Y ;
  wire [6:0] \$procmux$2210_Y ;
  wire \$procmux$2211_CMP ;
  wire [6:0] \$procmux$2213_Y ;
  wire \$procmux$2214_CMP ;
  wire [6:0] \$procmux$2215_Y ;
  wire \$procmux$2216_CMP ;
  wire [6:0] \$procmux$2217_Y ;
  wire \$procmux$2218_CMP ;
  wire \$procmux$221_CMP ;
  wire [6:0] \$procmux$2225_Y ;
  wire \$procmux$2226_CMP ;
  wire [6:0] \$procmux$2227_Y ;
  wire \$procmux$2228_CMP ;
  wire [6:0] \$procmux$2229_Y ;
  wire \$procmux$2230_CMP ;
  wire [6:0] \$procmux$2236_Y ;
  wire \$procmux$2237_CMP ;
  wire [6:0] \$procmux$2238_Y ;
  wire \$procmux$2239_CMP ;
  wire [6:0] \$procmux$2245_Y ;
  wire \$procmux$2246_CMP ;
  wire \$procmux$2247_CMP ;
  wire \$procmux$2248_CMP ;
  wire \$procmux$2249_CMP ;
  wire \$procmux$2250_CMP ;
  wire \$procmux$2251_CMP ;
  wire \$procmux$2252_CMP ;
  wire \$procmux$2253_CMP ;
  wire [6:0] \$procmux$2254_Y ;
  wire \$procmux$2255_CMP ;
  wire \$procmux$2264_Y ;
  wire \$procmux$2265_CMP ;
  wire \$procmux$2266_Y ;
  wire \$procmux$2267_CMP ;
  wire [2:0] \$procmux$2276_Y ;
  wire \$procmux$2277_CMP ;
  wire [2:0] \$procmux$2278_Y ;
  wire \$procmux$2279_CMP ;
  wire [4:0] \$procmux$227_Y ;
  wire \$procmux$228_CMP ;
  wire \$procmux$2290_Y ;
  wire \$procmux$2291_CMP ;
  wire \$procmux$2292_Y ;
  wire \$procmux$2293_CMP ;
  wire \$procmux$229_CMP ;
  wire \$procmux$22_CMP ;
  wire [1:0] \$procmux$2304_Y ;
  wire \$procmux$2305_CMP ;
  wire [1:0] \$procmux$2306_Y ;
  wire \$procmux$2307_CMP ;
  wire [6:0] \$procmux$2318_Y ;
  wire \$procmux$2319_CMP ;
  wire \$procmux$231_CMP ;
  wire [6:0] \$procmux$2320_Y ;
  wire \$procmux$2321_CMP ;
  wire [2:0] \$procmux$2332_Y ;
  wire \$procmux$2333_CMP ;
  wire [2:0] \$procmux$2334_Y ;
  wire \$procmux$2335_CMP ;
  wire \$procmux$233_Y ;
  wire \$procmux$2346_Y ;
  wire \$procmux$2347_CMP ;
  wire \$procmux$2348_Y ;
  wire \$procmux$2349_CMP ;
  wire \$procmux$234_CMP ;
  wire [1:0] \$procmux$2360_Y ;
  wire \$procmux$2361_CMP ;
  wire [1:0] \$procmux$2362_Y ;
  wire \$procmux$2363_CMP ;
  wire [6:0] \$procmux$2375_Y ;
  wire \$procmux$2376_CMP ;
  wire [6:0] \$procmux$2377_Y ;
  wire \$procmux$2378_CMP ;
  wire [2:0] \$procmux$2390_Y ;
  wire \$procmux$2391_CMP ;
  wire [2:0] \$procmux$2392_Y ;
  wire \$procmux$2393_CMP ;
  wire [31:0] \$procmux$239_Y ;
  wire [6:0] \$procmux$2404_Y ;
  wire \$procmux$2405_CMP ;
  wire \$procmux$2406_CMP ;
  wire \$procmux$2407_CMP ;
  wire \$procmux$2408_CMP ;
  wire \$procmux$2409_CMP ;
  wire \$procmux$240_CMP ;
  wire \$procmux$2410_CMP ;
  wire [6:0] \$procmux$2411_Y ;
  wire \$procmux$2412_CMP ;
  wire \$procmux$241_CMP ;
  wire \$procmux$2425_Y ;
  wire \$procmux$2426_CMP ;
  wire [1:0] \$procmux$2438_Y ;
  wire \$procmux$2439_CMP ;
  wire [1:0] \$procmux$2440_Y ;
  wire \$procmux$2441_CMP ;
  wire [6:0] \$procmux$2454_Y ;
  wire \$procmux$2455_CMP ;
  wire [2:0] \$procmux$2467_Y ;
  wire \$procmux$2468_CMP ;
  wire [2:0] \$procmux$2469_Y ;
  wire \$procmux$2470_CMP ;
  wire \$procmux$2484_Y ;
  wire \$procmux$2485_CMP ;
  wire [31:0] \$procmux$248_Y ;
  wire [1:0] \$procmux$2499_Y ;
  wire \$procmux$249_CMP ;
  wire \$procmux$24_CMP ;
  wire \$procmux$2500_CMP ;
  wire [6:0] \$procmux$2514_Y ;
  wire \$procmux$2515_CMP ;
  wire [2:0] \$procmux$2528_Y ;
  wire \$procmux$2529_CMP ;
  wire [2:0] \$procmux$2530_Y ;
  wire \$procmux$2531_CMP ;
  wire \$procmux$2536_Y ;
  wire \$procmux$2537_CMP ;
  wire \$procmux$2542_Y ;
  wire \$procmux$2543_CMP ;
  wire \$procmux$2546_Y ;
  wire \$procmux$2547_CMP ;
  wire \$procmux$2549_CMP ;
  wire \$procmux$2551_CMP ;
  wire \$procmux$2554_CMP ;
  wire \$procmux$2556_CMP ;
  wire \$procmux$2558_CMP ;
  wire [31:0] \$procmux$255_Y ;
  wire \$procmux$2560_CMP ;
  wire [1:0] \$procmux$2563_Y ;
  wire \$procmux$2564_CMP ;
  wire \$procmux$2566_CMP ;
  wire \$procmux$2568_CMP ;
  wire \$procmux$256_CMP ;
  wire \$procmux$2570_CMP ;
  wire \$procmux$2571_CMP ;
  wire \$procmux$2572_CMP ;
  wire \$procmux$2574_CMP ;
  wire \$procmux$2576_CMP ;
  wire \$procmux$2578_CMP ;
  wire \$procmux$2580_CMP ;
  wire [6:0] \$procmux$2584_Y ;
  wire \$procmux$2585_CMP ;
  wire \$procmux$2587_CMP ;
  wire \$procmux$2589_CMP ;
  wire \$procmux$2590_CMP ;
  wire \$procmux$2591_CMP ;
  wire \$procmux$2592_CMP ;
  wire \$procmux$2594_CMP ;
  wire \$procmux$2596_CMP ;
  wire \$procmux$2598_CMP ;
  wire \$procmux$2600_CMP ;
  wire [2:0] \$procmux$2604_Y ;
  wire \$procmux$2605_CMP ;
  wire \$procmux$2607_CMP ;
  wire \$procmux$2608_CMP ;
  wire [33:0] \$procmux$260_Y ;
  wire \$procmux$2610_CMP ;
  wire \$procmux$2612_CMP ;
  wire \$procmux$2614_CMP ;
  wire \$procmux$2616_CMP ;
  wire \$procmux$2619_Y ;
  wire \$procmux$261_CMP ;
  wire \$procmux$2620_CMP ;
  wire \$procmux$2622_Y ;
  wire \$procmux$2623_CMP ;
  wire \$procmux$2625_Y ;
  wire \$procmux$2626_CMP ;
  wire \$procmux$2628_Y ;
  wire \$procmux$2629_CMP ;
  wire \$procmux$2631_Y ;
  wire \$procmux$2632_CMP ;
  wire \$procmux$2634_Y ;
  wire \$procmux$2635_CMP ;
  wire \$procmux$2637_Y ;
  wire \$procmux$2638_CMP ;
  wire \$procmux$263_CMP ;
  wire \$procmux$2640_Y ;
  wire \$procmux$2641_CMP ;
  wire \$procmux$2643_Y ;
  wire \$procmux$2644_CMP ;
  wire [1:0] \$procmux$2648_Y ;
  wire \$procmux$2649_CMP ;
  wire \$procmux$264_CMP ;
  wire \$procmux$2650_CMP ;
  wire \$procmux$2651_CMP ;
  wire [1:0] \$procmux$2653_Y ;
  wire \$procmux$2654_CMP ;
  wire [1:0] \$procmux$2655_Y ;
  wire \$procmux$2656_CMP ;
  wire \$procmux$265_CMP ;
  wire \$procmux$2660_Y ;
  wire \$procmux$2661_CMP ;
  wire \$procmux$2662_CMP ;
  wire \$procmux$2663_CMP ;
  wire \$procmux$2665_Y ;
  wire \$procmux$2666_CMP ;
  wire \$procmux$2667_Y ;
  wire \$procmux$2668_CMP ;
  wire \$procmux$2670_Y ;
  wire \$procmux$2671_CMP ;
  wire \$procmux$2673_Y ;
  wire \$procmux$2674_CMP ;
  wire \$procmux$2675_Y ;
  wire \$procmux$2676_CMP ;
  wire \$procmux$267_CMP ;
  wire \$procmux$2681_Y ;
  wire \$procmux$2682_CMP ;
  wire \$procmux$2683_Y ;
  wire \$procmux$2684_CMP ;
  wire \$procmux$2688_Y ;
  wire \$procmux$2689_CMP ;
  wire \$procmux$2690_Y ;
  wire \$procmux$2691_CMP ;
  wire \$procmux$2692_Y ;
  wire \$procmux$2693_CMP ;
  wire \$procmux$2697_Y ;
  wire \$procmux$2698_CMP ;
  wire \$procmux$2699_Y ;
  wire \$procmux$269_Y ;
  wire \$procmux$26_CMP ;
  wire \$procmux$2700_CMP ;
  wire \$procmux$2701_Y ;
  wire \$procmux$2702_CMP ;
  wire \$procmux$270_CMP ;
  wire \$procmux$2710_Y ;
  wire \$procmux$2711_CMP ;
  wire \$procmux$2712_Y ;
  wire \$procmux$2713_CMP ;
  wire \$procmux$2714_Y ;
  wire \$procmux$2715_CMP ;
  wire [31:0] \$procmux$271_Y ;
  wire \$procmux$2720_Y ;
  wire \$procmux$2721_CMP ;
  wire \$procmux$2722_Y ;
  wire \$procmux$2723_CMP ;
  wire \$procmux$2724_Y ;
  wire \$procmux$2725_CMP ;
  wire \$procmux$272_CMP ;
  wire \$procmux$2731_Y ;
  wire \$procmux$2732_CMP ;
  wire \$procmux$2733_Y ;
  wire \$procmux$2734_CMP ;
  wire \$procmux$2735_Y ;
  wire \$procmux$2736_CMP ;
  wire \$procmux$273_Y ;
  wire \$procmux$2743_Y ;
  wire \$procmux$2744_CMP ;
  wire \$procmux$2745_Y ;
  wire \$procmux$2746_CMP ;
  wire \$procmux$2747_Y ;
  wire \$procmux$2748_CMP ;
  wire \$procmux$274_CMP ;
  wire \$procmux$2752_Y ;
  wire \$procmux$2753_CMP ;
  wire \$procmux$2754_CMP ;
  wire \$procmux$2755_CMP ;
  wire \$procmux$2756_CMP ;
  wire \$procmux$2757_CMP ;
  wire \$procmux$2758_Y ;
  wire \$procmux$2759_CMP ;
  wire \$procmux$275_Y ;
  wire \$procmux$2760_Y ;
  wire \$procmux$2761_CMP ;
  wire \$procmux$2765_Y ;
  wire \$procmux$2766_CMP ;
  wire \$procmux$2767_Y ;
  wire \$procmux$2768_CMP ;
  wire \$procmux$276_CMP ;
  wire \$procmux$2772_Y ;
  wire \$procmux$2773_CMP ;
  wire \$procmux$2774_Y ;
  wire \$procmux$2775_CMP ;
  wire \$procmux$2779_Y ;
  wire \$procmux$2780_CMP ;
  wire \$procmux$2781_Y ;
  wire \$procmux$2782_CMP ;
  wire \$procmux$2786_Y ;
  wire \$procmux$2787_CMP ;
  wire \$procmux$2788_Y ;
  wire \$procmux$2789_CMP ;
  wire \$procmux$278_CMP ;
  wire \$procmux$2793_Y ;
  wire \$procmux$2794_CMP ;
  wire \$procmux$2795_Y ;
  wire \$procmux$2796_CMP ;
  wire \$procmux$279_Y ;
  wire \$procmux$2800_Y ;
  wire \$procmux$2801_CMP ;
  wire \$procmux$2802_Y ;
  wire \$procmux$2803_CMP ;
  wire \$procmux$2807_Y ;
  wire \$procmux$2808_CMP ;
  wire \$procmux$2809_Y ;
  wire \$procmux$280_CMP ;
  wire \$procmux$2810_CMP ;
  wire \$procmux$2814_Y ;
  wire \$procmux$2815_CMP ;
  wire \$procmux$2816_Y ;
  wire \$procmux$2817_CMP ;
  wire [1:0] \$procmux$2821_Y ;
  wire \$procmux$2822_CMP ;
  wire [1:0] \$procmux$2823_Y ;
  wire \$procmux$2824_CMP ;
  wire \$procmux$2828_Y ;
  wire \$procmux$2829_CMP ;
  wire \$procmux$282_CMP ;
  wire \$procmux$2830_Y ;
  wire \$procmux$2831_CMP ;
  wire \$procmux$2835_Y ;
  wire \$procmux$2836_CMP ;
  wire \$procmux$2837_Y ;
  wire \$procmux$2838_CMP ;
  wire [33:0] \$procmux$283_Y ;
  wire \$procmux$2842_Y ;
  wire \$procmux$2843_CMP ;
  wire \$procmux$2844_Y ;
  wire \$procmux$2845_CMP ;
  wire \$procmux$2846_Y ;
  wire \$procmux$2847_CMP ;
  wire \$procmux$284_CMP ;
  wire \$procmux$2851_Y ;
  wire \$procmux$2852_CMP ;
  wire \$procmux$2853_Y ;
  wire \$procmux$2854_CMP ;
  wire \$procmux$2855_Y ;
  wire \$procmux$2856_CMP ;
  wire \$procmux$2861_Y ;
  wire \$procmux$2862_CMP ;
  wire \$procmux$2863_Y ;
  wire \$procmux$2864_CMP ;
  wire \$procmux$2869_Y ;
  wire \$procmux$286_CMP ;
  wire \$procmux$2870_CMP ;
  wire \$procmux$2871_Y ;
  wire \$procmux$2872_CMP ;
  wire \$procmux$2877_Y ;
  wire \$procmux$2878_CMP ;
  wire \$procmux$2879_Y ;
  wire \$procmux$287_Y ;
  wire \$procmux$2880_CMP ;
  wire \$procmux$2887_Y ;
  wire \$procmux$2888_CMP ;
  wire \$procmux$288_CMP ;
  wire \$procmux$2892_Y ;
  wire \$procmux$2893_CMP ;
  wire \$procmux$2894_CMP ;
  wire \$procmux$2895_Y ;
  wire \$procmux$2896_CMP ;
  wire \$procmux$28_CMP ;
  wire \$procmux$2901_Y ;
  wire \$procmux$2902_CMP ;
  wire \$procmux$2903_CMP ;
  wire \$procmux$2904_CMP ;
  wire \$procmux$2905_CMP ;
  wire \$procmux$2906_CMP ;
  wire \$procmux$2907_CMP ;
  wire \$procmux$2908_CMP ;
  wire \$procmux$2909_CMP ;
  wire \$procmux$290_CMP ;
  wire [9:0] \$procmux$2910_CMP ;
  wire \$procmux$2910_CTRL ;
  wire \$procmux$2912_Y ;
  wire \$procmux$2913_CMP ;
  wire \$procmux$2914_Y ;
  wire \$procmux$2915_CMP ;
  wire [1:0] \$procmux$2921_Y ;
  wire \$procmux$2922_CMP ;
  wire \$procmux$2923_CMP ;
  wire \$procmux$2924_CMP ;
  wire \$procmux$2925_CMP ;
  wire [1:0] \$procmux$2927_Y ;
  wire \$procmux$2928_CMP ;
  wire [1:0] \$procmux$2929_Y ;
  wire \$procmux$2930_CMP ;
  wire [1:0] \$procmux$2935_Y ;
  wire \$procmux$2936_CMP ;
  wire \$procmux$2937_CMP ;
  wire \$procmux$2938_CMP ;
  wire \$procmux$2939_CMP ;
  wire \$procmux$293_Y ;
  wire \$procmux$2940_CMP ;
  wire \$procmux$2941_CMP ;
  wire \$procmux$2942_CMP ;
  wire [1:0] \$procmux$2944_Y ;
  wire \$procmux$2945_CMP ;
  wire [1:0] \$procmux$2946_Y ;
  wire \$procmux$2947_CMP ;
  wire \$procmux$294_CMP ;
  wire \$procmux$2953_Y ;
  wire \$procmux$2954_CMP ;
  wire \$procmux$2955_Y ;
  wire \$procmux$2956_CMP ;
  wire \$procmux$295_Y ;
  wire [1:0] \$procmux$2962_Y ;
  wire \$procmux$2963_CMP ;
  wire [1:0] \$procmux$2964_Y ;
  wire \$procmux$2965_CMP ;
  wire \$procmux$296_CMP ;
  wire [1:0] \$procmux$2971_Y ;
  wire \$procmux$2972_CMP ;
  wire [1:0] \$procmux$2973_Y ;
  wire \$procmux$2974_CMP ;
  wire \$procmux$2982_Y ;
  wire \$procmux$2983_CMP ;
  wire \$procmux$2985_Y ;
  wire \$procmux$2986_CMP ;
  wire \$procmux$2987_Y ;
  wire \$procmux$2988_CMP ;
  wire \$procmux$2989_Y ;
  wire \$procmux$2990_CMP ;
  wire \$procmux$2999_Y ;
  wire \$procmux$299_Y ;
  wire \$procmux$3000_CMP ;
  wire \$procmux$3002_Y ;
  wire \$procmux$3003_CMP ;
  wire \$procmux$3004_Y ;
  wire \$procmux$3005_CMP ;
  wire \$procmux$3006_Y ;
  wire \$procmux$3007_CMP ;
  wire \$procmux$300_CMP ;
  wire \$procmux$3015_Y ;
  wire \$procmux$3016_CMP ;
  wire \$procmux$3018_Y ;
  wire \$procmux$3019_CMP ;
  wire \$procmux$301_Y ;
  wire \$procmux$3020_Y ;
  wire \$procmux$3021_CMP ;
  wire \$procmux$3022_Y ;
  wire \$procmux$3023_CMP ;
  wire \$procmux$302_CMP ;
  wire \$procmux$3031_Y ;
  wire \$procmux$3032_CMP ;
  wire \$procmux$3034_Y ;
  wire \$procmux$3035_CMP ;
  wire \$procmux$3036_Y ;
  wire \$procmux$3037_CMP ;
  wire \$procmux$3038_Y ;
  wire \$procmux$3039_CMP ;
  wire \$procmux$3047_Y ;
  wire \$procmux$3048_CMP ;
  wire \$procmux$3049_CMP ;
  wire [1:0] \$procmux$3050_CMP ;
  wire \$procmux$3050_CTRL ;
  wire \$procmux$3052_Y ;
  wire \$procmux$3053_CMP ;
  wire \$procmux$3054_Y ;
  wire \$procmux$3055_CMP ;
  wire \$procmux$3056_Y ;
  wire \$procmux$3057_CMP ;
  wire [33:0] \$procmux$305_Y ;
  wire \$procmux$3064_Y ;
  wire \$procmux$3065_CMP ;
  wire \$procmux$3066_Y ;
  wire \$procmux$3067_CMP ;
  wire \$procmux$3068_Y ;
  wire \$procmux$3069_CMP ;
  wire \$procmux$306_CMP ;
  wire \$procmux$3077_Y ;
  wire \$procmux$3078_CMP ;
  wire \$procmux$3079_Y ;
  wire [33:0] \$procmux$307_Y ;
  wire \$procmux$3080_CMP ;
  wire \$procmux$3081_Y ;
  wire \$procmux$3082_CMP ;
  wire \$procmux$3083_Y ;
  wire \$procmux$3084_CMP ;
  wire \$procmux$308_CMP ;
  wire \$procmux$3094_Y ;
  wire \$procmux$3095_CMP ;
  wire \$procmux$3096_Y ;
  wire \$procmux$3097_CMP ;
  wire \$procmux$3098_Y ;
  wire \$procmux$3099_CMP ;
  wire \$procmux$3107_Y ;
  wire \$procmux$3108_CMP ;
  wire \$procmux$3110_CMP ;
  wire \$procmux$3111_CMP ;
  wire \$procmux$3112_Y ;
  wire \$procmux$3113_CMP ;
  wire \$procmux$3114_Y ;
  wire \$procmux$3115_CMP ;
  wire \$procmux$311_Y ;
  wire \$procmux$3121_Y ;
  wire \$procmux$3122_CMP ;
  wire \$procmux$3124_CMP ;
  wire [5:0] \$procmux$3125_CMP ;
  wire \$procmux$3125_CTRL ;
  wire \$procmux$3126_Y ;
  wire \$procmux$3127_CMP ;
  wire \$procmux$312_CMP ;
  wire \$procmux$3136_Y ;
  wire \$procmux$3137_CMP ;
  wire \$procmux$3138_Y ;
  wire \$procmux$3139_CMP ;
  wire \$procmux$313_Y ;
  wire \$procmux$3140_Y ;
  wire \$procmux$3141_CMP ;
  wire \$procmux$314_CMP ;
  wire [1:0] \$procmux$3152_Y ;
  wire \$procmux$3153_CMP ;
  wire \$procmux$3154_CMP ;
  wire [1:0] \$procmux$3155_Y ;
  wire \$procmux$3156_CMP ;
  wire \$procmux$3166_Y ;
  wire \$procmux$3167_CMP ;
  wire \$procmux$3168_CMP ;
  wire \$procmux$3169_CMP ;
  wire \$procmux$3170_Y ;
  wire \$procmux$3171_CMP ;
  wire [33:0] \$procmux$317_Y ;
  wire [1:0] \$procmux$3183_Y ;
  wire \$procmux$3184_CMP ;
  wire \$procmux$3185_CMP ;
  wire [1:0] \$procmux$3186_Y ;
  wire \$procmux$3187_CMP ;
  wire \$procmux$318_CMP ;
  wire \$procmux$3198_Y ;
  wire \$procmux$3199_CMP ;
  wire [33:0] \$procmux$319_Y ;
  wire \$procmux$3200_CMP ;
  wire \$procmux$3201_CMP ;
  wire \$procmux$3202_Y ;
  wire \$procmux$3203_CMP ;
  wire \$procmux$320_CMP ;
  wire \$procmux$3212_Y ;
  wire \$procmux$3213_CMP ;
  wire \$procmux$3214_Y ;
  wire \$procmux$3215_CMP ;
  wire \$procmux$321_Y ;
  wire \$procmux$3226_Y ;
  wire [5:0] \$procmux$3227_CMP ;
  wire \$procmux$3227_CTRL ;
  wire \$procmux$3228_Y ;
  wire \$procmux$3229_CMP ;
  wire \$procmux$322_CMP ;
  wire \$procmux$3241_Y ;
  wire \$procmux$3242_CMP ;
  wire \$procmux$3243_Y ;
  wire \$procmux$3244_CMP ;
  wire \$procmux$3256_Y ;
  wire \$procmux$3257_CMP ;
  wire \$procmux$3258_Y ;
  wire \$procmux$3259_CMP ;
  wire [15:0] \$procmux$325_Y ;
  wire \$procmux$326_CMP ;
  wire \$procmux$3271_Y ;
  wire \$procmux$3272_CMP ;
  wire \$procmux$3273_Y ;
  wire \$procmux$3274_CMP ;
  wire \$procmux$3287_Y ;
  wire \$procmux$3288_CMP ;
  wire \$procmux$3289_Y ;
  wire \$procmux$3290_CMP ;
  wire [31:0] \$procmux$329_Y ;
  wire \$procmux$3303_Y ;
  wire \$procmux$3304_CMP ;
  wire \$procmux$3305_Y ;
  wire \$procmux$3306_CMP ;
  wire \$procmux$330_CMP ;
  wire \$procmux$3317_Y ;
  wire \$procmux$3318_CMP ;
  wire [7:0] \$procmux$331_Y ;
  wire \$procmux$3322_Y ;
  wire \$procmux$3323_CMP ;
  wire \$procmux$3325_CMP ;
  wire \$procmux$3327_CMP ;
  wire \$procmux$332_CMP ;
  wire \$procmux$3336_Y ;
  wire \$procmux$3337_CMP ;
  wire [31:0] \$procmux$333_Y ;
  wire [1:0] \$procmux$3346_Y ;
  wire \$procmux$3347_CMP ;
  wire \$procmux$3349_CMP ;
  wire \$procmux$334_CMP ;
  wire \$procmux$3359_Y ;
  wire [2:0] \$procmux$335_Y ;
  wire \$procmux$3360_CMP ;
  wire \$procmux$3369_Y ;
  wire \$procmux$336_CMP ;
  wire \$procmux$3370_CMP ;
  wire \$procmux$3372_CMP ;
  wire \$procmux$3375_Y ;
  wire \$procmux$3376_CMP ;
  wire \$procmux$337_Y ;
  wire [1:0] \$procmux$3381_Y ;
  wire \$procmux$3382_CMP ;
  wire [1:0] \$procmux$3387_Y ;
  wire \$procmux$3388_CMP ;
  wire \$procmux$338_CMP ;
  wire \$procmux$3393_Y ;
  wire \$procmux$3394_CMP ;
  wire \$procmux$3396_CMP ;
  wire \$procmux$3398_CMP ;
  wire [4:0] \$procmux$339_Y ;
  wire \$procmux$3401_Y ;
  wire \$procmux$3402_CMP ;
  wire \$procmux$3404_CMP ;
  wire \$procmux$3406_CMP ;
  wire \$procmux$3408_CMP ;
  wire \$procmux$340_CMP ;
  wire \$procmux$3410_CMP ;
  wire \$procmux$3412_CMP ;
  wire \$procmux$3414_CMP ;
  wire \$procmux$3417_Y ;
  wire \$procmux$3418_CMP ;
  wire [31:0] \$procmux$341_Y ;
  wire \$procmux$3422_Y ;
  wire \$procmux$3423_CMP ;
  wire \$procmux$3427_Y ;
  wire \$procmux$3428_CMP ;
  wire \$procmux$342_CMP ;
  wire \$procmux$3430_CMP ;
  wire \$procmux$3432_CMP ;
  wire \$procmux$3435_Y ;
  wire \$procmux$3436_CMP ;
  wire \$procmux$3439_Y ;
  wire [31:0] \$procmux$343_Y ;
  wire \$procmux$3440_CMP ;
  wire \$procmux$3443_Y ;
  wire \$procmux$3444_CMP ;
  wire \$procmux$3447_Y ;
  wire \$procmux$3448_CMP ;
  wire \$procmux$344_CMP ;
  wire \$procmux$3451_Y ;
  wire \$procmux$3452_CMP ;
  wire [1:0] \$procmux$3455_Y ;
  wire \$procmux$3456_CMP ;
  wire \$procmux$3459_Y ;
  wire \$procmux$3460_CMP ;
  wire \$procmux$3462_CMP ;
  wire \$procmux$3464_CMP ;
  wire \$procmux$3466_CMP ;
  wire \$procmux$3467_CMP ;
  wire \$procmux$3468_CMP ;
  wire \$procmux$3470_CMP ;
  wire \$procmux$3472_CMP ;
  wire \$procmux$3475_Y ;
  wire \$procmux$3476_CMP ;
  wire \$procmux$3479_Y ;
  wire \$procmux$3480_CMP ;
  wire \$procmux$3482_CMP ;
  wire \$procmux$3484_CMP ;
  wire \$procmux$3486_CMP ;
  wire \$procmux$3487_CMP ;
  wire \$procmux$3488_CMP ;
  wire \$procmux$3490_CMP ;
  wire \$procmux$3492_CMP ;
  wire \$procmux$3494_CMP ;
  wire \$procmux$3496_CMP ;
  wire \$procmux$3497_CMP ;
  wire [1:0] \$procmux$3498_Y ;
  wire \$procmux$3499_CMP ;
  wire [31:0] \$procmux$34_Y ;
  wire [31:0] \$procmux$3500_Y ;
  wire \$procmux$3501_CMP ;
  wire \$procmux$3502_CMP ;
  wire [33:0] \$procmux$3503_Y ;
  wire \$procmux$3504_CMP ;
  wire [33:0] \$procmux$3505_Y ;
  wire \$procmux$3506_CMP ;
  wire [31:0] \$procmux$3507_Y ;
  wire \$procmux$3508_CMP ;
  wire [31:0] \$procmux$3511_Y ;
  wire \$procmux$3512_CMP ;
  wire \$procmux$3513_CMP ;
  wire \$procmux$3514_CMP ;
  wire \$procmux$3515_CMP ;
  wire \$procmux$3516_CMP ;
  wire \$procmux$3517_CMP ;
  wire [31:0] \$procmux$3518_Y ;
  wire \$procmux$3519_CMP ;
  wire \$procmux$3520_CMP ;
  wire \$procmux$3521_CMP ;
  wire \$procmux$3522_CMP ;
  wire \$procmux$3528_Y ;
  wire \$procmux$3529_CMP ;
  wire \$procmux$3533_Y ;
  wire \$procmux$3534_CMP ;
  wire \$procmux$3536_CMP ;
  wire [6:0] \$procmux$3540_Y ;
  wire \$procmux$3541_CMP ;
  wire [6:0] \$procmux$3542_Y ;
  wire \$procmux$3543_CMP ;
  wire \$procmux$3547_Y ;
  wire \$procmux$3548_CMP ;
  wire \$procmux$3549_Y ;
  wire \$procmux$3550_CMP ;
  wire \$procmux$3554_Y ;
  wire \$procmux$3555_CMP ;
  wire \$procmux$3556_Y ;
  wire \$procmux$3557_CMP ;
  wire [31:0] \$procmux$355_Y ;
  wire [31:0] \$procmux$3561_Y ;
  wire \$procmux$3562_CMP ;
  wire [31:0] \$procmux$3563_Y ;
  wire \$procmux$3564_CMP ;
  wire \$procmux$3566_Y ;
  wire \$procmux$3567_CMP ;
  wire \$procmux$3568_Y ;
  wire \$procmux$3569_CMP ;
  wire [7:0] \$procmux$356_CMP ;
  wire \$procmux$356_CTRL ;
  wire \$procmux$3573_Y ;
  wire \$procmux$3574_CMP ;
  wire [2:0] \$procmux$3577_Y ;
  wire \$procmux$3578_CMP ;
  wire [2:0] \$procmux$3579_Y ;
  wire [4:0] \$procmux$357_CMP ;
  wire \$procmux$357_CTRL ;
  wire \$procmux$3580_CMP ;
  wire \$procmux$3584_Y ;
  wire \$procmux$3585_CMP ;
  wire \$procmux$3586_Y ;
  wire \$procmux$3587_CMP ;
  wire \$procmux$3588_Y ;
  wire \$procmux$3589_CMP ;
  wire [4:0] \$procmux$358_CMP ;
  wire \$procmux$358_CTRL ;
  wire \$procmux$3591_Y ;
  wire \$procmux$3592_CMP ;
  wire \$procmux$3593_Y ;
  wire \$procmux$3594_CMP ;
  wire \$procmux$3599_Y ;
  wire [5:0] \$procmux$359_CMP ;
  wire \$procmux$359_CTRL ;
  wire \$procmux$35_CMP ;
  wire \$procmux$3600_CMP ;
  wire \$procmux$3601_Y ;
  wire \$procmux$3602_CMP ;
  wire \$procmux$3604_Y ;
  wire \$procmux$3605_CMP ;
  wire \$procmux$3606_Y ;
  wire \$procmux$3607_CMP ;
  wire [1:0] \$procmux$3612_Y ;
  wire \$procmux$3613_CMP ;
  wire [1:0] \$procmux$3614_Y ;
  wire \$procmux$3615_CMP ;
  wire [1:0] \$procmux$3617_Y ;
  wire \$procmux$3618_CMP ;
  wire [1:0] \$procmux$3619_Y ;
  wire [31:0] \$procmux$361_Y ;
  wire \$procmux$3620_CMP ;
  wire \$procmux$3625_Y ;
  wire \$procmux$3626_CMP ;
  wire \$procmux$3627_Y ;
  wire \$procmux$3628_CMP ;
  wire \$procmux$362_CMP ;
  wire \$procmux$3630_Y ;
  wire \$procmux$3631_CMP ;
  wire \$procmux$3632_Y ;
  wire \$procmux$3633_CMP ;
  wire \$procmux$3638_Y ;
  wire \$procmux$3639_CMP ;
  wire \$procmux$363_CMP ;
  wire \$procmux$3641_Y ;
  wire \$procmux$3642_CMP ;
  wire \$procmux$3643_Y ;
  wire \$procmux$3644_CMP ;
  wire [1:0] \$procmux$3649_Y ;
  wire \$procmux$3650_CMP ;
  wire [1:0] \$procmux$3652_Y ;
  wire \$procmux$3653_CMP ;
  wire [1:0] \$procmux$3654_Y ;
  wire \$procmux$3655_CMP ;
  wire [6:0] \$procmux$3660_Y ;
  wire \$procmux$3661_CMP ;
  wire [6:0] \$procmux$3663_Y ;
  wire \$procmux$3664_CMP ;
  wire [6:0] \$procmux$3665_Y ;
  wire \$procmux$3666_CMP ;
  wire [3:0] \$procmux$3671_Y ;
  wire \$procmux$3672_CMP ;
  wire [3:0] \$procmux$3674_Y ;
  wire \$procmux$3675_CMP ;
  wire [3:0] \$procmux$3676_Y ;
  wire \$procmux$3677_CMP ;
  wire \$procmux$3682_Y ;
  wire \$procmux$3683_CMP ;
  wire \$procmux$3685_Y ;
  wire \$procmux$3686_CMP ;
  wire \$procmux$3687_Y ;
  wire \$procmux$3688_CMP ;
  wire \$procmux$368_Y ;
  wire \$procmux$3693_Y ;
  wire \$procmux$3694_CMP ;
  wire \$procmux$3696_Y ;
  wire \$procmux$3697_CMP ;
  wire \$procmux$3698_Y ;
  wire \$procmux$3699_CMP ;
  wire \$procmux$369_CMP ;
  wire [31:0] \$procmux$36_Y ;
  wire \$procmux$3704_Y ;
  wire \$procmux$3705_CMP ;
  wire \$procmux$3707_Y ;
  wire \$procmux$3708_CMP ;
  wire \$procmux$3709_Y ;
  wire \$procmux$3710_CMP ;
  wire [31:0] \$procmux$3715_Y ;
  wire \$procmux$3716_CMP ;
  wire [31:0] \$procmux$3718_Y ;
  wire \$procmux$3719_CMP ;
  wire [31:0] \$procmux$3720_Y ;
  wire \$procmux$3721_CMP ;
  wire \$procmux$3726_Y ;
  wire \$procmux$3727_CMP ;
  wire \$procmux$3729_Y ;
  wire \$procmux$3730_CMP ;
  wire \$procmux$3731_Y ;
  wire \$procmux$3732_CMP ;
  wire \$procmux$3737_Y ;
  wire \$procmux$3738_CMP ;
  wire \$procmux$3740_Y ;
  wire \$procmux$3741_CMP ;
  wire \$procmux$3742_Y ;
  wire \$procmux$3743_CMP ;
  wire [31:0] \$procmux$3748_Y ;
  wire \$procmux$3749_CMP ;
  wire [31:0] \$procmux$3751_Y ;
  wire \$procmux$3752_CMP ;
  wire [31:0] \$procmux$3753_Y ;
  wire \$procmux$3754_CMP ;
  wire \$procmux$3759_Y ;
  wire \$procmux$3760_CMP ;
  wire \$procmux$3762_Y ;
  wire \$procmux$3763_CMP ;
  wire \$procmux$3764_Y ;
  wire \$procmux$3765_CMP ;
  wire \$procmux$3772_Y ;
  wire \$procmux$3773_CMP ;
  wire \$procmux$3774_Y ;
  wire \$procmux$3775_CMP ;
  wire \$procmux$377_Y ;
  wire [1:0] \$procmux$3782_Y ;
  wire \$procmux$3783_CMP ;
  wire [1:0] \$procmux$3784_Y ;
  wire \$procmux$3785_CMP ;
  wire \$procmux$378_CMP ;
  wire [2:0] \$procmux$3791_Y ;
  wire \$procmux$3792_CMP ;
  wire [2:0] \$procmux$3793_Y ;
  wire \$procmux$3794_CMP ;
  wire \$procmux$37_CMP ;
  wire [1:0] \$procmux$3800_Y ;
  wire \$procmux$3801_CMP ;
  wire [1:0] \$procmux$3802_Y ;
  wire \$procmux$3803_CMP ;
  wire [4:0] \$procmux$380_Y ;
  wire [6:0] \$procmux$3810_Y ;
  wire \$procmux$3811_CMP ;
  wire [6:0] \$procmux$3812_Y ;
  wire \$procmux$3813_CMP ;
  wire \$procmux$381_CMP ;
  wire [3:0] \$procmux$3820_Y ;
  wire \$procmux$3821_CMP ;
  wire [3:0] \$procmux$3822_Y ;
  wire \$procmux$3823_CMP ;
  wire \$procmux$3830_Y ;
  wire \$procmux$3831_CMP ;
  wire \$procmux$3832_Y ;
  wire \$procmux$3833_CMP ;
  wire \$procmux$383_Y ;
  wire \$procmux$3840_Y ;
  wire \$procmux$3841_CMP ;
  wire \$procmux$3842_Y ;
  wire \$procmux$3843_CMP ;
  wire \$procmux$3849_Y ;
  wire [5:0] \$procmux$384_CMP ;
  wire \$procmux$384_CTRL ;
  wire \$procmux$3850_CMP ;
  wire \$procmux$3851_Y ;
  wire \$procmux$3852_CMP ;
  wire [31:0] \$procmux$3858_Y ;
  wire \$procmux$3859_CMP ;
  wire [3:0] \$procmux$385_CMP ;
  wire \$procmux$385_CTRL ;
  wire [31:0] \$procmux$3860_Y ;
  wire \$procmux$3861_CMP ;
  wire \$procmux$3867_Y ;
  wire \$procmux$3868_CMP ;
  wire \$procmux$3869_Y ;
  wire \$procmux$386_CMP ;
  wire \$procmux$3870_CMP ;
  wire \$procmux$3877_Y ;
  wire \$procmux$3878_CMP ;
  wire \$procmux$3879_Y ;
  wire \$procmux$3880_CMP ;
  wire [31:0] \$procmux$3887_Y ;
  wire \$procmux$3888_CMP ;
  wire [31:0] \$procmux$3889_Y ;
  wire \$procmux$388_Y ;
  wire \$procmux$3890_CMP ;
  wire \$procmux$3897_Y ;
  wire \$procmux$3898_CMP ;
  wire \$procmux$3899_Y ;
  wire \$procmux$389_CMP ;
  wire \$procmux$38_CMP ;
  wire \$procmux$3900_CMP ;
  wire \$procmux$3907_Y ;
  wire \$procmux$3908_CMP ;
  wire \$procmux$3909_Y ;
  wire \$procmux$3910_CMP ;
  wire [31:0] \$procmux$3917_Y ;
  wire \$procmux$3918_CMP ;
  wire [31:0] \$procmux$3919_Y ;
  wire \$procmux$391_Y ;
  wire \$procmux$3920_CMP ;
  wire \$procmux$3927_Y ;
  wire \$procmux$3928_CMP ;
  wire \$procmux$3929_Y ;
  wire [4:0] \$procmux$392_CMP ;
  wire \$procmux$392_CTRL ;
  wire \$procmux$3930_CMP ;
  wire [31:0] \$procmux$3935_Y ;
  wire \$procmux$3936_CMP ;
  wire \$procmux$3937_CMP ;
  wire [31:0] \$procmux$3938_Y ;
  wire \$procmux$3939_CMP ;
  wire \$procmux$3945_Y ;
  wire \$procmux$3946_CMP ;
  wire [32:0] \$procmux$394_Y ;
  wire [3:0] \$procmux$3950_Y ;
  wire \$procmux$3951_CMP ;
  wire \$procmux$3953_CMP ;
  wire [2:0] \$procmux$3959_Y ;
  wire \$procmux$395_CMP ;
  wire \$procmux$3960_CMP ;
  wire [1:0] \$procmux$3966_Y ;
  wire \$procmux$3967_CMP ;
  wire \$procmux$396_CMP ;
  wire [6:0] \$procmux$3971_Y ;
  wire \$procmux$3972_CMP ;
  wire \$procmux$3974_CMP ;
  wire \$procmux$3978_Y ;
  wire \$procmux$3979_CMP ;
  wire \$procmux$3980_Y ;
  wire \$procmux$3981_CMP ;
  wire \$procmux$3982_Y ;
  wire \$procmux$3983_CMP ;
  wire \$procmux$3985_Y ;
  wire \$procmux$3986_CMP ;
  wire \$procmux$3987_Y ;
  wire \$procmux$3988_CMP ;
  wire [32:0] \$procmux$398_Y ;
  wire [1:0] \$procmux$3992_Y ;
  wire \$procmux$3993_CMP ;
  wire \$procmux$3994_CMP ;
  wire \$procmux$3996_CMP ;
  wire \$procmux$399_CMP ;
  wire \$procmux$39_CMP ;
  wire \$procmux$4000_Y ;
  wire \$procmux$4001_CMP ;
  wire \$procmux$4003_CMP ;
  wire \$procmux$4009_Y ;
  wire \$procmux$400_CMP ;
  wire \$procmux$4010_CMP ;
  wire \$procmux$4016_Y ;
  wire \$procmux$4017_CMP ;
  wire \$procmux$401_CMP ;
  wire [31:0] \$procmux$4023_Y ;
  wire \$procmux$4024_CMP ;
  wire \$procmux$402_CMP ;
  wire \$procmux$4030_Y ;
  wire \$procmux$4031_CMP ;
  wire \$procmux$4037_Y ;
  wire \$procmux$4038_CMP ;
  wire [31:0] \$procmux$4044_Y ;
  wire \$procmux$4045_CMP ;
  wire \$procmux$4049_Y ;
  wire \$procmux$4050_CMP ;
  wire \$procmux$4052_CMP ;
  wire \$procmux$4056_Y ;
  wire \$procmux$4057_CMP ;
  wire \$procmux$4059_CMP ;
  wire [31:0] \$procmux$4063_Y ;
  wire \$procmux$4064_CMP ;
  wire \$procmux$4066_CMP ;
  wire \$procmux$4070_Y ;
  wire \$procmux$4071_CMP ;
  wire \$procmux$4073_CMP ;
  wire [31:0] \$procmux$4079_Y ;
  wire \$procmux$407_Y ;
  wire \$procmux$4080_CMP ;
  wire [1:0] \$procmux$4089_Y ;
  wire [12:0] \$procmux$408_CMP ;
  wire \$procmux$408_CTRL ;
  wire \$procmux$4090_CMP ;
  wire [1:0] \$procmux$4091_Y ;
  wire \$procmux$4092_CMP ;
  wire [1:0] \$procmux$4093_Y ;
  wire \$procmux$4094_CMP ;
  wire [31:0] \$procmux$409_Y ;
  wire \$procmux$40_CMP ;
  wire \$procmux$410_CMP ;
  wire [1:0] \$procmux$4110_Y ;
  wire \$procmux$4111_CMP ;
  wire [1:0] \$procmux$4112_Y ;
  wire \$procmux$4113_CMP ;
  wire [1:0] \$procmux$4114_Y ;
  wire \$procmux$4115_CMP ;
  wire [7:0] \$procmux$4117_Y ;
  wire \$procmux$4118_CMP ;
  wire [7:0] \$procmux$4119_Y ;
  wire \$procmux$4120_CMP ;
  wire [63:0] \$procmux$412_Y ;
  wire [31:0] \$procmux$4130_Y ;
  wire \$procmux$4131_CMP ;
  wire [31:0] \$procmux$4132_Y ;
  wire \$procmux$4133_CMP ;
  wire \$procmux$413_CMP ;
  wire [5:0] \$procmux$4150_Y ;
  wire \$procmux$4151_CMP ;
  wire [5:0] \$procmux$4152_Y ;
  wire \$procmux$4153_CMP ;
  wire \$procmux$4155_Y ;
  wire \$procmux$4156_CMP ;
  wire \$procmux$4157_Y ;
  wire \$procmux$4158_CMP ;
  wire [63:0] \$procmux$415_Y ;
  wire [31:0] \$procmux$4161_Y ;
  wire [30:0] \$procmux$4162_CMP ;
  wire \$procmux$4162_CTRL ;
  wire [31:0] \$procmux$4163_Y ;
  wire \$procmux$4164_CMP ;
  wire [31:0] \$procmux$4168_Y ;
  wire [30:0] \$procmux$4169_CMP ;
  wire \$procmux$4169_CTRL ;
  wire \$procmux$416_CMP ;
  wire [31:0] \$procmux$4170_Y ;
  wire \$procmux$4171_CMP ;
  wire \$procmux$4176_Y ;
  wire \$procmux$4177_CMP ;
  wire \$procmux$4178_Y ;
  wire \$procmux$4179_CMP ;
  wire \$procmux$4185_Y ;
  wire \$procmux$4186_CMP ;
  wire \$procmux$4187_Y ;
  wire \$procmux$4188_CMP ;
  wire \$procmux$4195_Y ;
  wire \$procmux$4196_CMP ;
  wire \$procmux$4197_Y ;
  wire \$procmux$4198_CMP ;
  wire [63:0] \$procmux$419_Y ;
  wire [31:0] \$procmux$41_Y ;
  wire \$procmux$4206_Y ;
  wire \$procmux$4207_CMP ;
  wire \$procmux$4208_Y ;
  wire \$procmux$4209_CMP ;
  wire \$procmux$420_CMP ;
  wire \$procmux$4219_Y ;
  wire [63:0] \$procmux$421_Y ;
  wire \$procmux$4220_CMP ;
  wire \$procmux$4221_Y ;
  wire \$procmux$4222_CMP ;
  wire \$procmux$422_CMP ;
  wire \$procmux$4232_Y ;
  wire \$procmux$4233_CMP ;
  wire \$procmux$4234_Y ;
  wire \$procmux$4235_CMP ;
  wire [31:0] \$procmux$423_Y ;
  wire \$procmux$4246_Y ;
  wire \$procmux$4247_CMP ;
  wire \$procmux$4248_Y ;
  wire \$procmux$4249_CMP ;
  wire \$procmux$424_CMP ;
  wire \$procmux$4261_Y ;
  wire \$procmux$4262_CMP ;
  wire \$procmux$4263_Y ;
  wire \$procmux$4264_CMP ;
  wire [63:0] \$procmux$426_Y ;
  wire \$procmux$4277_Y ;
  wire \$procmux$4278_CMP ;
  wire \$procmux$4279_Y ;
  wire \$procmux$427_CMP ;
  wire \$procmux$4280_CMP ;
  wire \$procmux$4294_Y ;
  wire \$procmux$4295_CMP ;
  wire \$procmux$4296_Y ;
  wire \$procmux$4297_CMP ;
  wire [63:0] \$procmux$429_Y ;
  wire \$procmux$42_CMP ;
  wire \$procmux$430_CMP ;
  wire \$procmux$4312_Y ;
  wire \$procmux$4313_CMP ;
  wire \$procmux$4314_Y ;
  wire \$procmux$4315_CMP ;
  wire \$procmux$4332_Y ;
  wire \$procmux$4333_CMP ;
  wire \$procmux$4334_Y ;
  wire \$procmux$4335_CMP ;
  wire [7:0] \$procmux$4337_Y ;
  wire \$procmux$4338_CMP ;
  wire [63:0] \$procmux$433_Y ;
  wire [31:0] \$procmux$4340_Y ;
  wire \$procmux$4341_CMP ;
  wire [5:0] \$procmux$4343_Y ;
  wire \$procmux$4344_CMP ;
  wire \$procmux$4346_Y ;
  wire \$procmux$4347_CMP ;
  wire [31:0] \$procmux$4349_Y ;
  wire \$procmux$434_CMP ;
  wire \$procmux$4350_CMP ;
  wire [31:0] \$procmux$4352_Y ;
  wire \$procmux$4353_CMP ;
  wire \$procmux$4355_Y ;
  wire \$procmux$4356_CMP ;
  wire \$procmux$4358_Y ;
  wire \$procmux$4359_CMP ;
  wire [63:0] \$procmux$435_Y ;
  wire \$procmux$4361_Y ;
  wire \$procmux$4362_CMP ;
  wire \$procmux$4364_Y ;
  wire \$procmux$4365_CMP ;
  wire \$procmux$4367_Y ;
  wire \$procmux$4368_CMP ;
  wire \$procmux$436_CMP ;
  wire \$procmux$4370_Y ;
  wire \$procmux$4371_CMP ;
  wire \$procmux$4373_Y ;
  wire \$procmux$4374_CMP ;
  wire \$procmux$4376_Y ;
  wire \$procmux$4377_CMP ;
  wire \$procmux$4379_Y ;
  wire [31:0] \$procmux$437_Y ;
  wire \$procmux$4380_CMP ;
  wire \$procmux$4382_Y ;
  wire \$procmux$4383_CMP ;
  wire \$procmux$4385_Y ;
  wire \$procmux$4386_CMP ;
  wire \$procmux$4388_Y ;
  wire \$procmux$4389_CMP ;
  wire \$procmux$438_CMP ;
  wire \$procmux$4392_Y ;
  wire \$procmux$4393_CMP ;
  wire \$procmux$43_Y ;
  wire [2:0] \$procmux$440_Y ;
  wire \$procmux$441_CMP ;
  wire [31:0] \$procmux$442_Y ;
  wire \$procmux$4433_Y ;
  wire \$procmux$4434_CMP ;
  wire \$procmux$443_CMP ;
  wire [6:0] \$procmux$444_Y ;
  wire \$procmux$445_CMP ;
  wire [31:0] \$procmux$446_Y ;
  wire \$procmux$4474_Y ;
  wire \$procmux$4475_CMP ;
  wire \$procmux$4477_Y ;
  wire \$procmux$4478_CMP ;
  wire \$procmux$4479_CMP ;
  wire \$procmux$447_CMP ;
  wire [30:0] \$procmux$4480_CMP ;
  wire \$procmux$4480_CTRL ;
  wire [30:0] \$procmux$4481_CMP ;
  wire \$procmux$4481_CTRL ;
  wire [28:0] \$procmux$4482_CMP ;
  wire \$procmux$4482_CTRL ;
  wire \$procmux$4483_CMP ;
  wire \$procmux$4484_CMP ;
  wire \$procmux$4485_CMP ;
  wire \$procmux$4486_CMP ;
  wire \$procmux$4487_CMP ;
  wire \$procmux$4488_CMP ;
  wire \$procmux$4489_CMP ;
  wire [31:0] \$procmux$448_Y ;
  wire \$procmux$4490_CMP ;
  wire \$procmux$4491_CMP ;
  wire \$procmux$4492_CMP ;
  wire \$procmux$4493_CMP ;
  wire \$procmux$4494_CMP ;
  wire \$procmux$4495_CMP ;
  wire \$procmux$4496_CMP ;
  wire \$procmux$4497_CMP ;
  wire \$procmux$4498_CMP ;
  wire \$procmux$4499_CMP ;
  wire \$procmux$449_CMP ;
  wire \$procmux$44_CMP ;
  wire \$procmux$4500_CMP ;
  wire \$procmux$4501_CMP ;
  wire \$procmux$4502_CMP ;
  wire \$procmux$4503_CMP ;
  wire \$procmux$4504_CMP ;
  wire \$procmux$4505_CMP ;
  wire \$procmux$4506_CMP ;
  wire \$procmux$4507_CMP ;
  wire \$procmux$4508_CMP ;
  wire \$procmux$4509_CMP ;
  wire [31:0] \$procmux$450_Y ;
  wire \$procmux$4510_CMP ;
  wire \$procmux$4511_CMP ;
  wire \$procmux$4512_CMP ;
  wire \$procmux$4513_CMP ;
  wire \$procmux$4514_CMP ;
  wire \$procmux$4515_CMP ;
  wire \$procmux$4516_CMP ;
  wire \$procmux$4517_CMP ;
  wire \$procmux$4518_CMP ;
  wire [1:0] \$procmux$4519_CMP ;
  wire \$procmux$4519_CTRL ;
  wire \$procmux$451_CMP ;
  wire \$procmux$4520_CMP ;
  wire \$procmux$4521_CMP ;
  wire \$procmux$4522_CMP ;
  wire \$procmux$4523_CMP ;
  wire \$procmux$4524_CMP ;
  wire \$procmux$4525_CMP ;
  wire \$procmux$4526_CMP ;
  wire [2:0] \$procmux$452_Y ;
  wire \$procmux$453_CMP ;
  wire \$procmux$4541_Y ;
  wire \$procmux$4542_CMP ;
  wire \$procmux$4543_CMP ;
  wire \$procmux$4544_CMP ;
  wire \$procmux$4545_CMP ;
  wire [31:0] \$procmux$4548_Y ;
  wire \$procmux$4549_CMP ;
  wire [31:0] \$procmux$454_Y ;
  wire [30:0] \$procmux$4550_CMP ;
  wire \$procmux$4550_CTRL ;
  wire [30:0] \$procmux$4551_CMP ;
  wire \$procmux$4551_CTRL ;
  wire [28:0] \$procmux$4552_CMP ;
  wire \$procmux$4552_CTRL ;
  wire \$procmux$4553_CMP ;
  wire \$procmux$4554_CMP ;
  wire \$procmux$4555_CMP ;
  wire \$procmux$4556_CMP ;
  wire \$procmux$4557_CMP ;
  wire \$procmux$4558_CMP ;
  wire \$procmux$4559_CMP ;
  wire \$procmux$455_CMP ;
  wire \$procmux$4560_CMP ;
  wire \$procmux$4561_CMP ;
  wire \$procmux$4562_CMP ;
  wire \$procmux$4563_CMP ;
  wire \$procmux$4564_CMP ;
  wire \$procmux$4565_CMP ;
  wire \$procmux$4566_CMP ;
  wire \$procmux$4567_CMP ;
  wire [31:0] \$procmux$4568_Y ;
  wire \$procmux$4569_CMP ;
  wire [31:0] \$procmux$456_Y ;
  wire [31:0] \$procmux$4570_Y ;
  wire \$procmux$4571_CMP ;
  wire [31:0] \$procmux$4572_Y ;
  wire \$procmux$4573_CMP ;
  wire [31:0] \$procmux$4574_Y ;
  wire \$procmux$4575_CMP ;
  wire \$procmux$4576_Y ;
  wire \$procmux$4577_CMP ;
  wire \$procmux$4578_Y ;
  wire \$procmux$4579_CMP ;
  wire \$procmux$457_CMP ;
  wire \$procmux$4580_Y ;
  wire \$procmux$4581_CMP ;
  wire \$procmux$4582_Y ;
  wire \$procmux$4583_CMP ;
  wire [15:0] \$procmux$4584_Y ;
  wire \$procmux$4585_CMP ;
  wire [31:0] \$procmux$4586_Y ;
  wire \$procmux$4587_CMP ;
  wire [31:0] \$procmux$4588_Y ;
  wire \$procmux$4589_CMP ;
  wire [31:0] \$procmux$458_Y ;
  wire [31:0] \$procmux$4590_Y ;
  wire \$procmux$4591_CMP ;
  wire [31:0] \$procmux$4592_Y ;
  wire \$procmux$4593_CMP ;
  wire [31:0] \$procmux$4594_Y ;
  wire \$procmux$4595_CMP ;
  wire [31:0] \$procmux$4596_Y ;
  wire \$procmux$4597_CMP ;
  wire [31:0] \$procmux$4598_Y ;
  wire \$procmux$4599_CMP ;
  wire \$procmux$459_CMP ;
  wire \$procmux$45_Y ;
  wire [31:0] \$procmux$4600_Y ;
  wire \$procmux$4601_CMP ;
  wire [31:0] \$procmux$4602_Y ;
  wire \$procmux$4603_CMP ;
  wire [1:0] \$procmux$4604_Y ;
  wire \$procmux$4605_CMP ;
  wire [1:0] \$procmux$4606_Y ;
  wire \$procmux$4607_CMP ;
  wire [31:0] \$procmux$460_Y ;
  wire [31:0] \$procmux$4612_Y ;
  wire \$procmux$4613_CMP ;
  wire [31:0] \$procmux$4615_Y ;
  wire \$procmux$4616_CMP ;
  wire [31:0] \$procmux$4618_Y ;
  wire \$procmux$4619_CMP ;
  wire \$procmux$461_CMP ;
  wire [31:0] \$procmux$4620_Y ;
  wire \$procmux$4621_CMP ;
  wire [31:0] \$procmux$4622_Y ;
  wire \$procmux$4623_CMP ;
  wire [31:0] \$procmux$4629_Y ;
  wire [31:0] \$procmux$462_Y ;
  wire \$procmux$4630_CMP ;
  wire [31:0] \$procmux$4632_Y ;
  wire \$procmux$4633_CMP ;
  wire [31:0] \$procmux$4634_Y ;
  wire \$procmux$4635_CMP ;
  wire [31:0] \$procmux$4636_Y ;
  wire \$procmux$4637_CMP ;
  wire \$procmux$463_CMP ;
  wire [31:0] \$procmux$4644_Y ;
  wire \$procmux$4645_CMP ;
  wire [31:0] \$procmux$4646_Y ;
  wire \$procmux$4647_CMP ;
  wire [31:0] \$procmux$4648_Y ;
  wire \$procmux$4649_CMP ;
  wire [31:0] \$procmux$464_Y ;
  wire \$procmux$4654_Y ;
  wire \$procmux$4655_CMP ;
  wire \$procmux$4657_Y ;
  wire \$procmux$4658_CMP ;
  wire \$procmux$4659_Y ;
  wire \$procmux$465_CMP ;
  wire \$procmux$4660_CMP ;
  wire \$procmux$4661_Y ;
  wire \$procmux$4662_CMP ;
  wire \$procmux$4663_Y ;
  wire \$procmux$4664_CMP ;
  wire [31:0] \$procmux$466_Y ;
  wire [31:0] \$procmux$4671_Y ;
  wire \$procmux$4672_CMP ;
  wire [31:0] \$procmux$4673_Y ;
  wire \$procmux$4674_CMP ;
  wire [31:0] \$procmux$4675_Y ;
  wire \$procmux$4676_CMP ;
  wire [31:0] \$procmux$4677_Y ;
  wire \$procmux$4678_CMP ;
  wire \$procmux$467_CMP ;
  wire \$procmux$4685_Y ;
  wire \$procmux$4686_CMP ;
  wire \$procmux$4687_Y ;
  wire \$procmux$4688_CMP ;
  wire \$procmux$4689_Y ;
  wire [31:0] \$procmux$468_Y ;
  wire \$procmux$4690_CMP ;
  wire \$procmux$4691_Y ;
  wire \$procmux$4692_CMP ;
  wire \$procmux$4698_Y ;
  wire \$procmux$4699_CMP ;
  wire \$procmux$469_CMP ;
  wire \$procmux$46_CMP ;
  wire \$procmux$4700_Y ;
  wire \$procmux$4701_CMP ;
  wire \$procmux$4702_Y ;
  wire \$procmux$4703_CMP ;
  wire \$procmux$4708_Y ;
  wire \$procmux$4709_CMP ;
  wire [31:0] \$procmux$470_Y ;
  wire \$procmux$4710_Y ;
  wire \$procmux$4711_CMP ;
  wire \$procmux$4712_Y ;
  wire \$procmux$4713_CMP ;
  wire \$procmux$4719_Y ;
  wire \$procmux$471_CMP ;
  wire \$procmux$4720_CMP ;
  wire \$procmux$4721_Y ;
  wire \$procmux$4722_CMP ;
  wire \$procmux$4723_Y ;
  wire \$procmux$4724_CMP ;
  wire \$procmux$4726_Y ;
  wire [3:0] \$procmux$4727_CMP ;
  wire \$procmux$4727_CTRL ;
  wire \$procmux$4729_CMP ;
  wire [31:0] \$procmux$472_Y ;
  wire \$procmux$4731_CMP ;
  wire \$procmux$4733_CMP ;
  wire \$procmux$4734_Y ;
  wire \$procmux$4735_CMP ;
  wire [31:0] \$procmux$4738_Y ;
  wire \$procmux$4739_CMP ;
  wire \$procmux$473_CMP ;
  wire \$procmux$4741_CMP ;
  wire \$procmux$4743_CMP ;
  wire \$procmux$4745_CMP ;
  wire [31:0] \$procmux$4746_Y ;
  wire \$procmux$4747_CMP ;
  wire \$procmux$4751_Y ;
  wire [3:0] \$procmux$4752_CMP ;
  wire \$procmux$4752_CTRL ;
  wire \$procmux$4753_Y ;
  wire \$procmux$4754_CMP ;
  wire \$procmux$4755_Y ;
  wire \$procmux$4756_CMP ;
  wire \$procmux$4757_Y ;
  wire \$procmux$4758_CMP ;
  wire [31:0] \$procmux$4763_Y ;
  wire \$procmux$4764_CMP ;
  wire \$procmux$4765_CMP ;
  wire \$procmux$4766_CMP ;
  wire \$procmux$4767_CMP ;
  wire [31:0] \$procmux$4768_Y ;
  wire \$procmux$4769_CMP ;
  wire \$procmux$476_Y ;
  wire [31:0] \$procmux$4770_Y ;
  wire \$procmux$4771_CMP ;
  wire [31:0] \$procmux$4772_Y ;
  wire \$procmux$4773_CMP ;
  wire [31:0] \$procmux$4778_Y ;
  wire \$procmux$4779_CMP ;
  wire \$procmux$477_CMP ;
  wire \$procmux$4780_CMP ;
  wire [1:0] \$procmux$4782_CMP ;
  wire \$procmux$4782_CTRL ;
  wire [31:0] \$procmux$4783_Y ;
  wire \$procmux$4784_CMP ;
  wire [31:0] \$procmux$4785_Y ;
  wire \$procmux$4786_CMP ;
  wire \$procmux$478_Y ;
  wire \$procmux$4792_Y ;
  wire \$procmux$4793_CMP ;
  wire \$procmux$4794_Y ;
  wire [1:0] \$procmux$4795_CMP ;
  wire \$procmux$4795_CTRL ;
  wire \$procmux$4796_Y ;
  wire \$procmux$4797_CMP ;
  wire \$procmux$4798_Y ;
  wire \$procmux$4799_CMP ;
  wire \$procmux$479_CMP ;
  wire [1:0] \$procmux$47_Y ;
  wire \$procmux$4804_Y ;
  wire \$procmux$4805_CMP ;
  wire [1:0] \$procmux$4807_CMP ;
  wire \$procmux$4807_CTRL ;
  wire \$procmux$4808_Y ;
  wire \$procmux$4809_CMP ;
  wire \$procmux$480_Y ;
  wire \$procmux$4810_Y ;
  wire \$procmux$4811_CMP ;
  wire \$procmux$4817_Y ;
  wire \$procmux$4818_CMP ;
  wire \$procmux$4819_Y ;
  wire \$procmux$481_CMP ;
  wire \$procmux$4820_CMP ;
  wire \$procmux$4821_Y ;
  wire \$procmux$4822_CMP ;
  wire [31:0] \$procmux$4827_Y ;
  wire \$procmux$4828_CMP ;
  wire [31:0] \$procmux$4829_Y ;
  wire \$procmux$4830_CMP ;
  wire [31:0] \$procmux$4831_Y ;
  wire \$procmux$4832_CMP ;
  wire [31:0] \$procmux$4835_Y ;
  wire [1:0] \$procmux$4836_CMP ;
  wire \$procmux$4836_CTRL ;
  wire \$procmux$4838_CMP ;
  wire \$procmux$4840_CMP ;
  wire \$procmux$4841_CMP ;
  wire [1:0] \$procmux$4842_CMP ;
  wire \$procmux$4842_CTRL ;
  wire \$procmux$4843_CMP ;
  wire [31:0] \$procmux$4844_Y ;
  wire \$procmux$4845_CMP ;
  wire \$procmux$484_Y ;
  wire \$procmux$4850_Y ;
  wire \$procmux$4851_CMP ;
  wire \$procmux$4853_CMP ;
  wire \$procmux$4854_Y ;
  wire \$procmux$4855_CMP ;
  wire \$procmux$485_CMP ;
  wire \$procmux$4862_Y ;
  wire \$procmux$4863_CMP ;
  wire \$procmux$4864_Y ;
  wire \$procmux$4865_CMP ;
  wire \$procmux$4866_Y ;
  wire \$procmux$4867_CMP ;
  wire \$procmux$486_Y ;
  wire \$procmux$4871_Y ;
  wire [4:0] \$procmux$4872_CMP ;
  wire \$procmux$4872_CTRL ;
  wire \$procmux$4874_CMP ;
  wire \$procmux$4875_Y ;
  wire \$procmux$4876_CMP ;
  wire \$procmux$487_CMP ;
  wire [31:0] \$procmux$4881_Y ;
  wire \$procmux$4882_CMP ;
  wire \$procmux$4883_CMP ;
  wire \$procmux$4885_CMP ;
  wire [31:0] \$procmux$4886_Y ;
  wire \$procmux$4887_CMP ;
  wire \$procmux$488_Y ;
  wire \$procmux$4890_Y ;
  wire \$procmux$4891_CMP ;
  wire \$procmux$4893_CMP ;
  wire \$procmux$4895_CMP ;
  wire [31:0] \$procmux$4898_Y ;
  wire \$procmux$4899_CMP ;
  wire \$procmux$489_CMP ;
  wire \$procmux$48_CMP ;
  wire \$procmux$4901_CMP ;
  wire \$procmux$4903_CMP ;
  wire [1:0] \$procmux$4904_Y ;
  wire \$procmux$4905_CMP ;
  wire [1:0] \$procmux$4906_Y ;
  wire \$procmux$4907_CMP ;
  wire [31:0] \$procmux$4908_Y ;
  wire \$procmux$4909_CMP ;
  wire [31:0] \$procmux$4910_Y ;
  wire \$procmux$4911_CMP ;
  wire [1:0] \$procmux$4912_Y ;
  wire \$procmux$4913_CMP ;
  wire [1:0] \$procmux$4914_Y ;
  wire \$procmux$4915_CMP ;
  wire \$procmux$4916_Y ;
  wire \$procmux$4917_CMP ;
  wire [31:0] \$procmux$4918_Y ;
  wire \$procmux$4919_CMP ;
  wire \$procmux$4920_Y ;
  wire \$procmux$4921_CMP ;
  wire [31:0] \$procmux$4922_Y ;
  wire \$procmux$4923_CMP ;
  wire \$procmux$4924_Y ;
  wire \$procmux$4925_CMP ;
  wire [31:0] \$procmux$4926_Y ;
  wire \$procmux$4927_CMP ;
  wire [2:0] \$procmux$4929_Y ;
  wire \$procmux$492_Y ;
  wire \$procmux$4930_CMP ;
  wire [2:0] \$procmux$4931_Y ;
  wire \$procmux$4932_CMP ;
  wire \$procmux$4934_Y ;
  wire \$procmux$4935_CMP ;
  wire \$procmux$4936_Y ;
  wire \$procmux$4937_CMP ;
  wire \$procmux$4939_Y ;
  wire \$procmux$493_CMP ;
  wire \$procmux$4940_CMP ;
  wire \$procmux$4941_Y ;
  wire \$procmux$4942_CMP ;
  wire \$procmux$4944_Y ;
  wire \$procmux$4945_CMP ;
  wire \$procmux$4946_Y ;
  wire \$procmux$4947_CMP ;
  wire \$procmux$4949_Y ;
  wire \$procmux$494_Y ;
  wire \$procmux$4950_CMP ;
  wire \$procmux$4951_Y ;
  wire \$procmux$4952_CMP ;
  wire [2:0] \$procmux$4955_Y ;
  wire \$procmux$4956_CMP ;
  wire [2:0] \$procmux$4957_Y ;
  wire \$procmux$4958_CMP ;
  wire \$procmux$495_CMP ;
  wire \$procmux$4961_Y ;
  wire \$procmux$4962_CMP ;
  wire \$procmux$4963_Y ;
  wire \$procmux$4964_CMP ;
  wire \$procmux$4967_Y ;
  wire \$procmux$4968_CMP ;
  wire \$procmux$4969_Y ;
  wire \$procmux$496_Y ;
  wire \$procmux$4970_CMP ;
  wire \$procmux$4973_Y ;
  wire \$procmux$4974_CMP ;
  wire \$procmux$4975_Y ;
  wire \$procmux$4976_CMP ;
  wire \$procmux$497_CMP ;
  wire [2:0] \$procmux$4980_Y ;
  wire \$procmux$4981_CMP ;
  wire [2:0] \$procmux$4983_Y ;
  wire \$procmux$4984_CMP ;
  wire [2:0] \$procmux$4985_Y ;
  wire \$procmux$4986_CMP ;
  wire \$procmux$4990_Y ;
  wire \$procmux$4991_CMP ;
  wire \$procmux$4993_Y ;
  wire \$procmux$4994_CMP ;
  wire \$procmux$4995_Y ;
  wire \$procmux$4996_CMP ;
  wire [1:0] \$procmux$49_Y ;
  wire [2:0] \$procmux$5002_Y ;
  wire \$procmux$5003_CMP ;
  wire [2:0] \$procmux$5004_Y ;
  wire \$procmux$5005_CMP ;
  wire \$procmux$500_Y ;
  wire \$procmux$5011_Y ;
  wire \$procmux$5012_CMP ;
  wire \$procmux$5013_Y ;
  wire \$procmux$5014_CMP ;
  wire \$procmux$5019_Y ;
  wire \$procmux$501_CMP ;
  wire \$procmux$5020_CMP ;
  wire \$procmux$5021_Y ;
  wire \$procmux$5022_CMP ;
  wire \$procmux$5027_Y ;
  wire \$procmux$5028_CMP ;
  wire \$procmux$5029_Y ;
  wire \$procmux$502_Y ;
  wire \$procmux$5030_CMP ;
  wire \$procmux$5035_Y ;
  wire \$procmux$5036_CMP ;
  wire \$procmux$5037_Y ;
  wire \$procmux$5038_CMP ;
  wire \$procmux$503_CMP ;
  wire \$procmux$5043_Y ;
  wire \$procmux$5044_CMP ;
  wire \$procmux$5045_Y ;
  wire \$procmux$5046_CMP ;
  wire \$procmux$504_Y ;
  wire [2:0] \$procmux$5051_Y ;
  wire \$procmux$5052_CMP ;
  wire [2:0] \$procmux$5053_Y ;
  wire \$procmux$5054_CMP ;
  wire \$procmux$5059_Y ;
  wire \$procmux$505_CMP ;
  wire \$procmux$5060_CMP ;
  wire \$procmux$5061_Y ;
  wire \$procmux$5062_CMP ;
  wire \$procmux$5067_Y ;
  wire \$procmux$5068_CMP ;
  wire \$procmux$5069_Y ;
  wire \$procmux$506_Y ;
  wire \$procmux$5070_CMP ;
  wire \$procmux$5075_Y ;
  wire \$procmux$5076_CMP ;
  wire \$procmux$5077_Y ;
  wire \$procmux$5078_CMP ;
  wire \$procmux$507_CMP ;
  wire [2:0] \$procmux$5081_Y ;
  wire \$procmux$5082_CMP ;
  wire \$procmux$5084_CMP ;
  wire \$procmux$5086_CMP ;
  wire \$procmux$5088_CMP ;
  wire \$procmux$508_Y ;
  wire \$procmux$5090_CMP ;
  wire [2:0] \$procmux$5097_Y ;
  wire \$procmux$5098_CMP ;
  wire [2:0] \$procmux$5099_Y ;
  wire \$procmux$509_CMP ;
  wire \$procmux$50_CMP ;
  wire \$procmux$5100_CMP ;
  wire [2:0] \$procmux$5101_Y ;
  wire \$procmux$5102_CMP ;
  wire \$procmux$5109_Y ;
  wire \$procmux$510_Y ;
  wire \$procmux$5110_CMP ;
  wire \$procmux$5111_Y ;
  wire \$procmux$5112_CMP ;
  wire \$procmux$5113_Y ;
  wire \$procmux$5114_CMP ;
  wire \$procmux$511_CMP ;
  wire \$procmux$5121_Y ;
  wire \$procmux$5122_CMP ;
  wire \$procmux$5123_Y ;
  wire \$procmux$5124_CMP ;
  wire \$procmux$5125_Y ;
  wire \$procmux$5126_CMP ;
  wire \$procmux$5133_Y ;
  wire \$procmux$5134_CMP ;
  wire \$procmux$5135_Y ;
  wire \$procmux$5136_CMP ;
  wire \$procmux$5137_Y ;
  wire \$procmux$5138_CMP ;
  wire \$procmux$513_Y ;
  wire \$procmux$5145_Y ;
  wire \$procmux$5146_CMP ;
  wire \$procmux$5147_Y ;
  wire \$procmux$5148_CMP ;
  wire \$procmux$514_CMP ;
  wire \$procmux$5155_Y ;
  wire \$procmux$5156_CMP ;
  wire \$procmux$5157_Y ;
  wire \$procmux$5158_CMP ;
  wire \$procmux$5165_Y ;
  wire \$procmux$5166_CMP ;
  wire \$procmux$5167_Y ;
  wire \$procmux$5168_CMP ;
  wire \$procmux$516_CMP ;
  wire [2:0] \$procmux$5175_Y ;
  wire \$procmux$5176_CMP ;
  wire [2:0] \$procmux$5177_Y ;
  wire \$procmux$5178_CMP ;
  wire \$procmux$517_Y ;
  wire \$procmux$5185_Y ;
  wire \$procmux$5186_CMP ;
  wire \$procmux$5187_Y ;
  wire \$procmux$5188_CMP ;
  wire \$procmux$518_CMP ;
  wire \$procmux$5196_Y ;
  wire \$procmux$5197_CMP ;
  wire [23:0] \$procmux$51_Y ;
  wire \$procmux$5204_Y ;
  wire \$procmux$5205_CMP ;
  wire \$procmux$5206_Y ;
  wire \$procmux$5207_CMP ;
  wire \$procmux$520_Y ;
  wire \$procmux$5214_Y ;
  wire \$procmux$5215_CMP ;
  wire \$procmux$5216_Y ;
  wire \$procmux$5217_CMP ;
  wire \$procmux$521_CMP ;
  wire \$procmux$5224_Y ;
  wire \$procmux$5225_CMP ;
  wire \$procmux$5226_Y ;
  wire \$procmux$5227_CMP ;
  wire \$procmux$5234_Y ;
  wire \$procmux$5235_CMP ;
  wire \$procmux$523_CMP ;
  wire \$procmux$5242_Y ;
  wire \$procmux$5243_CMP ;
  wire \$procmux$5246_Y ;
  wire \$procmux$5247_CMP ;
  wire \$procmux$5249_CMP ;
  wire \$procmux$524_Y ;
  wire \$procmux$5251_CMP ;
  wire \$procmux$5255_Y ;
  wire \$procmux$5256_CMP ;
  wire \$procmux$5258_CMP ;
  wire \$procmux$525_CMP ;
  wire \$procmux$5260_CMP ;
  wire \$procmux$5262_CMP ;
  wire \$procmux$5265_Y ;
  wire \$procmux$5266_CMP ;
  wire \$procmux$5268_CMP ;
  wire \$procmux$5270_CMP ;
  wire \$procmux$5273_Y ;
  wire \$procmux$5274_CMP ;
  wire \$procmux$5276_CMP ;
  wire \$procmux$5278_CMP ;
  wire \$procmux$527_Y ;
  wire \$procmux$5282_Y ;
  wire \$procmux$5283_CMP ;
  wire \$procmux$5285_CMP ;
  wire \$procmux$5287_CMP ;
  wire \$procmux$5289_CMP ;
  wire \$procmux$528_CMP ;
  wire \$procmux$5292_Y ;
  wire \$procmux$5293_CMP ;
  wire \$procmux$5295_CMP ;
  wire \$procmux$5299_Y ;
  wire \$procmux$52_CMP ;
  wire \$procmux$5300_CMP ;
  wire \$procmux$5302_CMP ;
  wire \$procmux$5304_CMP ;
  wire \$procmux$5307_Y ;
  wire \$procmux$5308_CMP ;
  wire \$procmux$530_CMP ;
  wire \$procmux$5310_CMP ;
  wire \$procmux$5312_CMP ;
  wire \$procmux$5314_CMP ;
  wire \$procmux$5316_CMP ;
  wire [30:0] \$procmux$5317_Y ;
  wire \$procmux$5318_CMP ;
  wire \$procmux$531_Y ;
  wire \$procmux$5321_Y ;
  wire \$procmux$5322_CMP ;
  wire \$procmux$5325_Y ;
  wire \$procmux$5326_CMP ;
  wire [31:0] \$procmux$5329_Y ;
  wire \$procmux$532_CMP ;
  wire \$procmux$5330_CMP ;
  wire \$procmux$5333_Y ;
  wire \$procmux$5334_CMP ;
  wire \$procmux$5337_Y ;
  wire \$procmux$5338_CMP ;
  wire \$procmux$5339_Y ;
  wire \$procmux$5340_CMP ;
  wire [31:0] \$procmux$5341_Y ;
  wire [1:0] \$procmux$5342_CMP ;
  wire \$procmux$5342_CTRL ;
  wire \$procmux$5343_CMP ;
  wire \$procmux$5344_CMP ;
  wire [31:0] \$procmux$5347_Y ;
  wire \$procmux$5348_CMP ;
  wire \$procmux$5349_CMP ;
  wire \$procmux$534_Y ;
  wire \$procmux$5350_CMP ;
  wire \$procmux$5351_CMP ;
  wire [31:0] \$procmux$5352_Y ;
  wire \$procmux$5353_CMP ;
  wire \$procmux$5354_CMP ;
  wire \$procmux$5355_CMP ;
  wire \$procmux$5356_CMP ;
  wire [4:0] \$procmux$5357_Y ;
  wire \$procmux$5358_CMP ;
  wire \$procmux$5359_Y ;
  wire \$procmux$535_CMP ;
  wire \$procmux$5360_CMP ;
  wire \$procmux$5361_Y ;
  wire \$procmux$5362_CMP ;
  wire \$procmux$5363_Y ;
  wire \$procmux$5364_CMP ;
  wire [31:0] \$procmux$5367_Y ;
  wire \$procmux$5368_CMP ;
  wire [31:0] \$procmux$5372_Y ;
  wire \$procmux$5373_CMP ;
  wire [31:0] \$procmux$5378_Y ;
  wire \$procmux$5379_CMP ;
  wire \$procmux$537_CMP ;
  wire [31:0] \$procmux$5381_Y ;
  wire \$procmux$5382_CMP ;
  wire \$procmux$5384_CMP ;
  wire \$procmux$5386_CMP ;
  wire \$procmux$5388_CMP ;
  wire \$procmux$538_Y ;
  wire [31:0] \$procmux$5394_Y ;
  wire \$procmux$5395_CMP ;
  wire \$procmux$539_CMP ;
  wire [31:0] \$procmux$53_Y ;
  wire \$procmux$541_Y ;
  wire \$procmux$542_CMP ;
  wire \$procmux$544_CMP ;
  wire \$procmux$545_Y ;
  wire \$procmux$546_CMP ;
  wire \$procmux$54_CMP ;
  wire \$procmux$552_Y ;
  wire \$procmux$553_CMP ;
  wire \$procmux$554_Y ;
  wire \$procmux$555_CMP ;
  wire \$procmux$556_Y ;
  wire \$procmux$557_CMP ;
  wire \$procmux$558_Y ;
  wire \$procmux$559_CMP ;
  wire \$procmux$55_CMP ;
  wire \$procmux$565_Y ;
  wire \$procmux$566_CMP ;
  wire \$procmux$567_Y ;
  wire \$procmux$568_CMP ;
  wire \$procmux$569_Y ;
  wire \$procmux$56_CMP ;
  wire \$procmux$570_CMP ;
  wire \$procmux$571_Y ;
  wire \$procmux$572_CMP ;
  wire \$procmux$578_Y ;
  wire \$procmux$579_CMP ;
  wire \$procmux$57_CMP ;
  wire \$procmux$580_Y ;
  wire \$procmux$581_CMP ;
  wire \$procmux$582_Y ;
  wire \$procmux$583_CMP ;
  wire \$procmux$584_Y ;
  wire \$procmux$585_CMP ;
  wire \$procmux$588_Y ;
  wire \$procmux$589_CMP ;
  wire [3:0] \$procmux$58_Y ;
  wire \$procmux$590_CMP ;
  wire \$procmux$591_CMP ;
  wire \$procmux$593_CMP ;
  wire \$procmux$594_CMP ;
  wire \$procmux$595_Y ;
  wire \$procmux$596_CMP ;
  wire \$procmux$597_Y ;
  wire \$procmux$598_CMP ;
  wire \$procmux$59_CMP ;
  wire \$procmux$605_Y ;
  wire \$procmux$606_CMP ;
  wire \$procmux$607_Y ;
  wire \$procmux$608_CMP ;
  wire \$procmux$609_Y ;
  wire \$procmux$60_CMP ;
  wire \$procmux$610_CMP ;
  wire \$procmux$615_Y ;
  wire \$procmux$616_CMP ;
  wire \$procmux$617_Y ;
  wire \$procmux$618_CMP ;
  wire \$procmux$619_Y ;
  wire \$procmux$61_CMP ;
  wire \$procmux$620_CMP ;
  wire \$procmux$623_Y ;
  wire \$procmux$624_CMP ;
  wire \$procmux$625_Y ;
  wire \$procmux$626_CMP ;
  wire \$procmux$627_Y ;
  wire \$procmux$628_CMP ;
  wire \$procmux$62_CMP ;
  wire \$procmux$631_Y ;
  wire \$procmux$632_CMP ;
  wire \$procmux$634_CMP ;
  wire \$procmux$635_Y ;
  wire \$procmux$636_CMP ;
  wire \$procmux$637_Y ;
  wire \$procmux$638_CMP ;
  wire [3:0] \$procmux$63_Y ;
  wire \$procmux$642_Y ;
  wire \$procmux$643_CMP ;
  wire \$procmux$644_Y ;
  wire \$procmux$645_CMP ;
  wire \$procmux$646_Y ;
  wire \$procmux$647_CMP ;
  wire [1:0] \$procmux$64_CMP ;
  wire \$procmux$64_CTRL ;
  wire \$procmux$652_Y ;
  wire \$procmux$653_CMP ;
  wire \$procmux$654_Y ;
  wire \$procmux$655_CMP ;
  wire \$procmux$656_Y ;
  wire \$procmux$657_CMP ;
  wire \$procmux$664_Y ;
  wire \$procmux$665_CMP ;
  wire \$procmux$666_Y ;
  wire \$procmux$667_CMP ;
  wire \$procmux$668_Y ;
  wire \$procmux$669_CMP ;
  wire \$procmux$673_Y ;
  wire \$procmux$674_CMP ;
  wire \$procmux$675_Y ;
  wire \$procmux$676_CMP ;
  wire \$procmux$677_Y ;
  wire \$procmux$678_CMP ;
  wire \$procmux$683_Y ;
  wire \$procmux$684_CMP ;
  wire \$procmux$685_Y ;
  wire \$procmux$686_CMP ;
  wire \$procmux$687_Y ;
  wire \$procmux$688_CMP ;
  wire [3:0] \$procmux$68_Y ;
  wire \$procmux$691_Y ;
  wire \$procmux$692_CMP ;
  wire \$procmux$693_Y ;
  wire \$procmux$694_CMP ;
  wire \$procmux$697_Y ;
  wire \$procmux$698_CMP ;
  wire \$procmux$699_Y ;
  wire \$procmux$69_CMP ;
  wire \$procmux$700_CMP ;
  wire \$procmux$703_Y ;
  wire \$procmux$704_CMP ;
  wire \$procmux$705_Y ;
  wire \$procmux$706_CMP ;
  wire \$procmux$709_Y ;
  wire [3:0] \$procmux$70_Y ;
  wire \$procmux$710_CMP ;
  wire \$procmux$711_Y ;
  wire \$procmux$712_CMP ;
  wire \$procmux$714_Y ;
  wire \$procmux$715_CMP ;
  wire \$procmux$717_Y ;
  wire \$procmux$718_CMP ;
  wire \$procmux$71_CMP ;
  wire \$procmux$720_Y ;
  wire \$procmux$721_CMP ;
  wire \$procmux$723_Y ;
  wire \$procmux$724_CMP ;
  wire \$procmux$726_Y ;
  wire \$procmux$727_CMP ;
  wire \$procmux$729_Y ;
  wire \$procmux$730_CMP ;
  wire \$procmux$732_Y ;
  wire \$procmux$733_CMP ;
  wire \$procmux$735_Y ;
  wire \$procmux$736_CMP ;
  wire \$procmux$738_Y ;
  wire \$procmux$739_CMP ;
  wire \$procmux$740_Y ;
  wire \$procmux$741_CMP ;
  wire [31:0] \$procmux$742_Y ;
  wire \$procmux$743_CMP ;
  wire [31:0] \$procmux$744_Y ;
  wire \$procmux$745_CMP ;
  wire [31:0] \$procmux$746_Y ;
  wire \$procmux$747_CMP ;
  wire [6:0] \$procmux$748_Y ;
  wire \$procmux$749_CMP ;
  wire [3:0] \$procmux$74_Y ;
  wire [31:0] \$procmux$750_Y ;
  wire \$procmux$751_CMP ;
  wire [31:0] \$procmux$752_Y ;
  wire \$procmux$753_CMP ;
  wire [31:0] \$procmux$754_Y ;
  wire \$procmux$755_CMP ;
  wire [17:0] \$procmux$756_Y ;
  wire \$procmux$757_CMP ;
  wire [31:0] \$procmux$758_Y ;
  wire \$procmux$759_CMP ;
  wire \$procmux$75_CMP ;
  wire \$procmux$761_Y ;
  wire \$procmux$762_CMP ;
  wire [3:0] \$procmux$765_Y ;
  wire \$procmux$766_CMP ;
  wire [3:0] \$procmux$767_Y ;
  wire \$procmux$768_CMP ;
  wire \$procmux$76_CMP ;
  wire [3:0] \$procmux$770_Y ;
  wire \$procmux$771_CMP ;
  wire [3:0] \$procmux$773_Y ;
  wire \$procmux$774_CMP ;
  wire [3:0] \$procmux$776_Y ;
  wire \$procmux$777_CMP ;
  wire [3:0] \$procmux$779_Y ;
  wire \$procmux$77_CMP ;
  wire \$procmux$780_CMP ;
  wire [3:0] \$procmux$781_Y ;
  wire \$procmux$782_CMP ;
  wire \$procmux$785_Y ;
  wire \$procmux$786_CMP ;
  wire \$procmux$788_Y ;
  wire \$procmux$789_CMP ;
  wire \$procmux$78_CMP ;
  wire \$procmux$791_Y ;
  wire \$procmux$792_CMP ;
  wire \$procmux$793_Y ;
  wire \$procmux$794_CMP ;
  wire [2:0] \$procmux$797_Y ;
  wire \$procmux$798_CMP ;
  wire [3:0] \$procmux$79_Y ;
  wire [31:0] \$procmux$7_Y ;
  wire [2:0] \$procmux$800_Y ;
  wire \$procmux$801_CMP ;
  wire [2:0] \$procmux$803_Y ;
  wire \$procmux$804_CMP ;
  wire [2:0] \$procmux$805_Y ;
  wire \$procmux$806_CMP ;
  wire \$procmux$809_Y ;
  wire \$procmux$80_CMP ;
  wire \$procmux$810_CMP ;
  wire \$procmux$812_Y ;
  wire \$procmux$813_CMP ;
  wire \$procmux$815_Y ;
  wire \$procmux$816_CMP ;
  wire \$procmux$817_Y ;
  wire \$procmux$818_CMP ;
  wire [3:0] \$procmux$81_Y ;
  wire [3:0] \$procmux$822_Y ;
  wire \$procmux$823_CMP ;
  wire [3:0] \$procmux$825_Y ;
  wire \$procmux$826_CMP ;
  wire [3:0] \$procmux$828_Y ;
  wire \$procmux$829_CMP ;
  wire \$procmux$82_CMP ;
  wire [3:0] \$procmux$830_Y ;
  wire \$procmux$831_CMP ;
  wire \$procmux$834_Y ;
  wire \$procmux$835_CMP ;
  wire \$procmux$837_Y ;
  wire \$procmux$838_CMP ;
  wire \$procmux$840_Y ;
  wire \$procmux$841_CMP ;
  wire \$procmux$842_Y ;
  wire \$procmux$843_CMP ;
  wire [2:0] \$procmux$848_Y ;
  wire \$procmux$849_CMP ;
  wire [3:0] \$procmux$84_Y ;
  wire [2:0] \$procmux$851_Y ;
  wire \$procmux$852_CMP ;
  wire [2:0] \$procmux$853_Y ;
  wire \$procmux$854_CMP ;
  wire \$procmux$859_Y ;
  wire [1:0] \$procmux$85_CMP ;
  wire \$procmux$85_CTRL ;
  wire \$procmux$860_CMP ;
  wire \$procmux$862_Y ;
  wire \$procmux$863_CMP ;
  wire \$procmux$864_Y ;
  wire \$procmux$865_CMP ;
  wire \$procmux$868_Y ;
  wire \$procmux$869_CMP ;
  wire \$procmux$870_Y ;
  wire \$procmux$871_CMP ;
  wire \$procmux$873_Y ;
  wire \$procmux$874_CMP ;
  wire \$procmux$875_Y ;
  wire \$procmux$876_CMP ;
  wire \$procmux$87_CMP ;
  wire \$procmux$880_Y ;
  wire \$procmux$881_CMP ;
  wire \$procmux$883_Y ;
  wire \$procmux$884_CMP ;
  wire \$procmux$885_Y ;
  wire \$procmux$886_CMP ;
  wire \$procmux$890_Y ;
  wire \$procmux$891_CMP ;
  wire \$procmux$893_Y ;
  wire \$procmux$894_CMP ;
  wire \$procmux$895_Y ;
  wire \$procmux$896_CMP ;
  wire \$procmux$89_CMP ;
  wire \$procmux$8_CMP ;
  wire [3:0] \$procmux$900_Y ;
  wire \$procmux$901_CMP ;
  wire [3:0] \$procmux$903_Y ;
  wire \$procmux$904_CMP ;
  wire [3:0] \$procmux$905_Y ;
  wire \$procmux$906_CMP ;
  wire \$procmux$910_Y ;
  wire \$procmux$911_CMP ;
  wire \$procmux$913_Y ;
  wire \$procmux$914_CMP ;
  wire \$procmux$915_Y ;
  wire \$procmux$916_CMP ;
  wire \$procmux$920_Y ;
  wire \$procmux$921_CMP ;
  wire \$procmux$923_Y ;
  wire \$procmux$924_CMP ;
  wire \$procmux$925_Y ;
  wire \$procmux$926_CMP ;
  wire [3:0] \$procmux$92_Y ;
  wire [2:0] \$procmux$931_Y ;
  wire \$procmux$932_CMP ;
  wire [2:0] \$procmux$933_Y ;
  wire \$procmux$934_CMP ;
  wire \$procmux$939_Y ;
  wire \$procmux$93_CMP ;
  wire \$procmux$940_CMP ;
  wire \$procmux$941_Y ;
  wire \$procmux$942_CMP ;
  wire [3:0] \$procmux$947_Y ;
  wire \$procmux$948_CMP ;
  wire [3:0] \$procmux$949_Y ;
  wire \$procmux$94_CMP ;
  wire \$procmux$950_CMP ;
  wire \$procmux$957_Y ;
  wire \$procmux$958_CMP ;
  wire \$procmux$959_Y ;
  wire \$procmux$95_CMP ;
  wire \$procmux$960_CMP ;
  wire \$procmux$961_Y ;
  wire \$procmux$962_CMP ;
  wire \$procmux$963_Y ;
  wire \$procmux$964_CMP ;
  wire \$procmux$96_CMP ;
  wire \$procmux$971_Y ;
  wire \$procmux$972_CMP ;
  wire \$procmux$973_Y ;
  wire \$procmux$974_CMP ;
  wire \$procmux$975_Y ;
  wire \$procmux$976_CMP ;
  wire \$procmux$977_Y ;
  wire \$procmux$978_CMP ;
  wire [6:0] \$procmux$985_Y ;
  wire \$procmux$986_CMP ;
  wire [6:0] \$procmux$987_Y ;
  wire \$procmux$988_CMP ;
  wire [6:0] \$procmux$989_Y ;
  wire [3:0] \$procmux$98_Y ;
  wire \$procmux$990_CMP ;
  wire [6:0] \$procmux$991_Y ;
  wire \$procmux$992_CMP ;
  wire \$procmux$999_Y ;
  wire \$procmux$99_CMP ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:22.5-24.8" */
  wire \$u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch$11 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q$1802 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q$1806 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q$1810 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q$1814 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q$1818 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q$1822 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q$1826 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q$1830 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q$1834 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q$1838 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q$1766 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q$1842 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q$1846 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q$1850 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q$1854 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q$1858 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q$1862 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q$1866 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q$1870 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q$1874 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q$1878 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q$1770 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q$1882 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q$1886 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q$1774 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q$1778 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q$1782 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q$1786 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q$1790 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q$1794 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  wire [31:0] \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q$1798 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1220.11-1224.14" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_d[1:0]$1976 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.11-1214.14" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_d[3:2]$1963 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_shifted[1:0]$1968 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_shifted[1:0]$1969 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_shifted[3:2]$1956 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  wire [1:0] \$u_ibex_top.pending_dside_accesses_shifted[3:2]$1957 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire [7:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1441 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire [7:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1467 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1479 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1496 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1522 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.13-769.16" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7]$1464 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1438 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1466 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1476 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1491 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1516 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int$1372 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr$1373 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1440 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:648.11-650.14" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1409 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1494 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1520 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1495 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1521 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1431 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1449 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1487 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1512 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1488 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1513 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1432 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1450 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1489 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1514 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.13-769.16" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1465 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1468 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1480 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1497 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1523 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1433 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1451 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1434 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1452 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:719.9-730.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1460 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1505 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:407.9-414.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1355 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:418.9-422.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1356 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1374 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.7-561.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1396 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:554.5-562.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1397 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1478 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1493 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1504 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1519 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1428 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1472 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1484 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1502 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1509 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1272.5-1277.8" */
  wire [2:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d$1614 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1435 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1453 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:46.14-50.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1650 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1651 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.5-41.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load$1649 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1470 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1482 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1500 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1507 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1427 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1471 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1483 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1501 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1508 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1436 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1454 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1437 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1455 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[121]$1642 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[152]$1641 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[183]$1640 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[214]$1639 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[245]$1638 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[276]$1637 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[28]$1645 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[307]$1636 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[338]$1635 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[369]$1634 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[400]$1633 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[431]$1632 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[462]$1631 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[493]$1630 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[524]$1629 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[555]$1628 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[586]$1627 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[59]$1644 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[617]$1626 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[648]$1625 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[679]$1624 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[710]$1623 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[741]$1622 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[772]$1621 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[803]$1620 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[834]$1619 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[865]$1618 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[896]$1617 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1315.7-1317.10" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[90]$1643 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1425 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1443 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:46.14-50.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1661 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1662 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.5-41.8" */
  wire [63:0] \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load$1660 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1426 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1444 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1475 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1490 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1515 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire [5:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1439 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire [5:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:783.9-785.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[1]$1499 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:622.11-624.14" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[3:2]$1405 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[4:2]$1503 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [4:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:1]$1518 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1477 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1492 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1424 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1442 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1469 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1481 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1506 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1473 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1485 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1510 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1429 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1447 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1474 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1486 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1511 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1430 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  wire \$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1448 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d$1517 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [7:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q$1680 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q$1580 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q$1585 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q$1590 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q$1595 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q$1565 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q$1550 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [17:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q$1555 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q$1560 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [6:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q$1610 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [2:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q$1600 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q$1605 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [5:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q$1545 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q$1570 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q$1575 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:85.5-91.12" */
  wire [32:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a$943 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:97.5-101.12" */
  wire [32:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b$946 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate$941 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:372.5-379.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate$986 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:392.5-396.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result$998 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result$960 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed$949 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.5-141.8" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal$956 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o$1000 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:283.5-289.8" */
  wire [4:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt[4:0]$971 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:305.5-316.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$973 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:317.5-319.8" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$974 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:335.7-339.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$979 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:332.5-340.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$980 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [32:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o$1109 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [32:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o$1110 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1078 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1107 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q$1011 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [4:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d$1105 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  wire [4:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q$1010 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold$1106 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid$1104 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [15:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a$1039 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [15:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b$1040 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a$1041 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b$1042 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1034 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1046 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:249.9-251.12" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q$1050 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1$1043 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2$1044 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3$1045 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:399.5-403.8" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal$1061 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1032 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1037 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1079 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1108 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  wire [2:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$1012 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1033 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1038 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1031 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  wire \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1036 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d$1101 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d$1102 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q$1008 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d$1103 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q$1009 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1077 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:487.9-494.12" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1092 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:504.9-508.12" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1097 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  wire [33:0] \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1100 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$829 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$845 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$854 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o$730 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:653.13-655.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$650 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$657 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$663 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$691 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$718 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$743 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$698 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$705 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$716 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$741 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$704 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$715 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$740 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$662 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$668 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$684 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$690 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$717 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$742 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$667 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:744.11-752.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$672 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$683 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$689 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$714 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$739 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$661 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$738 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.9-533.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$616 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$729 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.9-533.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$615 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:538.9-540.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$617 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.9-550.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$619 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$621 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:589.11-591.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$623 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$625 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$640 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$642 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$644 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$680 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$686 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:810.20-812.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$693 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$695 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$701 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$709 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.9-831.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$722 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$728 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$666 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$736 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$694 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$700 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$707 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$724 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o$737 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$543 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$547 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$552 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$558 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$546 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$551 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$557 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:666.20-670.14" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$652 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:664.20-670.14" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$653 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:658.20-670.14" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$654 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$656 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$660 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$682 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$688 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$713 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$735 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$712 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$734 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$679 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$685 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$708 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$727 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.9-550.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$618 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$620 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.9-614.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$633 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$639 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$641 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$643 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$725 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:840.5-843.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$747 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$550 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$556 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio$555 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o$731 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:288.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$540 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$542 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$545 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$549 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$554 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$560 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$587 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$588 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$589 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$590 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$591 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$592 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$593 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$594 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$595 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$596 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$597 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$598 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$599 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$600 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  wire [3:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$601 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$655 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$658 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:802.13-804.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$692 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$699 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$706 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$723 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$697 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$703 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$711 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$733 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$627 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$659 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$681 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$687 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$696 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$702 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$710 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$732 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$628 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$744 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$629 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$745 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$624 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$726 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$541 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$544 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$548 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$553 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$559 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.9-717.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$433 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$438 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:766.18-773.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$444 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$448 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$468 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$472 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1178.11-1183.14" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$475 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$477 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$482 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.9-717.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$434 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$439 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:766.18-773.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$445 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$449 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.9-789.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$452 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$469 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$473 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$478 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$483 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.9-717.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$432 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$437 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$440 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:766.18-773.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$443 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$447 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:834.13-897.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$453 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:938.24-940.18" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$456 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:936.15-940.18" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$457 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$458 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$459 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$460 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$463 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$467 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$471 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire [6:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$481 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$420 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$428 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$397 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$414 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$424 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$384 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$387 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$399 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$385 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$389 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$401 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.5-201.8" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o$325 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$415 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$425 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o$418 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$336 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$340 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$417 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$416 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$426 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$462 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$465 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$485 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$375 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$392 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$404 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$373 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$390 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$402 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$376 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$393 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$405 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.13-585.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$365 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$369 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$408 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:270.9-272.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$332 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$333 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:304.9-306.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$334 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$335 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:331.13-333.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$338 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$339 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:375.17-379.20" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$344 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$345 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$346 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:420.28-424.22" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$349 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$350 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:429.28-433.22" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$352 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$353 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$354 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$355 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$356 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$358 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$361 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$366 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$372 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:619.11-621.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$381 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$386 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$398 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:649.5-651.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$476 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$479 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.9-717.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$431 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$436 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:766.18-773.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$442 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$446 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.9-789.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$451 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$466 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$470 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$480 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$370 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$419 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$427 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.9-256.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$328 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.9-269.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$330 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.13-585.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$364 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$368 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$407 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$423 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$374 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$391 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$403 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$461 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$464 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$484 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$359 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$362 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$412 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$360 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$363 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire [1:0] \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$413 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:628.11-630.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$383 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$396 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$410 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o$411 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$395 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$409 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.9-256.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$327 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.9-269.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$329 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$367 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$388 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$400 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$422 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$377 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$394 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$406 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:802.17-804.20" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$817 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:798.15-805.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$818 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$822 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$836 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$844 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$852 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$861 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:771.14-773.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q$814 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:408.16-410.10" */
  wire [33:0] \$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[33:0]$310 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:408.16-410.10" */
  wire [33:0] \$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[67:34]$306 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.imm_b$299 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$830 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$846 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$855 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$837 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$853 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$862 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:425.5-429.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o$315 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$821 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$834 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:852.11-854.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$839 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$850 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$859 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$835 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$851 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$860 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$832 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$842 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$848 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$857 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$833 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$843 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$849 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$858 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$820 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$831 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$841 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$847 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  wire \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$856 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.13-50.64" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$204 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$206 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:120.13-120.77" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$211 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:132.17-132.66" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$213 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$215 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$217 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$219 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:213.13-213.62" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$221 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:220.13-220.64" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$223 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:232.17-232.67" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$227 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$229 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$235 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$237 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$239 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$205 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:114.13-118.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$209 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$214 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$216 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$218 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$228 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:240.17-246.20" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$232 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:235.15-247.18" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$233 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$234 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$236 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$238 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.exc_pc$29 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n$31 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:184.7-186.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q$164 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[0]$132 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[1]$135 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[2]$138 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:162.7-164.10" */
  wire [30:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q$87 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o$78 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o$79 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:120.7-124.10" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$75 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$76 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[31:0]$131 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[63:32]$134 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[95:64]$137 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:160.7-162.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q$155 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o$267 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o$265 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o$266 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire \$u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o$264 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o$262 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire [15:0] \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o$263 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o$261 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:187.5-190.8" */
  wire [4:0] \$u_ibex_top.u_ibex_core.if_stage_i.irq_vec$28 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.if_stage_i.pc_id_o$268 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o$1239 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:222.14-224.8" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q$1148 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1184 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1188 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1198 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1212 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1220 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1226 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1231 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1185 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1189 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1199 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1221 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1232 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1123 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1124 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1125 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1127 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1128 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1129 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  wire [3:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1130 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext$1172 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1194 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1238 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q$1142 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  wire [1:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q$1141 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata$1132 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q$1143 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1186 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1190 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1200 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.11-445.14" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1210 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1214 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1222 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1234 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1187 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1193 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1201 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.11-445.14" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1211 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1217 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1223 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1230 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire [2:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1237 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1192 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1216 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1229 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1236 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1195 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1240 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1196 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1241 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1191 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1215 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1228 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1235 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:285.9-289.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1163 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:293.9-297.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1165 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:301.9-305.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1167 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1169 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1170 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:246.9-250.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1153 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1155 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1157 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1159 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1160 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  wire [1:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q$1140 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:193.14-195.8" */
  wire [23:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q$1136 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1213 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1227 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  wire \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1233 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  wire [31:0] \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext$1150 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1018.7-1020.10" */
  wire [31:0] \$u_ibex_top.u_ibex_core.pc_at_fetch_disable$1340 ;
  /* src = "src/ibex_wrap.sv:17.15" */
  output alert_minor;
  wire alert_minor;
  /* src = "src/ibex_wrap.sv:94.7" */
  wire alert_minor_o;
  /* init = 32'd0 */
  /* src = "src/ibex_wrap.sv:379.16" */
  wire [31:0] boot_addr_tied;
  /* src = "src/ibex_wrap.sv:6.15" */
  input clk;
  wire clk;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:65.27" */
  wire clk_i;
  /* src = "src/ibex_wrap.sv:16.15" */
  output core_sleep;
  wire core_sleep;
  /* src = "src/ibex_wrap.sv:93.7" */
  wire core_sleep_o;
  /* src = "src/ibex_wrap.sv:39.15" */
  output data_addr_0;
  wire data_addr_0;
  /* src = "src/ibex_wrap.sv:40.15" */
  output data_addr_1;
  wire data_addr_1;
  /* src = "src/ibex_wrap.sv:41.15" */
  output data_addr_2;
  wire data_addr_2;
  /* src = "src/ibex_wrap.sv:42.15" */
  output data_addr_3;
  wire data_addr_3;
  /* src = "src/ibex_wrap.sv:43.15" */
  output data_addr_4;
  wire data_addr_4;
  /* src = "src/ibex_wrap.sv:44.15" */
  output data_addr_5;
  wire data_addr_5;
  /* src = "src/ibex_wrap.sv:45.15" */
  output data_addr_6;
  wire data_addr_6;
  /* src = "src/ibex_wrap.sv:382.16" */
  wire [31:0] data_addr_full;
  /* src = "src/ibex_wrap.sv:84.13" */
  wire [6:0] data_addr_o_low;
  /* src = "src/ibex_wrap.sv:38.15" */
  input data_err;
  wire data_err;
  /* src = "src/ibex_wrap.sv:83.7" */
  wire data_err_i;
  /* src = "src/ibex_wrap.sv:35.15" */
  input data_gnt;
  wire data_gnt;
  /* src = "src/ibex_wrap.sv:80.7" */
  wire data_gnt_i;
  /* src = "src/ibex_wrap.sv:48.15" */
  input data_rdata_0;
  wire data_rdata_0;
  /* src = "src/ibex_wrap.sv:49.15" */
  input data_rdata_1;
  wire data_rdata_1;
  /* src = "src/ibex_wrap.sv:50.15" */
  input data_rdata_2;
  wire data_rdata_2;
  /* src = "src/ibex_wrap.sv:51.15" */
  input data_rdata_3;
  wire data_rdata_3;
  /* src = "src/ibex_wrap.sv:383.16" */
  wire [31:0] data_rdata_full;
  /* src = "src/ibex_wrap.sv:85.13" */
  wire [3:0] data_rdata_i_low;
  /* src = "src/ibex_wrap.sv:34.15" */
  output data_req;
  wire data_req;
  /* src = "src/ibex_wrap.sv:79.7" */
  wire data_req_o;
  /* src = "src/ibex_wrap.sv:36.15" */
  input data_rvalid;
  wire data_rvalid;
  /* src = "src/ibex_wrap.sv:81.7" */
  wire data_rvalid_i;
  /* src = "src/ibex_wrap.sv:52.15" */
  output data_wdata_0;
  wire data_wdata_0;
  /* src = "src/ibex_wrap.sv:53.15" */
  output data_wdata_1;
  wire data_wdata_1;
  /* src = "src/ibex_wrap.sv:54.15" */
  output data_wdata_2;
  wire data_wdata_2;
  /* src = "src/ibex_wrap.sv:55.15" */
  output data_wdata_3;
  wire data_wdata_3;
  /* src = "src/ibex_wrap.sv:384.16" */
  wire [31:0] data_wdata_full;
  /* src = "src/ibex_wrap.sv:86.13" */
  wire [3:0] data_wdata_o_low;
  /* src = "src/ibex_wrap.sv:37.15" */
  output data_we;
  wire data_we;
  /* src = "src/ibex_wrap.sv:82.7" */
  wire data_we_o;
  /* src = "src/ibex_wrap.sv:10.15" */
  input debug_req;
  wire debug_req;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:69.27" */
  wire debug_req_i;
  /* src = "src/ibex_wrap.sv:11.15" */
  input fetch_enable_0;
  wire fetch_enable_0;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:70.27" */
  wire fetch_enable_i_0;
  /* init = 32'd0 */
  /* src = "src/ibex_wrap.sv:378.16" */
  wire [31:0] hart_id_tied;
  /* src = "src/ibex_wrap.sv:20.15" */
  output instr_addr_0;
  wire instr_addr_0;
  /* src = "src/ibex_wrap.sv:21.15" */
  output instr_addr_1;
  wire instr_addr_1;
  /* src = "src/ibex_wrap.sv:22.15" */
  output instr_addr_2;
  wire instr_addr_2;
  /* src = "src/ibex_wrap.sv:23.15" */
  output instr_addr_3;
  wire instr_addr_3;
  /* src = "src/ibex_wrap.sv:24.15" */
  output instr_addr_4;
  wire instr_addr_4;
  /* src = "src/ibex_wrap.sv:25.15" */
  output instr_addr_5;
  wire instr_addr_5;
  /* src = "src/ibex_wrap.sv:380.16" */
  wire [31:0] instr_addr_full;
  /* src = "src/ibex_wrap.sv:76.13" */
  wire [5:0] instr_addr_o_low;
  /* src = "src/ibex_wrap.sv:15.15" */
  input instr_err;
  wire instr_err;
  /* src = "src/ibex_wrap.sv:75.7" */
  wire instr_err_i;
  /* src = "src/ibex_wrap.sv:13.15" */
  input instr_gnt;
  wire instr_gnt;
  /* src = "src/ibex_wrap.sv:73.7" */
  wire instr_gnt_i;
  /* src = "src/ibex_wrap.sv:26.15" */
  input instr_rdata_0;
  wire instr_rdata_0;
  /* src = "src/ibex_wrap.sv:27.15" */
  input instr_rdata_1;
  wire instr_rdata_1;
  /* src = "src/ibex_wrap.sv:28.15" */
  input instr_rdata_2;
  wire instr_rdata_2;
  /* src = "src/ibex_wrap.sv:29.15" */
  input instr_rdata_3;
  wire instr_rdata_3;
  /* src = "src/ibex_wrap.sv:30.15" */
  input instr_rdata_4;
  wire instr_rdata_4;
  /* src = "src/ibex_wrap.sv:31.15" */
  input instr_rdata_5;
  wire instr_rdata_5;
  /* src = "src/ibex_wrap.sv:381.16" */
  wire [31:0] instr_rdata_full;
  /* src = "src/ibex_wrap.sv:77.13" */
  wire [5:0] instr_rdata_i_low;
  /* src = "src/ibex_wrap.sv:12.15" */
  output instr_req;
  wire instr_req;
  /* src = "src/ibex_wrap.sv:72.7" */
  wire instr_req_o;
  /* src = "src/ibex_wrap.sv:14.15" */
  input instr_rvalid;
  wire instr_rvalid;
  /* src = "src/ibex_wrap.sv:74.7" */
  wire instr_rvalid_i;
  /* src = "src/ibex_wrap.sv:58.15" */
  input irq_external;
  wire irq_external;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:90.27" */
  wire irq_external_i;
  /* src = "src/ibex_wrap.sv:59.15" */
  input irq_nm;
  wire irq_nm;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:91.27" */
  wire irq_nm_i;
  /* src = "src/ibex_wrap.sv:56.15" */
  input irq_software;
  wire irq_software;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:88.27" */
  wire irq_software_i;
  /* src = "src/ibex_wrap.sv:57.15" */
  input irq_timer;
  wire irq_timer;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:89.27" */
  wire irq_timer_i;
  /* src = "src/ibex_wrap.sv:7.15" */
  input rst_n;
  wire rst_n;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:66.27" */
  wire rst_ni;
  /* src = "src/ibex_wrap.sv:8.15" */
  input scan_rst_n;
  wire scan_rst_n;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:67.27" */
  wire scan_rst_ni;
  /* src = "src/ibex_wrap.sv:9.15" */
  input test_en;
  wire test_en;
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:68.27" */
  wire test_en_i;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:152.40" */
  wire \u_ibex_top.alert_major_bus_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:151.40" */
  wire \u_ibex_top.alert_major_internal_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:150.40" */
  wire \u_ibex_top.alert_minor_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:65.40" */
  wire [31:0] \u_ibex_top.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:176.32" */
  wire \u_ibex_top.clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:58.40" */
  wire \u_ibex_top.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:178.32" */
  wire \u_ibex_top.clock_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.59" */
  wire \u_ibex_top.core_alert_major_bus ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.32" */
  wire \u_ibex_top.core_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:209.81" */
  wire \u_ibex_top.core_alert_minor ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.32" */
  wire [3:0] \u_ibex_top.core_busy_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.45" */
  wire [3:0] \u_ibex_top.core_busy_q ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:25.16" */
  wire \u_ibex_top.core_clock_gate_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:28.16" */
  wire \u_ibex_top.core_clock_gate_i.clk_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:26.16" */
  wire \u_ibex_top.core_clock_gate_i.en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:14.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:17.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:15.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:20.9" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:16.16" */
  wire \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:27.16" */
  wire \u_ibex_top.core_clock_gate_i.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:153.40" */
  wire \u_ibex_top.core_sleep_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:104.40" */
  wire [159:0] \u_ibex_top.crash_dump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:82.40" */
  wire [31:0] \u_ibex_top.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:81.40" */
  wire [3:0] \u_ibex_top.data_be_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:87.40" */
  wire \u_ibex_top.data_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:78.40" */
  wire \u_ibex_top.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:193.32" */
  wire [31:0] \u_ibex_top.data_rdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:85.40" */
  wire [31:0] \u_ibex_top.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:86.40" */
  wire [6:0] \u_ibex_top.data_rdata_intg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:77.40" */
  wire \u_ibex_top.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:79.40" */
  wire \u_ibex_top.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:192.32" */
  wire [31:0] \u_ibex_top.data_wdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:84.40" */
  wire [6:0] \u_ibex_top.data_wdata_intg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:83.40" */
  wire [31:0] \u_ibex_top.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:80.40" */
  wire \u_ibex_top.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:103.40" */
  wire \u_ibex_top.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:105.40" */
  wire \u_ibex_top.double_fault_seen_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:181.32" */
  wire \u_ibex_top.dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:182.32" */
  wire \u_ibex_top.dummy_instr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:218.32" */
  wire [3:0] \u_ibex_top.fetch_enable_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:149.40" */
  wire [3:0] \u_ibex_top.fetch_enable_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:248.11" */
  wire \u_ibex_top.g_clock_en_non_secure.unused_core_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1126.11" */
  wire \u_ibex_top.gen_no_lockstep.unused_scan ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:291.11" */
  wire \u_ibex_top.gen_non_mem_rdata_ecc.unused_intg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:738.35" */
  wire [9:0] \u_ibex_top.gen_norams.unused_ram_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:739.11" */
  wire \u_ibex_top.gen_norams.unused_ram_inputs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:561.11" */
  wire \u_ibex_top.gen_noscramble.unused_scramble_inputs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:22.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:26.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:27.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:44.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:129.11" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.g_normal_r0.unused_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:87.11" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.gen_no_wren_check.unused_strobe ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.9" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_a_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.25" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_b_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:53.41" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.oh_we_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:30.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:34.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:31.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:35.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:50.25" */
  wire [1023:0] \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:23.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:25.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:238.9" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.unused_test_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:39.32" */
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:40.32" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:51.25" */
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:41.32" */
  wire \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:64.40" */
  wire [31:0] \u_ibex_top.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:204.32" */
  wire [7:0] \u_ibex_top.ic_data_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:206.32" */
  wire [127:0] \u_ibex_top.ic_data_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:202.32" */
  wire [1:0] \u_ibex_top.ic_data_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:205.32" */
  wire [63:0] \u_ibex_top.ic_data_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:203.32" */
  wire \u_ibex_top.ic_data_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:207.32" */
  wire \u_ibex_top.ic_scr_key_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:199.32" */
  wire [7:0] \u_ibex_top.ic_tag_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:201.32" */
  wire [43:0] \u_ibex_top.ic_tag_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:197.32" */
  wire [1:0] \u_ibex_top.ic_tag_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:200.32" */
  wire [21:0] \u_ibex_top.ic_tag_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:198.32" */
  wire \u_ibex_top.ic_tag_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1132.9" */
  wire \u_ibex_top.icache_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:579.27" */
  wire [1:0] \u_ibex_top.icache_data_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:578.27" */
  wire [1:0] \u_ibex_top.icache_tag_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:71.40" */
  wire [31:0] \u_ibex_top.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:74.40" */
  wire \u_ibex_top.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:69.40" */
  wire \u_ibex_top.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:194.32" */
  wire [31:0] \u_ibex_top.instr_rdata_core ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:72.40" */
  wire [31:0] \u_ibex_top.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:73.40" */
  wire [6:0] \u_ibex_top.instr_rdata_intg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:68.40" */
  wire \u_ibex_top.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:70.40" */
  wire \u_ibex_top.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:92.40" */
  wire \u_ibex_top.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:93.40" */
  wire [14:0] \u_ibex_top.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:94.40" */
  wire \u_ibex_top.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:179.32" */
  wire \u_ibex_top.irq_pending ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:90.40" */
  wire \u_ibex_top.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:91.40" */
  wire \u_ibex_top.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:210.63" */
  wire \u_ibex_top.lockstep_alert_major_bus ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:210.32" */
  wire \u_ibex_top.lockstep_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:211.32" */
  wire \u_ibex_top.lockstep_alert_minor ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1183.22" */
  wire [3:0] \u_ibex_top.pending_dside_accesses_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1182.22" */
  wire [3:0] \u_ibex_top.pending_dside_accesses_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1184.22" */
  wire [3:0] \u_ibex_top.pending_dside_accesses_shifted ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:62.40" */
  wire [9:0] \u_ibex_top.ram_cfg_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:440.9" */
  wire \u_ibex_top.rf_alert_major_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:183.32" */
  wire [4:0] \u_ibex_top.rf_raddr_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:184.32" */
  wire [4:0] \u_ibex_top.rf_raddr_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:188.32" */
  wire [31:0] \u_ibex_top.rf_rdata_a_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:188.48" */
  wire [31:0] \u_ibex_top.rf_rdata_a_ecc_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:189.32" */
  wire [31:0] \u_ibex_top.rf_rdata_b_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:189.48" */
  wire [31:0] \u_ibex_top.rf_rdata_b_ecc_buf ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:185.32" */
  wire [4:0] \u_ibex_top.rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:187.32" */
  wire [31:0] \u_ibex_top.rf_wdata_wb_ecc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:186.32" */
  wire \u_ibex_top.rf_we_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:59.40" */
  wire \u_ibex_top.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:156.40" */
  wire \u_ibex_top.scan_rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:98.40" */
  wire [127:0] \u_ibex_top.scramble_key_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:213.32" */
  wire [127:0] \u_ibex_top.scramble_key_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:215.32" */
  wire \u_ibex_top.scramble_key_valid_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:97.40" */
  wire \u_ibex_top.scramble_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:215.54" */
  wire \u_ibex_top.scramble_key_valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:99.40" */
  wire [63:0] \u_ibex_top.scramble_nonce_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:214.32" */
  wire [63:0] \u_ibex_top.scramble_nonce_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:216.32" */
  wire \u_ibex_top.scramble_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:100.40" */
  wire \u_ibex_top.scramble_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:216.48" */
  wire \u_ibex_top.scramble_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:61.40" */
  wire \u_ibex_top.test_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.inv ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [3:0] \u_ibex_top.u_fetch_enable_buf.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:168.40" */
  wire \u_ibex_top.u_ibex_core.alert_major_bus_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:167.40" */
  wire \u_ibex_top.u_ibex_core.alert_major_internal_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:166.40" */
  wire \u_ibex_top.u_ibex_core.alert_minor_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:272.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.alu_adder_result_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:266.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:267.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:265.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.alu_operator_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:61.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:234.16" */
  wire \u_ibex_top.u_ibex_core.branch_decision ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:233.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.branch_target_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:269.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.bt_a_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:270.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.bt_b_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:57.40" */
  wire \u_ibex_top.u_ibex_core.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:169.40" */
  wire [3:0] \u_ibex_top.u_ibex_core.core_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:949.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.crash_dump_mtval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:117.40" */
  wire [159:0] \u_ibex_top.u_ibex_core.crash_dump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:50.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:122.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.branch_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:123.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.branch_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:36.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:288.9" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:287.9" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:282.42" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:285.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:282.23" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:283.50" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:283.23" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:284.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:53.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:312.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:54.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:82.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:109.32" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:69.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:68.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_mie_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:45.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:110.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:70.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:49.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:48.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:57.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:56.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:74.34" */
  wire [135:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:73.34" */
  wire [23:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:75.34" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:292.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:58.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:107.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_dret_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:106.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_mret_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:108.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:104.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:103.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:105.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:99.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:55.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:291.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:293.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:294.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_wr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:93.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:297.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:234.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:235.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:234.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:80.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.debug_cause_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:81.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:84.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:85.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:79.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_entering_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:78.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:83.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:236.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.depc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:237.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.depc_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:236.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.depc_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:128.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.div_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:114.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:240.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:238.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:240.30" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:239.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:126.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dside_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:94.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:95.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:96.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:97.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:213.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.exception_pc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1418.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_incr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1416.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1417.35" */
  wire [28:0] \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounterh_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1409.15" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_cntrs[7].gen_unimp.gen_no_compressed_instr_cnt.unused_instr_ret_compressed_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1585.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dit.unused_dit ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1606.17" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1607.17" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1646.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_ic_scr_key_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1639.11" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_icen ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:40.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:100.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:98.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.icache_enable_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:298.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:300.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:111.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:299.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_priv ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:301.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:117.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:119.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:116.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:118.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_spec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:63.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:64.32" */
  wire [14:0] \u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:66.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:61.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:62.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:67.32" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.irqs_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:133.66" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.is_mml_m_exec_cfg.pmp_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:120.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:121.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.jump_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:226.26" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcause_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:227.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:226.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcause_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:256.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:258.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:258.49" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:259.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:12.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:23.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:27.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:15.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_inc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:25.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:62.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:24.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_upd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:18.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:19.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:20.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_upd_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:13.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:26.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:124.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:125.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:224.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:225.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:224.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:264.16" */
  wire [2047:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:269.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:267.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:265.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:266.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:268.16" */
  wire [1023:0] \u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:220.23" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mie_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mie_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:220.16" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mie_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:12.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:23.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:27.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:15.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_inc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:25.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:62.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:24.28" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_upd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:18.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:19.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:20.23" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_upd_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:13.23" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:26.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:274.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_next ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:274.31" */
  wire [63:0] \u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:233.16" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.mip ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:222.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:247.32" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:247.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:244.26" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:245.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mstack_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:246.30" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:246.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:244.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstack_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:217.27" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:218.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:217.16" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:228.25" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtval_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtval_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:228.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtval_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:230.25" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:232.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:231.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:230.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:127.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:65.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:89.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:88.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:90.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.pc_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:250.32" */
  wire [511:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:251.32" */
  wire [127:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:252.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.pmp_csr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:253.32" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:216.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:216.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:43.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:44.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_lsu_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:37.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:278.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_control_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:279.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_value_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:86.32" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:277.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.tselect_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [17:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [5:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:16.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:21.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:26.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:17.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:19.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:303.16" */
  wire [7:0] \u_ibex_top.u_ibex_core.cs_registers_i.unused_boot_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:304.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.cs_registers_i.unused_csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:272.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_incr_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:270.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_we_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:271.16" */
  wire \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounterh_we_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:287.16" */
  wire \u_ibex_top.u_ibex_core.csr_access ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:290.16" */
  wire [11:0] \u_ibex_top.u_ibex_core.csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:331.26" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_depc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:331.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_mepc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:330.16" */
  wire \u_ibex_top.u_ibex_core.csr_mstatus_mie ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:349.16" */
  wire \u_ibex_top.u_ibex_core.csr_mstatus_tw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:348.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_mtval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:347.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_mtvec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:346.16" */
  wire \u_ibex_top.u_ibex_core.csr_mtvec_init ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:288.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.csr_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:289.16" */
  wire \u_ibex_top.u_ibex_core.csr_op_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:334.27" */
  wire [135:0] \u_ibex_top.u_ibex_core.csr_pmp_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:335.27" */
  wire [23:0] \u_ibex_top.u_ibex_core.csr_pmp_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:336.27" */
  wire [2:0] \u_ibex_top.u_ibex_core.csr_pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:291.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:344.16" */
  wire \u_ibex_top.u_ibex_core.csr_restore_dret_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:343.16" */
  wire \u_ibex_top.u_ibex_core.csr_restore_mret_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:345.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:341.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:340.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:342.16" */
  wire \u_ibex_top.u_ibex_core.csr_save_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:208.16" */
  wire \u_ibex_top.u_ibex_core.csr_shadow_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:292.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.csr_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:237.16" */
  wire \u_ibex_top.u_ibex_core.ctrl_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:77.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:76.40" */
  wire [3:0] \u_ibex_top.u_ibex_core.data_be_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:80.40" */
  wire \u_ibex_top.u_ibex_core.data_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:73.40" */
  wire \u_ibex_top.u_ibex_core.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:199.16" */
  wire \u_ibex_top.u_ibex_core.data_ind_timing ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:79.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:72.40" */
  wire \u_ibex_top.u_ibex_core.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:338.27" */
  wire \u_ibex_top.u_ibex_core.data_req_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:74.40" */
  wire \u_ibex_top.u_ibex_core.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:78.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:75.40" */
  wire \u_ibex_top.u_ibex_core.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:356.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.debug_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:357.16" */
  wire \u_ibex_top.u_ibex_core.debug_csr_save ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:359.16" */
  wire \u_ibex_top.u_ibex_core.debug_ebreakm ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:360.16" */
  wire \u_ibex_top.u_ibex_core.debug_ebreaku ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:354.16" */
  wire \u_ibex_top.u_ibex_core.debug_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:355.16" */
  wire \u_ibex_top.u_ibex_core.debug_mode_entering ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:116.40" */
  wire \u_ibex_top.u_ibex_core.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:358.16" */
  wire \u_ibex_top.u_ibex_core.debug_single_step ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:277.16" */
  wire \u_ibex_top.u_ibex_core.div_en_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:279.16" */
  wire \u_ibex_top.u_ibex_core.div_sel_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:120.40" */
  wire \u_ibex_top.u_ibex_core.double_fault_seen_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:200.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:179.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:83.40" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:201.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.dummy_instr_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:203.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.dummy_instr_seed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:202.16" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_seed_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:325.19" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:84.40" */
  wire \u_ibex_top.u_ibex_core.dummy_instr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:319.19" */
  wire \u_ibex_top.u_ibex_core.en_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:48.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:61.16" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:62.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_cmp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:52.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:52.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:48.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:49.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:50.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift3 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:51.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:53.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:28.29" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:27.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:259.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_len ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:261.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:262.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:260.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_off ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:258.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:263.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:399.16" */
  wire [5:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bitcnt_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:407.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.butterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:362.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:365.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:369.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:363.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:361.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:364.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:367.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:366.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_xor_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:409.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.clmul_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:157.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:117.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:31.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1293.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_butterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1291.18" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1295.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_invbutterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:24.29" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:23.29" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:25.29" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:16.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:408.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.invbutterfly_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:115.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:32.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:116.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:400.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.minmax_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:18.29" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:19.29" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:21.29" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:410.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multicycle_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:13.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:36.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:14.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:37.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:12.29" */
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:401.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.pack_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:30.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:404.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.rev_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:402.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.sext_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:247.15" */
  wire [5:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:248.15" */
  wire [5:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:244.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:245.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_funnel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:242.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:243.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_ones ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:250.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:254.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:252.23" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:251.23" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:255.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:246.15" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_sbmode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:405.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shuffle_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:403.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.singlebit_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1397.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_amt_compl ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:253.23" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_result_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:406.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.xperm_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:66.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:65.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:67.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:23.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:62.32" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_is_equal_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:21.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:22.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:20.33" */
  wire [6:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:58.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:51.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.branch_decision_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:50.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.branch_target_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:27.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.bt_a_operand_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:28.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.bt_b_operand_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:16.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:40.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:33.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.div_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:35.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.div_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:53.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.ex_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:104.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_a_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:104.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_b_operand ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:53.23" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:30.28" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:31.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:35.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:36.28" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:20.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:33.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:82.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:82.31" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:66.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_change_sign ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:78.31" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:78.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:23.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:85.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:81.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:25.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:64.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:64.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:77.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:32.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.equal_to_zero_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:150.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:150.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:147.25" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:148.25" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res_uns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:153.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:153.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:151.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:151.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:147.36" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_res ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:154.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:154.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:152.25" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:152.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:147.47" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_res ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:155.25" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:155.39" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:145.30" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:145.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:156.25" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:156.35" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:156.45" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:149.25" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.unused_mult1_res_uns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:39.28" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:38.28" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:40.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:65.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:61.16" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:59.16" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:52.23" */
  wire [34:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:51.23" */
  wire [34:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_signed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:93.24" */
  wire [2:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:93.12" */
  wire [2:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:22.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:84.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:80.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:24.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:55.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:79.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:42.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_ready_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:44.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_result_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:75.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:74.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:67.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.one_shift ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:28.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:29.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:71.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:68.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:72.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:69.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:73.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:70.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:59.27" */
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:26.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:66.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rem_change_sign ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:76.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.res_adder_h ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:21.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:54.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:54.24" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:27.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:56.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mult ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:536.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_fsm_idle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:88.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_mul_fsm_idle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:386.15" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_alu_adder_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:130.15" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_imd_val ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:132.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mac_res_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:95.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:537.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_sva_fsm_idle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:45.28" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:44.33" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:45.33" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:43.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.imd_val_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:32.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.mult_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:34.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:60.39" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:60.16" */
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:68.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:69.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:37.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:38.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:31.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operator_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:39.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.multdiv_ready_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:58.28" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_result ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:64.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:36.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.ex_block_i.multdiv_signed_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:63.16" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.multdiv_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:49.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.result_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:17.33" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:202.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.sva_multdiv_fsm_idle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:213.9" */
  wire \u_ibex_top.u_ibex_core.ex_block_i.unused_sva_multdiv_fsm_idle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:308.16" */
  wire \u_ibex_top.u_ibex_core.ex_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:217.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.exc_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:216.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.exc_pc_mux_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:225.16" */
  wire \u_ibex_top.u_ibex_core.expecting_load_resp_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:226.16" */
  wire \u_ibex_top.u_ibex_core.expecting_store_resp_id ;
  wire \u_ibex_top.u_ibex_core.fcov_csr_read_only ;
  wire \u_ibex_top.u_ibex_core.fcov_csr_write ;
  wire \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_a_id ;
  wire \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_b_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:165.40" */
  wire [3:0] \u_ibex_top.u_ibex_core.fetch_enable_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1026.9" */
  wire \u_ibex_top.u_ibex_core.fetch_enable_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:534.11" */
  wire \u_ibex_top.u_ibex_core.g_instr_req_gated_non_secure.unused_fetch_enable ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:876.11" */
  wire \u_ibex_top.u_ibex_core.g_no_check_mem_response.unused_expecting_load_resp_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:877.11" */
  wire \u_ibex_top.u_ibex_core.g_no_check_mem_response.unused_expecting_store_resp_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1203.28" */
  wire [135:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1204.28" */
  wire [23:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_cfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1205.28" */
  wire [2:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_mseccfg ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1202.28" */
  wire [1:0] \u_ibex_top.u_ibex_core.g_no_pmp.unused_priv_lvl_ls ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:933.11" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_a_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:933.36" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_b_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:932.11" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_ren_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:932.28" */
  wire \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_ren_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:60.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.hart_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:101.40" */
  wire [7:0] \u_ibex_top.u_ibex_core.ic_data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:103.40" */
  wire [127:0] \u_ibex_top.u_ibex_core.ic_data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:99.40" */
  wire [1:0] \u_ibex_top.u_ibex_core.ic_data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:102.40" */
  wire [63:0] \u_ibex_top.u_ibex_core.ic_data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:100.40" */
  wire \u_ibex_top.u_ibex_core.ic_data_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:105.40" */
  wire \u_ibex_top.u_ibex_core.ic_scr_key_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:104.40" */
  wire \u_ibex_top.u_ibex_core.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:96.40" */
  wire [7:0] \u_ibex_top.u_ibex_core.ic_tag_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:98.40" */
  wire [43:0] \u_ibex_top.u_ibex_core.ic_tag_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:94.40" */
  wire [1:0] \u_ibex_top.u_ibex_core.ic_tag_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:97.40" */
  wire [21:0] \u_ibex_top.u_ibex_core.ic_tag_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:95.40" */
  wire \u_ibex_top.u_ibex_core.ic_tag_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:206.16" */
  wire \u_ibex_top.u_ibex_core.icache_ecc_error ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:204.16" */
  wire \u_ibex_top.u_ibex_core.icache_enable ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:205.16" */
  wire \u_ibex_top.u_ibex_core.icache_inval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:307.16" */
  wire \u_ibex_top.u_ibex_core.id_in_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:268.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_multicycle_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.34" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.34" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:297.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:72.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:298.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:73.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:265.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operator ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:71.37" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_operator_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:51.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:210.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_in_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.40" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:213.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_not_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.28" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:211.44" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:214.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_taken ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:273.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:81.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_a_operand_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:274.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:82.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.bt_b_operand_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:30.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:71.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_not_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:69.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:18.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:45.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:75.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mstatus_mie_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:99.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:167.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:30.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:97.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:96.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:98.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:94.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:93.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:95.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:21.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.14" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.27" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:120.15" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:84.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:120.30" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:85.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:89.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreakm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:90.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreaku_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:119.23" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:87.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:86.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:119.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:83.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:88.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:143.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:144.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:164.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:27.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:148.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:166.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:29.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:131.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:162.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:25.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:130.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:147.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:145.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:146.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:58.33" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:57.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.20" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:139.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_all_debug_req ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_id ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_if ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_req ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_single_step_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_wakeup ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_interrupt_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:138.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:105.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:359.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.g_no_intg_irq_int.unused_mem_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:136.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:150.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:66.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_exception_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:44.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:151.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.25" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:24.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:129.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:37.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_bp_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:35.33" */
  wire [15:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:47.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_exec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:168.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:38.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:39.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_plus2_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:128.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:34.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:36.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:51.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:43.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:33.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:149.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_enabled ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:153.29" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:79.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:154.29" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:156.29" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:155.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_mtval ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:76.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:77.33" */
  wire [17:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:72.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.21" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:62.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:133.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:61.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.lsu_addr_last_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:64.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mem_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:159.15" */
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:163.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:26.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:118.21" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:80.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:118.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:55.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nt_branch_mispredict_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:40.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:53.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:52.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:109.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:111.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:100.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:106.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ready_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:137.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:19.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:140.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:142.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_flush_only ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:141.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_pc_change ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:135.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:103.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:104.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.22" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:63.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:132.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:91.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.trigger_match_i ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_all_debug_req ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_entry_id ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_entry_if ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_req ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_single_step_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_wakeup ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_interrupt_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:160.15" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_irq_timer ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:65.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wb_exception_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:165.9" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:28.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_run ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:96.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_access_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:98.37" */
  wire [11:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:128.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_mie_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:108.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_tw_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:106.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_mtval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:99.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:97.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:295.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_pipe_flush ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:155.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.csr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:104.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_dret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:103.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_mret_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:105.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:101.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:100.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:102.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.csr_save_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:33.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ctrl_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:110.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:291.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.data_req_allowed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:145.37" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.debug_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:146.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_csr_save_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:149.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreakm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:150.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreaku_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:144.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_entering_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:143.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:147.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:148.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.debug_single_step_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:72.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_multicycle_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:68.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:70.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:67.32" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:98.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:34.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:48.33" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:49.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:22.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:84.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:86.32" */
  wire [11:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:105.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:120.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:85.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:89.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:93.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:91.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:90.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:76.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:78.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:30.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:27.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:31.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:157.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:158.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_rst_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:35.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:43.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:103.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:26.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:104.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_reg_rv32e ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:46.33" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:47.33" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:52.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:50.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_i_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:54.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_j_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:51.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_s_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:53.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_u_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:108.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:109.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:38.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:115.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:40.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_alu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:39.32" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:112.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:113.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:114.15" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs3 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:97.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:33.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:28.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:75.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_en_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:77.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:80.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:81.32" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:122.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:123.16" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:60.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:61.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:63.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:64.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:62.32" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_waddr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:58.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:106.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:59.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:23.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:110.16" */
  wire [9:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.unused_instr_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:117.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:118.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:32.32" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:55.33" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.zimm_rs1_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:281.27" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:86.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:281.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_en_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:88.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.div_sel_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:203.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:201.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:204.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:177.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.en_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:68.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:59.37" */
  wire [6:0] \u_ibex_top.u_ibex_core.id_stage_i.exc_cause_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:58.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.exc_pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:139.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.expecting_load_resp_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:140.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.expecting_store_resp_o ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_not_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.fcov_rf_rd_wb_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:231.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.flush_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:681.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:366.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:367.17" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1052.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_data_req_done_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1059.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_id_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1055.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_load_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1056.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_store_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1053.17" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1058.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_wdata_fwd_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1054.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_write_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1057.11" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_wb_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:48.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.icache_inval_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:208.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.22" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.12" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:46.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_in_ready_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:61.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_c_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:109.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:199.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_dret_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:198.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:34.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:200.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.illegal_umode_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:77.37" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_d_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:271.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:78.37" */
  wire [67:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:76.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:244.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:276.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.imm_a_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:245.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:277.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:277.31" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:239.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:237.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_i_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:241.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_j_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:238.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_s_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:240.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_u_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:42.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_bp_taken_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:222.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:47.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_exec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:220.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:62.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:63.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_plus2_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:44.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:192.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_id_done_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:41.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:179.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_perf_count_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:39.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_alu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:40.37" */
  wire [15:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_c_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:38.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:43.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:178.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.instr_type_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:45.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:37.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:131.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:129.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.irq_pending_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:130.37" */
  wire [17:0] \u_ibex_top.u_ibex_core.id_stage_i.irqs_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:215.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_in_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:217.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:216.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:217.26" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:124.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:125.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_last_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:134.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:135.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:290.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:290.25" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:119.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_done_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:113.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:69.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:289.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:116.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:136.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:137.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_resp_intg_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:288.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:115.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_type_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:117.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.lsu_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:287.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:114.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:234.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mem_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:202.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:280.28" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:85.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:280.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_en_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:87.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.mult_sel_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:282.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multdiv_en_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:91.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_a_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:92.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_b_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:283.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:89.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:93.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multdiv_ready_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:284.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:90.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode_ex_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:232.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:132.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.nmi_mode_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:294.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.no_flush_csr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:57.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:56.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_mispredict_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:181.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.outstanding_load_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:182.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.outstanding_store_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:65.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:55.37" */
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.pc_mux_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:54.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.pc_set_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:186.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:191.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_div_wait_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:188.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_dside_wait_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:185.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_jump_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:190.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_mul_wait_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:187.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.perf_tbranch_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:107.37" */
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:180.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:154.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.result_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:158.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:160.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:169.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_a_wb_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:170.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_b_wb_match_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:261.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_fwd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:159.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:262.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:161.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:251.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:252.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:162.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:251.26" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:252.30" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:163.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:166.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:173.37" */
  wire [4:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:174.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_fwd_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:167.37" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:249.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:250.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:168.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:250.27" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:175.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_write_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:31.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:269.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_alu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:227.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_branch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:228.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_jump ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:224.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_ld_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:225.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_mem ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:226.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:230.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:151.37" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.trigger_match_i ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_branch_not_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_branch_taken ;
  wire \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_rf_rd_wb_hz ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:207.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.wb_exception ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:205.16" */
  wire \u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:242.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.zimm_rs1_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:238.16" */
  wire \u_ibex_top.u_ibex_core.if_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:36.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.boot_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:129.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.branch_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:104.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.branch_target_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:33.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:17.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:23.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:20.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:21.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:22.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:18.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:29.9" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.unused_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:19.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:109.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_depc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:107.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_mepc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:111.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:112.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_init_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:95.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:79.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:96.39" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_mask_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:97.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_en_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:98.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:93.39" */
  wire [6:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_cause ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:156.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_pc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:92.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ;
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.fcov_dummy_instr_type ;
  wire \u_ibex_top.u_ibex_core.if_stage_i.fcov_insert_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:140.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:130.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:141.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:142.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_err_plus2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:139.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:138.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:137.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:136.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:457.18" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:458.18" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_mask ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:460.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:459.18" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:21.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:26.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.60" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.42" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:20.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:39.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:15.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:27.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:28.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_plus2_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:54.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.38" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:58.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:61.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:60.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_clear ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:58.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:24.31" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:23.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:19.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:49.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.51" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.40" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.36" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:28.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:30.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:29.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:27.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.29" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:61.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:59.29" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.43" */
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:47.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:35.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:37.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:38.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:36.31" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:34.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:33.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:51.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:52.29" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:44.29" */
  wire [95:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:44.40" */
  wire [95:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:52.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:20.31" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.52" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:62.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unused_addr_in ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.43" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.29" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.40" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.36" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:59.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:57.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:55.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:33.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:55.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_w_aligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:35.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:32.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:34.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:31.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:36.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:25.23" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.66" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:49.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.45" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:23.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:18.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:16.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:51.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:52.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:51.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:44.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:24.23" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:44.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.24" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.37" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:370.72" */
  wire [127:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.simutil_get_scramble_key.val ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:373.74" */
  wire [319:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.simutil_get_scramble_nonce.nonce ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:345.29" */
  wire [127:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_data_ram_input ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:343.29" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_icen ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:343.42" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_icinv ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:343.56" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_scr_key_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:344.29" */
  wire [43:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_tag_ram_input ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:56.39" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:58.39" */
  wire [127:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:54.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:57.39" */
  wire [63:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:55.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_data_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:60.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:59.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:51.39" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:53.39" */
  wire [43:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:49.39" */
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:52.39" */
  wire [21:0] \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:50.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_write_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:101.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.icache_ecc_error_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:99.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.icache_enable_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:100.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.icache_inval_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:115.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:119.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:158.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:150.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:151.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_bus_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:153.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:154.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err_plus2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:152.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_pmp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:149.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.if_instr_rdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:148.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:145.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:77.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:164.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_instr_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:41.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:73.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_bp_taken_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:45.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_bus_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:144.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_decompressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:125.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_err_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:75.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:76.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:42.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:125.33" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:46.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:146.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:71.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:163.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:123.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:64.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:123.38" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:162.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_out ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:66.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:68.39" */
  wire [15:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:44.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:65.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:40.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:43.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:86.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:122.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:63.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:122.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:170.22" */
  wire [4:0] \u_ibex_top.u_ibex_core.if_stage_i.irq_vec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:91.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_addr_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:89.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_mispredict_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:81.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:80.39" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_if_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:118.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pc_mismatch_alert_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:88.39" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:172.22" */
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:87.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pc_set_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:82.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:83.39" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_plus2_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:168.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_pc ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:167.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_taken ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:134.22" */
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.prefetch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:133.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.prefetch_branch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:128.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.prefetch_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:37.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:34.40" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:161.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.stall_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:174.22" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_boot_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:175.22" */
  wire [7:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_csr_mtvec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:176.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.unused_exc_cause ;
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_dummy_instr_type ;
  wire \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_insert_dummy_instr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:131.22" */
  wire \u_ibex_top.u_ibex_core.if_stage_i.unused_fetch_addr_n0 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:191.16" */
  wire \u_ibex_top.u_ibex_core.illegal_c_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:293.16" */
  wire \u_ibex_top.u_ibex_core.illegal_csr_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:383.16" */
  wire \u_ibex_top.u_ibex_core.illegal_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:195.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.imd_val_d_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:196.16" */
  wire [67:0] \u_ibex_top.u_ibex_core.imd_val_q_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:197.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.imd_val_we_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:67.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:188.16" */
  wire \u_ibex_top.u_ibex_core.instr_bp_taken_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:366.16" */
  wire \u_ibex_top.u_ibex_core.instr_done_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:69.40" */
  wire \u_ibex_top.u_ibex_core.instr_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:316.16" */
  wire \u_ibex_top.u_ibex_core.instr_exec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:189.16" */
  wire \u_ibex_top.u_ibex_core.instr_fetch_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:190.16" */
  wire \u_ibex_top.u_ibex_core.instr_fetch_err_plus2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:210.16" */
  wire \u_ibex_top.u_ibex_core.instr_first_cycle_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:65.40" */
  wire \u_ibex_top.u_ibex_core.instr_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:365.16" */
  wire \u_ibex_top.u_ibex_core.instr_id_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:219.16" */
  wire \u_ibex_top.u_ibex_core.instr_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:186.16" */
  wire \u_ibex_top.u_ibex_core.instr_is_compressed_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:181.16" */
  wire \u_ibex_top.u_ibex_core.instr_new_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:187.16" */
  wire \u_ibex_top.u_ibex_core.instr_perf_count_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:183.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_alu_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:185.16" */
  wire [15:0] \u_ibex_top.u_ibex_core.instr_rdata_c_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:68.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:182.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.instr_rdata_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:315.16" */
  wire \u_ibex_top.u_ibex_core.instr_req_gated ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:314.16" */
  wire \u_ibex_top.u_ibex_core.instr_req_int ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:64.40" */
  wire \u_ibex_top.u_ibex_core.instr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:66.40" */
  wire \u_ibex_top.u_ibex_core.instr_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:320.19" */
  wire [1:0] \u_ibex_top.u_ibex_core.instr_type_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:211.16" */
  wire \u_ibex_top.u_ibex_core.instr_valid_clear ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:180.16" */
  wire \u_ibex_top.u_ibex_core.instr_valid_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:110.40" */
  wire \u_ibex_top.u_ibex_core.irq_external_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:111.40" */
  wire [14:0] \u_ibex_top.u_ibex_core.irq_fast_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:112.40" */
  wire \u_ibex_top.u_ibex_core.irq_nm_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:113.40" */
  wire \u_ibex_top.u_ibex_core.irq_pending_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:108.40" */
  wire \u_ibex_top.u_ibex_core.irq_software_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:109.40" */
  wire \u_ibex_top.u_ibex_core.irq_timer_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:329.16" */
  wire [17:0] \u_ibex_top.u_ibex_core.irqs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1009.18" */
  wire [3:0] \u_ibex_top.u_ibex_core.last_fetch_enable ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:47.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.adder_result_ex_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:49.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:75.30" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:51.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:75.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:77.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:67.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:21.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:78.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:73.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:31.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:74.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:88.17" */
  wire [3:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_be ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:33.35" */
  wire [3:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_be_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:28.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:26.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:102.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:86.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:102.32" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:29.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_pmp_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:91.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:35.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:25.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:27.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:83.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:82.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:89.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:34.35" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:32.35" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:84.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_error_exception ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_first_req ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_1 ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_2 ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_pmp_exception ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_second_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:562.9" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:562.26" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:569.9" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:569.31" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:566.9" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_1 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:566.28" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_2 ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.38" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:62.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:63.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.load_resp_intg_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.12" */
  wire [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.23" */
  wire [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.28" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:43.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:44.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:55.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_done_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:45.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:59.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:41.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_sign_ext_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:39.24" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:40.24" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_wdata_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:38.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:69.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:70.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:100.28" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:100.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:95.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:94.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:81.17" */
  wire [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:80.17" */
  wire [23:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:79.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:93.17" */
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:22.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:97.17" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:64.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:65.24" */
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.store_resp_intg_err_o ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_error_exception ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_first_req ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_1 ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_2 ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_pmp_exception ;
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_second_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:229.16" */
  wire \u_ibex_top.u_ibex_core.lsu_addr_incr_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:230.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.lsu_addr_last ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:239.16" */
  wire \u_ibex_top.u_ibex_core.lsu_busy ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:220.16" */
  wire \u_ibex_top.u_ibex_core.lsu_load_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:220.30" */
  wire \u_ibex_top.u_ibex_core.lsu_load_err_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:222.16" */
  wire \u_ibex_top.u_ibex_core.lsu_load_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:302.16" */
  wire \u_ibex_top.u_ibex_core.lsu_rdata_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:301.16" */
  wire \u_ibex_top.u_ibex_core.lsu_req ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:304.16" */
  wire \u_ibex_top.u_ibex_core.lsu_req_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:311.16" */
  wire \u_ibex_top.u_ibex_core.lsu_resp_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:310.16" */
  wire \u_ibex_top.u_ibex_core.lsu_resp_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:300.16" */
  wire \u_ibex_top.u_ibex_core.lsu_sign_ext ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:221.16" */
  wire \u_ibex_top.u_ibex_core.lsu_store_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:221.31" */
  wire \u_ibex_top.u_ibex_core.lsu_store_err_raw ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:223.16" */
  wire \u_ibex_top.u_ibex_core.lsu_store_resp_intg_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:299.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.lsu_type ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:303.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.lsu_wdata ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:298.16" */
  wire \u_ibex_top.u_ibex_core.lsu_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:276.16" */
  wire \u_ibex_top.u_ibex_core.mult_en_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:278.16" */
  wire \u_ibex_top.u_ibex_core.mult_sel_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:282.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.multdiv_operand_a_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:283.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.multdiv_operand_b_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:280.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.multdiv_operator_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:284.16" */
  wire \u_ibex_top.u_ibex_core.multdiv_ready_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:281.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.multdiv_signed_mode_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:328.16" */
  wire \u_ibex_top.u_ibex_core.nmi_mode ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:214.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.nt_branch_addr ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:213.16" */
  wire \u_ibex_top.u_ibex_core.nt_branch_mispredict ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:974.9" */
  wire \u_ibex_top.u_ibex_core.outstanding_load_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:971.9" */
  wire \u_ibex_top.u_ibex_core.outstanding_load_resp ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:323.19" */
  wire \u_ibex_top.u_ibex_core.outstanding_load_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:975.9" */
  wire \u_ibex_top.u_ibex_core.outstanding_store_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:972.9" */
  wire \u_ibex_top.u_ibex_core.outstanding_store_resp ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:324.19" */
  wire \u_ibex_top.u_ibex_core.outstanding_store_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1008.18" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_at_fetch_disable ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:193.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:192.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_if ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:207.16" */
  wire \u_ibex_top.u_ibex_core.pc_mismatch_alert ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:215.16" */
  wire [2:0] \u_ibex_top.u_ibex_core.pc_mux_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:212.16" */
  wire \u_ibex_top.u_ibex_core.pc_set ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:194.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.pc_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:377.16" */
  wire \u_ibex_top.u_ibex_core.perf_branch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:375.16" */
  wire \u_ibex_top.u_ibex_core.perf_div_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:373.16" */
  wire \u_ibex_top.u_ibex_core.perf_dside_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:369.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:371.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:368.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:370.16" */
  wire \u_ibex_top.u_ibex_core.perf_instr_ret_wb_spec ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:372.16" */
  wire \u_ibex_top.u_ibex_core.perf_iside_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:376.16" */
  wire \u_ibex_top.u_ibex_core.perf_jump ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:379.16" */
  wire \u_ibex_top.u_ibex_core.perf_load ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:374.16" */
  wire \u_ibex_top.u_ibex_core.perf_mul_wait ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:380.16" */
  wire \u_ibex_top.u_ibex_core.perf_store ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:378.16" */
  wire \u_ibex_top.u_ibex_core.perf_tbranch ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:337.27" */
  wire [2:0] \u_ibex_top.u_ibex_core.pmp_req_err ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:350.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.priv_mode_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:351.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.priv_mode_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:321.19" */
  wire \u_ibex_top.u_ibex_core.ready_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:273.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.result_ex ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:256.16" */
  wire \u_ibex_top.u_ibex_core.rf_ecc_err_comb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:242.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:85.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_a_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:244.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:86.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_raddr_b_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:261.16" */
  wire \u_ibex_top.u_ibex_core.rf_rd_a_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:262.16" */
  wire \u_ibex_top.u_ibex_core.rf_rd_b_wb_match ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:243.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:90.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_a_ecc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:245.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:91.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_rdata_b_ecc_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:246.16" */
  wire \u_ibex_top.u_ibex_core.rf_ren_a ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:247.16" */
  wire \u_ibex_top.u_ibex_core.rf_ren_b ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:258.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:248.16" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:87.40" */
  wire [4:0] \u_ibex_top.u_ibex_core.rf_waddr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:252.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_fwd_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:259.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:253.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:249.16" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:89.40" */
  wire [31:0] \u_ibex_top.u_ibex_core.rf_wdata_wb_ecc_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:260.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:255.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_lsu ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:254.16" */
  wire \u_ibex_top.u_ibex_core.rf_we_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:88.40" */
  wire \u_ibex_top.u_ibex_core.rf_we_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:322.19" */
  wire \u_ibex_top.u_ibex_core.rf_write_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:58.40" */
  wire \u_ibex_top.u_ibex_core.rst_ni ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:361.16" */
  wire \u_ibex_top.u_ibex_core.trigger_match ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_csr_read_only ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_csr_write ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_a_id ;
  wire \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_b_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:383.33" */
  wire \u_ibex_top.u_ibex_core.unused_illegal_insn_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1894.52" */
  wire \u_ibex_top.u_ibex_core.unused_instr_done_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1894.30" */
  wire \u_ibex_top.u_ibex_core.unused_instr_id_done ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1894.9" */
  wire \u_ibex_top.u_ibex_core.unused_instr_new_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:22.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.clk_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:45.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:56.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:25.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.en_wb_i ;
  wire \u_ibex_top.u_ibex_core.wb_stage_i.fcov_wb_valid ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:221.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_clk ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:225.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_dummy_instr_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:223.21" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_instr_type_wb ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:224.21" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_pc_id ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:222.21" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_rst ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:61.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.instr_done_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:28.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.instr_is_compressed_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:29.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.instr_perf_count_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:26.36" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.instr_type_wb_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:59.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_err_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:58.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_valid_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:33.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_load_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:34.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_store_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:27.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.pc_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:35.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.pc_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:37.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:39.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_spec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:36.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:38.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_spec_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:31.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.ready_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:41.36" */
  wire [4:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:52.36" */
  wire [4:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:50.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_fwd_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:42.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:47.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_lsu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:68.16" */
  wire [63:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:69.16" */
  wire [1:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:53.36" */
  wire [31:0] \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:43.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_id_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:48.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_lsu_i ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:54.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:32.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rf_write_wb_o ;
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:23.36" */
  wire \u_ibex_top.u_ibex_core.wb_stage_i.rst_ni ;
  wire \u_ibex_top.u_ibex_core.wb_stage_i.unused_fcov_wb_valid ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:10.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ;
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:11.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.out_o ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:24.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.in_i ;
  /* src = "../build/ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv:25.28" */
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.out_o ;
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24" */
  reg [0:0] \$auto$proc_rom.cc:155:do_switch$2  [31:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$2 [0] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [1] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [2] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [3] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [4] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [5] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [6] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [7] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [8] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [9] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [10] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [11] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [12] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [13] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [14] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [15] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [16] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [17] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [18] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [19] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [20] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [21] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [22] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [23] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [24] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [25] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [26] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [27] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [28] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [29] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [30] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$2 [31] = 1'h1;
  end
  assign \$auto$proc_rom.cc:154:do_switch$1  = \$auto$proc_rom.cc:155:do_switch$2 [\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [24:20]];
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1  (
    .A(\u_ibex_top.rst_ni ),
    .Y(\$1y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.18-23.34" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$10  (
    .A(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_i ),
    .B(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.test_en_i ),
    .Y(\$10y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.63-209.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$100  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$100y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:98.41-98.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1001  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold ),
    .Y(\$1001y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:98.29-98.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1002  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i ),
    .B(\$1001y ),
    .Y(\$1002y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1006  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .Y(\$1006y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$101  (
    .A(\$99y ),
    .B(\$100y ),
    .Y(\$101y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:121.23-121.57" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1016  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ),
    .Y(\$1016y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:124.27-124.65" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$1017  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i ),
    .Y(\$1017y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:135.30-135.52" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1018  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i ),
    .Y(\$1018y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:136.29-136.79" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1019  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d [31:0]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [65:34]),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i ),
    .Y(\$1019y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$102  (
    .A(\$98y ),
    .B(\$101y ),
    .Y(\$102y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:158.24-158.97" */
  \$mul  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd34),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd34),
    .Y_WIDTH(32'd34)
  ) \$1020  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_a  }),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_b  }),
    .Y(\$1020y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:159.24-159.97" */
  \$mul  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd34),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd34),
    .Y_WIDTH(32'd34)
  ) \$1021  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_a  }),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_b  }),
    .Y(\$1021y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:160.24-160.97" */
  \$mul  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd34),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd34),
    .Y_WIDTH(32'd34)
  ) \$1022  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a  }),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b , \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b  }),
    .Y(\$1022y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:162.29-162.66" */
  \$add  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd35),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd35),
    .Y_WIDTH(32'd35)
  ) \$1023  (
    .A({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1 [33], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1  }),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2 [33], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2  }),
    .Y(\$1023y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:162.29-162.86" */
  \$add  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd35),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd35),
    .Y_WIDTH(32'd35)
  ) \$1024  (
    .A(\$1023y ),
    .B({ \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3 [33], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3  }),
    .Y(\$1024y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:168.21-168.50" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1025  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i [0]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [31]),
    .Y(\$1025y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:169.21-169.50" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1026  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i [1]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [31]),
    .Y(\$1026y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:186.31-186.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1027  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mult ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [67]),
    .Y(\$1027y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.15-211.39" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1029  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ),
    .Y(\$1029y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$103  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$103y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$104  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$104y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1048  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .Y(\$1048y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.48" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$105  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$105y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:260.31-260.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1052  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$1052y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:389.27-389.86" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1053  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [65:34]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.res_adder_h ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal ),
    .Y(\$1053y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:390.46-390.87" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd33),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd33),
    .Y_WIDTH(32'd33)
  ) \$1054  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q  }),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.one_shift  }),
    .Y(\$1054y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:390.27-391.67" */
  \$mux  #(
    .WIDTH(32'd33)
  ) \$1055  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q  }),
    .B(\$1054y ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal ),
    .Y(\$1055y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:393.27-393.57" */
  \$shl  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd32)
  ) \$1056  (
    .A(32'd1),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ),
    .Y(\$1056y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:399.10-399.51" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1058  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [65]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q [31]),
    .Y(\$1058y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:399.9-399.60" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1059  (
    .A(\$1058y ),
    .Y(\$1059y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$106  (
    .A(\$105y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$106y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:406.28-406.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1062  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [31]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i [0]),
    .Y(\$1062y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:407.28-407.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1063  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [31]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i [1]),
    .Y(\$1063y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:408.29-408.52" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1064  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b ),
    .Y(\$1064y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:408.56-408.70" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1065  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ),
    .Y(\$1065y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:408.28-408.70" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1066  (
    .A(\$1064y ),
    .B(\$1065y ),
    .Y(\$1066y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:413.24-413.44" */
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd5)
  ) \$1068  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ),
    .B(5'h01),
    .Y(\$1068y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:420.25-420.32" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1069  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ),
    .Y(\$1069y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$107  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1]),
    .Y(\$107y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.13-427.36" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1070  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ),
    .B(2'h2),
    .Y(\$1070y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:434.29-434.47" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1071  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i ),
    .Y(\$1071y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:434.29-434.66" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1072  (
    .A(\$1071y ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.equal_to_zero_i ),
    .Y(\$1072y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:434.28-434.90" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1073  (
    .A(3'h1),
    .B(3'h6),
    .S(\$1072y ),
    .Y(\$1073y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:445.29-445.47" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1074  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i ),
    .Y(\$1074y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:445.29-445.66" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1075  (
    .A(\$1074y ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.equal_to_zero_i ),
    .Y(\$1075y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:445.28-445.90" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1076  (
    .A(3'h1),
    .B(3'h6),
    .S(\$1075y ),
    .Y(\$1076y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$108  (
    .A(\$107y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$108y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:449.29-449.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1080  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ),
    .Y(\$1080y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:457.27-457.60" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1081  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a ),
    .Y(\$1081y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:462.28-462.35" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1082  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i ),
    .Y(\$1082y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:469.28-469.61" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1083  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b ),
    .Y(\$1083y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:474.29-474.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1084  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i ),
    .Y(\$1084y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:478.56-478.85" */
  \$lt  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$1085  (
    .A({ 1'h0, \$1068y  }),
    .B(7'h20),
    .Y(\$1085y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:478.56-478.85" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$1086  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q ),
    .S(\$1068y ),
    .Y(\$1086y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:478.56-478.85" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1087  (
    .A(1'hx),
    .B(\$1086y ),
    .S(\$1085y ),
    .Y(\$1087y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:480.28-480.49" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1088  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ),
    .B(5'h01),
    .Y(\$1088y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:480.27-480.70" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1089  (
    .A(3'h3),
    .B(3'h4),
    .S(\$1088y ),
    .Y(\$1089y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$109  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$109y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:483.28-483.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1090  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q ),
    .Y(\$1090y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:487.13-487.36" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1091  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ),
    .B(2'h2),
    .Y(\$1091y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:497.29-497.52" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1093  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q ),
    .Y(\$1093y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:504.13-504.36" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1094  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i ),
    .B(2'h2),
    .Y(\$1094y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:505.28-505.84" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$1095  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [67:34]),
    .B({ 2'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i  }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_change_sign ),
    .Y(\$1095y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:507.28-507.84" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$1096  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [67:34]),
    .B({ 2'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i  }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rem_change_sign ),
    .Y(\$1096y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:511.29-511.50" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1098  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [65:34]),
    .Y(\$1098y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.43-204.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$110  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ),
    .Y(\$110y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$111  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1]),
    .B(\$110y ),
    .Y(\$111y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:529.20-529.42" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1111  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid ),
    .Y(\$1111y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:541.26-541.47" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1113  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$1113y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:541.25-541.68" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1114  (
    .A(\$1113y ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_mul_fsm_idle ),
    .Y(\$1114y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:197.23-197.71" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1117  (
    .A(1'h1),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_valid ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ),
    .Y(\$1117y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$112  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$112y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:762.25-762.53" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1120  (
    .A(\u_ibex_top.u_ibex_core.lsu_load_err ),
    .B(\u_ibex_top.u_ibex_core.lsu_store_err ),
    .Y(\$1120y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.13-121.33" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1122  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$1122y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.13-141.33" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1126  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$1126y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$113  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1]),
    .Y(\$113y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1134  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .Y(\$1134y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1138  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .Y(\$1138y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.63-209.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$114  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$114y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:217.24-217.73" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1144  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_addr ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned ),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o ),
    .Y(\$1144y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1146  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .Y(\$1146y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$115  (
    .A(\$113y ),
    .B(\$114y ),
    .Y(\$115y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:246.13-246.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1152  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1152y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.13-254.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1154  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1154y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.13-262.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1156  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1156y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.13-270.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1158  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1158y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$116  (
    .A(\$112y ),
    .B(\$115y ),
    .Y(\$116y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:285.13-285.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1162  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1162y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:293.13-293.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1164  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1164y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:301.13-301.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1166  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1166y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.13-309.29" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1168  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .Y(\$1168y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$117  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\$117y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.9-363.28" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1173  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$1173y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.34-363.54" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1174  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$1174y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.8-363.55" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1175  (
    .A(\$1173y ),
    .B(\$1174y ),
    .Y(\$1175y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.9-364.28" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1176  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h1),
    .Y(\$1176y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.34-364.54" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1177  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$1177y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.8-364.55" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1178  (
    .A(\$1176y ),
    .B(\$1177y ),
    .Y(\$1178y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.7-364.56" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1179  (
    .A(\$1175y ),
    .B(\$1178y ),
    .Y(\$1179y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$118  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\$118y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:391.26-391.35" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1181  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i ),
    .Y(\$1181y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:398.35-398.83" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1182  (
    .A(3'h0),
    .B(3'h2),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ),
    .Y(\$1182y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:400.35-400.87" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1183  (
    .A(3'h3),
    .B(3'h1),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ),
    .Y(\$1183y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.56" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$119  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .Y(\$119y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.13-411.36" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1197  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1197y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$120  (
    .A(\$119y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$120y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.13-426.39" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1202  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1202y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:430.23-430.49" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1203  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1203y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:432.26-432.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1204  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1204y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:434.23-434.51" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$1205  (
    .A(3'h3),
    .B(3'h0),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ),
    .Y(\$1205y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.40-436.66" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1206  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1206y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.38-436.67" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1207  (
    .A(\$1206y ),
    .Y(\$1207y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.25-436.67" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1208  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ),
    .B(\$1207y ),
    .Y(\$1208y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:438.33-438.44" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1209  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ),
    .Y(\$1209y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.59-217.98" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$121  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2]),
    .Y(\$121y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.13-453.36" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1218  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1218y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:456.33-456.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1219  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .Y(\$1219y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.39-217.99" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$122  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2]),
    .B(\$121y ),
    .Y(\$122y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:473.25-473.40" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1224  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ),
    .Y(\$1224y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:475.26-475.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1225  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1225y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:218.39-218.78" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$123  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2]),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$123y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:219.63-219.71" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$124  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ),
    .Y(\$124y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.41-487.58" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1242  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1242y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.28-487.59" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1243  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ),
    .B(\$1242y ),
    .Y(\$1243y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.64-487.81" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1244  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ),
    .Y(\$1244y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.27-487.82" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1245  (
    .A(\$1243y ),
    .B(\$1244y ),
    .Y(\$1245y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1247  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .Y(\$1247y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:508.31-508.57" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1249  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ),
    .Y(\$1249y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:219.39-219.71" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$125  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2]),
    .B(\$124y ),
    .Y(\$125y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:508.31-508.69" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1250  (
    .A(\$1249y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1250y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.32-509.57" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1251  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1251y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.62-509.79" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1252  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1252y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.31-509.80" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1253  (
    .A(\$1251y ),
    .B(\$1252y ),
    .Y(\$1253y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.6-511.23" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1254  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1254y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.40" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1255  (
    .A(\$1254y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ),
    .Y(\$1255y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.43-511.59" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1256  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .Y(\$1256y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.59" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1257  (
    .A(\$1255y ),
    .B(\$1256y ),
    .Y(\$1257y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.62-511.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1258  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1258y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1259  (
    .A(\$1257y ),
    .B(\$1258y ),
    .Y(\$1259y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:220.39-220.78" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$126  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2]),
    .Y(\$126y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.46-542.56" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1262  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1262y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1263  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .B(\$1262y ),
    .Y(\$1263y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1264  (
    .A(\$1263y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o ),
    .Y(\$1264y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1265  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1265y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1266  (
    .A(\$1265y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o ),
    .Y(\$1266y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:552.66-552.76" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1268  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .Y(\$1268y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:555.20-555.37" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1272  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1272y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1273  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$1273y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1274  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$1274y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1275  (
    .A({ \$1274y , \$1273y  }),
    .Y(\$1275y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-572.46" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1276  (
    .A(\$1275y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ),
    .Y(\$1276y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:574.30-574.53" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1277  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1277y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:574.30-574.72" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1278  (
    .A(\$1277y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_q ),
    .Y(\$1278y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:574.30-574.89" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1279  (
    .A(\$1278y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ),
    .Y(\$1279y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$128  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni ),
    .Y(\$128y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:577.28-578.63" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1280  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_q ),
    .B(1'h1),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_1 ),
    .Y(\$1280y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:576.28-578.63" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1281  (
    .A(\$1280y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_2 ),
    .Y(\$1281y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:581.33-581.68" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1282  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_1 ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i ),
    .Y(\$1282y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:581.33-582.91" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1283  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_q ),
    .B(1'h1),
    .S(\$1282y ),
    .Y(\$1283y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:580.33-582.91" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1284  (
    .A(\$1283y ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_2 ),
    .Y(\$1284y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1286  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .Y(\$1286y )
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1288  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o ),
    .Y(\$1288y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1289  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1289y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1290  (
    .A(\$1288y ),
    .B(\$1289y ),
    .Y(\$1290y )
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1291  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o ),
    .Y(\$1291y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1292  (
    .A(\$1291y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1292y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1293  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$1293y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1294  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ),
    .B(\$1293y ),
    .Y(\$1294y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1295  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$1295y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1296  (
    .A(\$1295y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o ),
    .Y(\$1296y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1297  (
    .A(\$1296y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o ),
    .Y(\$1297y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1298  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$1298y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1299  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$1299y )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1300  (
    .A({ \$1299y , \$1298y  }),
    .Y(\$1300y )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1301  (
    .A(\$1300y ),
    .B(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .Y(\$1301y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1302  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$1302y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1303  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$1303y )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1304  (
    .A({ \$1303y , \$1302y  }),
    .Y(\$1304y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:211.50-211.81" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1313  (
    .A(\u_ibex_top.u_ibex_core.wb_stage_i.instr_perf_count_id_i ),
    .B(\u_ibex_top.u_ibex_core.wb_stage_i.en_wb_i ),
    .Y(\$1313y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:212.52-212.85" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1314  (
    .A(\u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_valid_i ),
    .B(\u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_err_i ),
    .Y(\$1314y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:212.50-212.86" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1315  (
    .A(\$1314y ),
    .Y(\$1315y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:211.50-212.86" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1316  (
    .A(\$1313y ),
    .B(\$1315y ),
    .Y(\$1316y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:213.50-213.96" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1317  (
    .A(\u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_o ),
    .B(\u_ibex_top.u_ibex_core.wb_stage_i.instr_is_compressed_id_i ),
    .Y(\$1317y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:245.27-245.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1318  (
    .A({ \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0] }),
    .B(\u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux [63:32]),
    .Y(\$1318y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:246.27-246.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1319  (
    .A({ \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1], \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1] }),
    .B(\u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux [31:0]),
    .Y(\$1319y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:245.26-246.76" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1320  (
    .A(\$1318y ),
    .B(\$1319y ),
    .Y(\$1320y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:247.26-247.45" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1321  (
    .A(\u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we ),
    .Y(\$1321y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:977.33-977.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1327  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$1327y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:978.33-978.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1328  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_we ),
    .Y(\$1328y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:977.33-978.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1329  (
    .A(\$1327y ),
    .B(\$1328y ),
    .Y(\$1329y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:979.33-979.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1330  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$1330y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:979.33-980.50" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1331  (
    .A(\$1330y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_we ),
    .Y(\$1331y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1335  (
    .A(\u_ibex_top.u_ibex_core.rst_ni ),
    .Y(\$1335y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1018.12-1018.40" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1337  (
    .A(\u_ibex_top.u_ibex_core.fetch_enable_i ),
    .B(4'h5),
    .Y(\$1337y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1018.46-1018.77" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1338  (
    .A(\u_ibex_top.u_ibex_core.last_fetch_enable ),
    .B(4'h5),
    .Y(\$1338y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1018.11-1018.78" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1339  (
    .A(\$1337y ),
    .B(\$1338y ),
    .Y(\$1339y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1027.43-1027.71" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$1341  (
    .A(\u_ibex_top.u_ibex_core.fetch_enable_i ),
    .B(4'h5),
    .Y(\$1341y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:317.41-317.54" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1343  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ),
    .Y(\$1343y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:317.31-317.54" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1344  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr ),
    .B(\$1343y ),
    .Y(\$1344y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:318.32-318.60" */
  \$gt  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1345  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr [9:8]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ),
    .Y(\$1345y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:319.32-319.56" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1346  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr [11:10]),
    .B(2'h3),
    .Y(\$1346y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:319.31-319.67" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1347  (
    .A(\$1346y ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wr ),
    .Y(\$1347y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:320.47-320.78" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1348  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write ),
    .Y(\$1348y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:320.47-320.97" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1349  (
    .A(\$1348y ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_priv ),
    .Y(\$1349y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:320.47-321.62" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1350  (
    .A(\$1349y ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg ),
    .Y(\$1350y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:320.31-321.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1351  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i ),
    .B(\$1350y ),
    .Y(\$1351y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:390.36-390.71" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1353  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcause_q [5]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.mcause_q [6]),
    .Y(\$1353y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:391.36-391.73" */
  \$mux  #(
    .WIDTH(32'd26)
  ) \$1354  (
    .A(26'h0000000),
    .B(26'h3ffffff),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mcause_q [6]),
    .Y(\$1354y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.25-478.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd6)
  ) \$1357  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .Y(\$1357y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.25-478.51" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$1358  (
    .A(\$1357y ),
    .B(6'h20),
    .Y(\$1358y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.25-478.51" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd32)
  ) \$1359  (
    .A(1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .S(\$1357y [4:0]),
    .Y(\$1359y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.25-478.51" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1360  (
    .A(32'hxxxxxxxx),
    .B(\$1359y ),
    .S(\$1358y ),
    .Y(\$1360y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.25-478.51" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1361  (
    .A(32'hxxxxxxxx),
    .B(\$1360y ),
    .S(\$1357y [5]),
    .Y(\$1361y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.25-491.53" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd6)
  ) \$1362  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .Y(\$1362y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.25-491.53" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$1363  (
    .A(\$1362y ),
    .B(6'h20),
    .Y(\$1363y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.25-491.53" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd64)
  ) \$1364  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter ),
    .S(\$1362y [4:0]),
    .Y(\$1364y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.25-491.53" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$1365  (
    .A(64'hxxxxxxxxxxxxxxxx),
    .B(\$1364y ),
    .S(\$1363y ),
    .Y(\$1365y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.25-491.53" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$1366  (
    .A(64'hxxxxxxxxxxxxxxxx),
    .B(\$1365y ),
    .S(\$1362y [5]),
    .Y(\$1366y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.25-504.53" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd6)
  ) \$1367  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .Y(\$1367y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.25-504.53" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$1368  (
    .A(\$1367y ),
    .B(6'h20),
    .Y(\$1368y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.25-504.53" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd64)
  ) \$1369  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter ),
    .S(\$1367y [4:0]),
    .Y(\$1369y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.25-504.53" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$1370  (
    .A(64'hxxxxxxxxxxxxxxxx),
    .B(\$1369y ),
    .S(\$1368y ),
    .Y(\$1370y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.25-504.53" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$1371  (
    .A(64'hxxxxxxxxxxxxxxxx),
    .B(\$1370y ),
    .S(\$1367y [5]),
    .Y(\$1371y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1375  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3a0),
    .Y(\$1375y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1376  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3a1),
    .Y(\$1376y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1377  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3a2),
    .Y(\$1377y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1378  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3a3),
    .Y(\$1378y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1379  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b0),
    .Y(\$1379y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1380  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b1),
    .Y(\$1380y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1381  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b2),
    .Y(\$1381y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1382  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b3),
    .Y(\$1382y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1383  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b4),
    .Y(\$1383y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1384  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b5),
    .Y(\$1384y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1385  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b6),
    .Y(\$1385y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1386  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b7),
    .Y(\$1386y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1387  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b8),
    .Y(\$1387y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1388  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3b9),
    .Y(\$1388y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1389  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3ba),
    .Y(\$1389y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1390  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3bb),
    .Y(\$1390y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1391  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3bc),
    .Y(\$1391y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1392  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3bd),
    .Y(\$1392y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1393  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3be),
    .Y(\$1393y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$1394  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr ),
    .B(12'h3bf),
    .Y(\$1394y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.11-559.87" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd20),
    .Y_WIDTH(32'd1)
  ) \$1395  (
    .A({ \$1394y , \$1393y , \$1392y , \$1391y , \$1390y , \$1389y , \$1388y , \$1387y , \$1386y , \$1385y , \$1384y , \$1383y , \$1382y , \$1381y , \$1380y , \$1379y , \$1378y , \$1377y , \$1376y , \$1375y  }),
    .Y(\$1395y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:578.35-578.64" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1399  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [31:30]),
    .B(2'h3),
    .Y(\$1399y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:21.3" */
  \$dlatch  #(
    .EN_POLARITY(32'd0),
    .WIDTH(32'd1)
  ) \$14  (
    .D(\$13 ),
    .EN(clk_i),
    .Q(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:577.35-577.64" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1400  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [31:30]),
    .B(2'h2),
    .Y(\$1400y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:585.20-586.73" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1401  (
    .A({ \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [31:8], 8'h01 }),
    .B(32'd1),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ),
    .Y(\$1401y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:622.16-622.43" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1402  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [12:11]),
    .B(2'h3),
    .Y(\$1402y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:622.49-622.76" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1403  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [12:11]),
    .Y(\$1403y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:622.15-622.77" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1404  (
    .A(\$1402y ),
    .B(\$1403y ),
    .Y(\$1404y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:648.16-648.40" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1406  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [1:0]),
    .B(2'h3),
    .Y(\$1406y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:648.46-648.70" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1407  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [1:0]),
    .Y(\$1407y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:648.15-648.71" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1408  (
    .A(\$1406y ),
    .B(\$1407y ),
    .Y(\$1408y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.35-116.56" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$141  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$141y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$lt  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$1410  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .B(7'h20),
    .Y(\$1410y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1411  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .B(1'h0),
    .Y(\$1411y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1412  (
    .A(\$1411y ),
    .B(\$1410y ),
    .Y(\$1412y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1413  (
    .A(1'h0),
    .B(1'h1),
    .S(\$1412y ),
    .Y(\$1413y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$demux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$1414  (
    .A(\$1413y ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ),
    .Y(\$1414y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.49" */
  \$demux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$1415  (
    .A(\$1413y ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ),
    .Y(\$1415y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$lt  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$1417  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .B(7'h20),
    .Y(\$1417y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1418  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  }),
    .B(1'h0),
    .Y(\$1418y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1419  (
    .A(\$1418y ),
    .B(\$1417y ),
    .Y(\$1419y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-116.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$142  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ),
    .B(\$141y ),
    .Y(\$142y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1420  (
    .A(1'h0),
    .B(1'h1),
    .S(\$1419y ),
    .Y(\$1420y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$demux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$1421  (
    .A(\$1420y ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ),
    .Y(\$1421y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.50" */
  \$demux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$1422  (
    .A(\$1420y ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx ),
    .Y(\$1422y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:117.26-117.58" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$143  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\$143y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-117.58" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$144  (
    .A(\$142y ),
    .B(\$143y ),
    .Y(\$144y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:119.22-119.49" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$145  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .Y(\$145y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.36-122.48" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$146  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$146y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.22-743.35" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1461  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ),
    .Y(\$1461y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.17-760.53" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1462  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [5]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6]),
    .Y(\$1462y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.15-760.54" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1463  (
    .A(\$1462y ),
    .Y(\$1463y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.24-122.48" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$147  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ),
    .B(\$146y ),
    .Y(\$147y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.41-125.65" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$148  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ),
    .Y(\$148y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.26-125.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$149  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .B(\$148y ),
    .Y(\$149y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:783.13-783.40" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1498  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [3:2]),
    .B(2'h3),
    .Y(\$1498y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:26.18-26.34" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$15  (
    .A(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ),
    .B(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i ),
    .Y(\$15y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.43-144.55" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$150  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y(\$150y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$151  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .B(\$150y ),
    .Y(\$151y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.58-144.70" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$152  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$152y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1525  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ),
    .Y(\$1525y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:823.28-823.71" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$1527  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [3:2]),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [1]),
    .Y(\$1527y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:829.38-829.63" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1529  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o ),
    .Y(\$1529y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.70" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$153  (
    .A(\$151y ),
    .B(\$152y ),
    .Y(\$153y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:830.37-830.49" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1530  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i ),
    .Y(\$1530y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:830.37-830.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$1531  (
    .A(\$1530y ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o ),
    .Y(\$1531y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:836.20-836.76" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1533  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h1),
    .Y(\$1533y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:836.20-836.76" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1534  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h2),
    .Y(\$1534y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:836.20-836.76" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1535  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h3),
    .Y(\$1535y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:836.20-836.76" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$1536  (
    .A({ \$1535y , \$1534y , \$1533y  }),
    .Y(\$1536y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:839.24-839.44" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1537  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wr ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i ),
    .Y(\$1537y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:839.47-839.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1538  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o ),
    .Y(\$1538y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:839.24-839.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1539  (
    .A(\$1537y ),
    .B(\$1538y ),
    .Y(\$1539y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:857.26-857.37" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd18),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd18),
    .Y_WIDTH(32'd18)
  ) \$1540  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mip ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.mie_q ),
    .Y(\$1540y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:858.26-858.33" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd18),
    .Y_WIDTH(32'd1)
  ) \$1541  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.irqs_o ),
    .Y(\$1541y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1543  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni ),
    .Y(\$1543y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1548  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni ),
    .Y(\$1548y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1553  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni ),
    .Y(\$1553y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1558  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni ),
    .Y(\$1558y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:168.54-168.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$156  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y(\$156y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1563  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni ),
    .Y(\$1563y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1568  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni ),
    .Y(\$1568y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:168.38-168.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$157  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .B(\$156y ),
    .Y(\$157y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1573  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni ),
    .Y(\$1573y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1578  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni ),
    .Y(\$1578y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:168.26-168.67" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$158  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\$157y ),
    .Y(\$158y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1583  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni ),
    .Y(\$1583y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1588  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni ),
    .Y(\$1588y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.26-170.73" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$159  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2], 2'h0 }),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$159y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1593  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni ),
    .Y(\$1593y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1598  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni ),
    .Y(\$1598y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$16  (
    .A(\u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.in_i ),
    .Y(\$16y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:172.54-172.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$160  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y(\$160y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1603  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni ),
    .Y(\$1603y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1608  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni ),
    .Y(\$1608y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:172.38-172.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$161  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ),
    .B(\$160y ),
    .Y(\$161y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.25-172.74" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$162  (
    .A(\$159y ),
    .B({ 29'h00000000, \$161y , 2'h0 }),
    .Y(\$162y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:30.24-30.84" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd64),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd64),
    .Y_WIDTH(32'd64)
  ) \$1646  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter ),
    .B(64'h0000000000000001),
    .Y(\$1646y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:35.10-35.38" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1648  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_we_i ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i ),
    .Y(\$1648y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:192.23-193.49" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$165  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .Y(\$165y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1653  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni ),
    .Y(\$1653y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1333.42-1333.59" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1655  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit [0]),
    .Y(\$1655y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:30.24-30.84" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd64),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd64),
    .Y_WIDTH(32'd64)
  ) \$1657  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter ),
    .B(64'h0000000000000001),
    .Y(\$1657y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:35.10-35.38" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1659  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_we_i ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i ),
    .Y(\$1659y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:191.23-193.49" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$166  (
    .A(\$165y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ),
    .Y(\$166y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1664  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni ),
    .Y(\$1664y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1349.42-1349.59" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1666  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit [2]),
    .Y(\$1666y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1349.20-1349.59" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1667  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr [2]),
    .B(\$1666y ),
    .Y(\$1667y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1364.46-1364.63" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1668  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit [2]),
    .Y(\$1668y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.40-206.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$167  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$167y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1672  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ),
    .Y(\$1672y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1658.41-1658.77" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1674  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_entering_i ),
    .Y(\$1674y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1658.39-1658.78" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1675  (
    .A(\$1674y ),
    .Y(\$1675y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1658.5-1658.78" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1676  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [0]),
    .B(\$1675y ),
    .Y(\$1676y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1678  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni ),
    .Y(\$1678y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.39-207.61" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$168  (
    .A(\$167y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$168y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.40-210.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$169  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$169y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$1691  (
    .A(\u_ibex_top.u_ibex_core.csr_op ),
    .Y(\$1691y )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1692  (
    .A(\$1691y ),
    .B(\u_ibex_top.u_ibex_core.csr_access ),
    .Y(\$1692y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1693  (
    .A(\u_ibex_top.u_ibex_core.csr_op_en ),
    .B(\u_ibex_top.u_ibex_core.illegal_insn_id ),
    .Y(\$1693y )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1694  (
    .A(\$1692y ),
    .B(\$1693y ),
    .Y(\$1694y )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1695  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_wr ),
    .B(\u_ibex_top.u_ibex_core.csr_access ),
    .Y(\$1695y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1696  (
    .A(\u_ibex_top.u_ibex_core.csr_op_en ),
    .B(\u_ibex_top.u_ibex_core.illegal_insn_id ),
    .Y(\$1696y )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1697  (
    .A(\$1695y ),
    .B(\$1696y ),
    .Y(\$1697y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1699  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .Y(\$1699y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$17  (
    .A(\u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.inv ),
    .Y(\$17y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.40-210.79" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$170  (
    .A(\$169y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ),
    .Y(\$170y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1700  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1699y ),
    .Y(\$1700y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1701  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h01),
    .Y(\$1701y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1702  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1701y ),
    .Y(\$1702y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1703  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h02),
    .Y(\$1703y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1704  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1703y ),
    .Y(\$1704y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1705  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h03),
    .Y(\$1705y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1706  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1705y ),
    .Y(\$1706y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1707  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h04),
    .Y(\$1707y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1708  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1707y ),
    .Y(\$1708y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1709  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h05),
    .Y(\$1709y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:211.40-211.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$171  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$171y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1710  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1709y ),
    .Y(\$1710y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1711  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h06),
    .Y(\$1711y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1712  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1711y ),
    .Y(\$1712y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1713  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h07),
    .Y(\$1713y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1714  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1713y ),
    .Y(\$1714y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1715  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h08),
    .Y(\$1715y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1716  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1715y ),
    .Y(\$1716y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1717  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h09),
    .Y(\$1717y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1718  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1717y ),
    .Y(\$1718y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1719  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0a),
    .Y(\$1719y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-211.74" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$172  (
    .A(\$170y ),
    .B(\$171y ),
    .Y(\$172y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1720  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1719y ),
    .Y(\$1720y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1721  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0b),
    .Y(\$1721y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1722  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1721y ),
    .Y(\$1722y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1723  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0c),
    .Y(\$1723y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1724  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1723y ),
    .Y(\$1724y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1725  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0d),
    .Y(\$1725y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1726  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1725y ),
    .Y(\$1726y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1727  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0e),
    .Y(\$1727y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1728  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1727y ),
    .Y(\$1728y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1729  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h0f),
    .Y(\$1729y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-212.58" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$173  (
    .A(\$172y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0]),
    .Y(\$173y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1730  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1729y ),
    .Y(\$1730y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1731  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h10),
    .Y(\$1731y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1732  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1731y ),
    .Y(\$1732y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1733  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h11),
    .Y(\$1733y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1734  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1733y ),
    .Y(\$1734y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1735  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h12),
    .Y(\$1735y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1736  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1735y ),
    .Y(\$1736y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1737  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h13),
    .Y(\$1737y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1738  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1737y ),
    .Y(\$1738y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1739  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h14),
    .Y(\$1739y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.40-218.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$174  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$174y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1740  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1739y ),
    .Y(\$1740y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1741  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h15),
    .Y(\$1741y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1742  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1741y ),
    .Y(\$1742y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1743  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h16),
    .Y(\$1743y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1744  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1743y ),
    .Y(\$1744y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1745  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h17),
    .Y(\$1745y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1746  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1745y ),
    .Y(\$1746y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1747  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h18),
    .Y(\$1747y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1748  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1747y ),
    .Y(\$1748y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1749  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h19),
    .Y(\$1749y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.40-219.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$175  (
    .A(\$174y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$175y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1750  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1749y ),
    .Y(\$1750y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1751  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1a),
    .Y(\$1751y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1752  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1751y ),
    .Y(\$1752y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1753  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1b),
    .Y(\$1753y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1754  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1753y ),
    .Y(\$1754y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1755  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1c),
    .Y(\$1755y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1756  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1755y ),
    .Y(\$1756y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1757  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1d),
    .Y(\$1757y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1758  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1757y ),
    .Y(\$1758y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1759  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1e),
    .Y(\$1759y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.39-220.61" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$176  (
    .A(\$175y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\$176y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1760  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1759y ),
    .Y(\$1760y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$1761  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ),
    .B(5'h1f),
    .Y(\$1761y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$1762  (
    .A(1'h0),
    .B(\u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ),
    .S(\$1761y ),
    .Y(\$1762y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1764  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1764y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1768  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1768y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.40-221.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$177  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i ),
    .Y(\$177y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1772  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1772y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1776  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1776y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.40-221.79" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$178  (
    .A(\$177y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ),
    .Y(\$178y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1780  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1780y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1784  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1784y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1788  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1788y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.40-222.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$179  (
    .A(\$178y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0]),
    .Y(\$179y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1792  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1792y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1796  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1796y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$18  (
    .A(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i ),
    .Y(\$18y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:223.40-223.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$180  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1]),
    .Y(\$180y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1800  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1800y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1804  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1804y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1808  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1808y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-223.74" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$181  (
    .A(\$179y ),
    .B(\$180y ),
    .Y(\$181y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1812  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1812y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1816  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1816y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-224.58" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$182  (
    .A(\$181y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [1]),
    .Y(\$182y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1820  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1820y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1824  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1824y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1828  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1828y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:229.32-230.68" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$183  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1] }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i ),
    .Y(\$183y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1832  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1832y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1836  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1836y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:231.32-232.65" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$184  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1] }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i ),
    .Y(\$184y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1840  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1840y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1844  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1844y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1848  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1848y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.40-235.60" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$185  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0]),
    .Y(\$185y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1852  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1852y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1856  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1856y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.23-235.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$186  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i ),
    .B(\$185y ),
    .Y(\$186y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1860  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1860y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1864  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1864y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1868  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1868y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1872  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1872y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1876  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1876y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$188  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ),
    .Y(\$188y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1880  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1880y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1884  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .Y(\$1884y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd6)
  ) \$1888  (
    .A({ 1'h0, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i  }),
    .Y(\$1888y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$1889  (
    .A(\$1888y ),
    .B(6'h20),
    .Y(\$1889y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd32)
  ) \$1890  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rf_reg ),
    .S(\$1888y [4:0]),
    .Y(\$1890y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1891  (
    .A(32'hxxxxxxxx),
    .B(\$1890y ),
    .S(\$1889y ),
    .Y(\$1891y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1892  (
    .A(32'hxxxxxxxx),
    .B(\$1891y ),
    .S(\$1888y [5]),
    .Y(\$1892y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd6)
  ) \$1893  (
    .A({ 1'h0, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i  }),
    .Y(\$1893y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$ge  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$1894  (
    .A(\$1893y ),
    .B(6'h20),
    .Y(\$1894y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$bmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd32)
  ) \$1895  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.rf_reg ),
    .S(\$1893y [4:0]),
    .Y(\$1895y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1896  (
    .A(32'hxxxxxxxx),
    .B(\$1895y ),
    .S(\$1894y ),
    .Y(\$1896y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$1897  (
    .A(32'hxxxxxxxx),
    .B(\$1896y ),
    .S(\$1893y [5]),
    .Y(\$1897y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$19  (
    .A(\u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ),
    .Y(\$19y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:390.49-390.69" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$191  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed ),
    .Y(\$191y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:390.30-390.69" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$192  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr [1]),
    .B(\$191y ),
    .Y(\$192y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1953  (
    .A(\u_ibex_top.rst_ni ),
    .Y(\$1953y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.15-1211.39" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1959  (
    .A(\u_ibex_top.data_req_o ),
    .B(\u_ibex_top.data_gnt_i ),
    .Y(\$1959y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:396.52-396.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$196  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed ),
    .Y(\$196y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.43-1211.83" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1960  (
    .A(\u_ibex_top.pending_dside_accesses_shifted [3]),
    .Y(\$1960y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.15-1211.83" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1961  (
    .A(\$1959y ),
    .B(\$1960y ),
    .Y(\$1961y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1213.51-1213.61" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1962  (
    .A(\u_ibex_top.data_we_o ),
    .Y(\$1962y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1965  (
    .A(\u_ibex_top.rst_ni ),
    .Y(\$1965y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:396.33-396.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$197  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr [1]),
    .B(\$196y ),
    .Y(\$197y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1220.15-1220.39" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1971  (
    .A(\u_ibex_top.data_req_o ),
    .B(\u_ibex_top.data_gnt_i ),
    .Y(\$1971y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1220.15-1220.86" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1972  (
    .A(\$1971y ),
    .B(\u_ibex_top.pending_dside_accesses_shifted [3]),
    .Y(\$1972y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1221.15-1221.55" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1973  (
    .A(\u_ibex_top.pending_dside_accesses_shifted [1]),
    .Y(\$1973y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1220.15-1221.55" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1974  (
    .A(\$1972y ),
    .B(\$1973y ),
    .Y(\$1974y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1223.51-1223.61" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$1975  (
    .A(\u_ibex_top.data_we_o ),
    .Y(\$1975y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$20  (
    .A(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i ),
    .Y(\$20y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.17-50.38" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd8),
    .Y_WIDTH(32'd1)
  ) \$203  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12:5]),
    .Y(\$203y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:99.49-99.61" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$207  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15]),
    .Y(\$207y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:114.17-114.39" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$208  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7]),
    .B(5'h02),
    .Y(\$208y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$21  (
    .A(\u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ),
    .Y(\$21y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:120.17-120.52" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$210  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] }),
    .Y(\$210y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:220.17-220.38" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$222  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7]),
    .Y(\$222y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.17-224.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$224  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12]),
    .Y(\$224y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.19-225.39" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$225  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2]),
    .Y(\$225y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:232.21-232.42" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$226  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7]),
    .Y(\$226y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.47" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$23  (
    .A(\u_ibex_top.u_ibex_core.ctrl_busy ),
    .B(\u_ibex_top.u_ibex_core.if_busy ),
    .Y(\$23y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:235.19-235.39" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$230  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2]),
    .Y(\$230y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:240.21-240.42" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$231  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7]),
    .Y(\$231y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.59" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$24  (
    .A(\$23y ),
    .B(\u_ibex_top.u_ibex_core.lsu_busy ),
    .Y(\$24y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:279.29-279.50" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$240  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h3),
    .Y(\$240y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:407.36-407.46" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$248  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.fetch_err ),
    .Y(\$248y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:407.22-407.46" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$249  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.fetch_valid ),
    .B(\$248y ),
    .Y(\$249y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.26-414.87" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$25  (
    .A(4'ha),
    .B(4'h5),
    .S(\$24y ),
    .Y(\$25y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$250  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ),
    .Y(\$250y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.63-477.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$251  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_set_i ),
    .Y(\$251y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$252  (
    .A(\$250y ),
    .B(\$251y ),
    .Y(\$252y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.49-478.69" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$253  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i ),
    .Y(\$253y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.30-478.69" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$254  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ),
    .B(\$253y ),
    .Y(\$254y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.29-478.70" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$255  (
    .A(\$252y ),
    .B(\$254y ),
    .Y(\$255y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:479.29-479.59" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$256  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i ),
    .Y(\$256y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$258  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.rst_ni ),
    .Y(\$258y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:181.29-181.68" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$26  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.exc_cause [5], \u_ibex_top.u_ibex_core.if_stage_i.exc_cause [6] }),
    .Y(\$26y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:517.42-517.57" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$276  (
    .A(\u_ibex_top.u_ibex_core.instr_valid_id ),
    .Y(\$276y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:517.28-517.57" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$277  (
    .A(\u_ibex_top.u_ibex_core.id_in_ready ),
    .B(\$276y ),
    .Y(\$277y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:535.34-535.73" */
  \$reduce_xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$278  (
    .A(\u_ibex_top.u_ibex_core.fetch_enable_i [3:1]),
    .Y(\$278y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:537.30-537.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$279  (
    .A(\u_ibex_top.u_ibex_core.instr_req_int ),
    .B(\u_ibex_top.u_ibex_core.fetch_enable_i [0]),
    .Y(\$279y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.37-255.55" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$280  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ),
    .Y(\$280y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.21-255.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$281  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$280y ),
    .Y(\$281y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.58-255.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$282  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ),
    .Y(\$282y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.21-255.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$283  (
    .A(\$281y ),
    .B(\$282y ),
    .Y(\$283y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.21-255.88" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$284  (
    .A(\$283y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_dec ),
    .Y(\$284y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:256.37-256.55" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$285  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ),
    .Y(\$285y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:256.21-256.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$286  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$285y ),
    .Y(\$286y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:256.58-256.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$287  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ),
    .Y(\$287y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:256.21-256.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$288  (
    .A(\$286y ),
    .B(\$287y ),
    .Y(\$288y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:256.21-256.88" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$289  (
    .A(\$288y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_dec ),
    .Y(\$289y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:305.29-305.89" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$290  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ),
    .B(2'h1),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\$290y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:306.29-306.89" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$291  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ),
    .B(1'h1),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\$291y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:307.29-307.86" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$292  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec ),
    .B(3'h6),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ),
    .Y(\$292y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:314.19-314.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$293  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_a_mux_sel ),
    .Y(\$293y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:314.18-314.65" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$294  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.zimm_rs1_type ),
    .B(32'd0),
    .S(\$procmux$2619_Y ),
    .Y(\$294y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.34-382.71" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$298  (
    .A(32'd4),
    .B(32'd2),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i ),
    .Y(\$298y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.51" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$3  (
    .A(\u_ibex_top.core_busy_q [0]),
    .B(\u_ibex_top.debug_req_i ),
    .Y(\$3y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:398.26-398.81" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$302  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.imm_b ),
    .S(\$301y ),
    .Y(\$302y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$304  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .Y(\$304y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$308  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .Y(\$308y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:421.23-421.50" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$311  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$311y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:421.53-421.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$312  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i ),
    .Y(\$312y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:421.23-421.72" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$313  (
    .A(\$311y ),
    .B(\$312y ),
    .Y(\$313y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:172.38-172.58" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$316  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ),
    .Y(\$316y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.30-222.49" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$32  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i ),
    .Y(\$32y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.10-198.30" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$320  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op ),
    .B(2'h2),
    .Y(\$320y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.34-198.56" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$321  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op ),
    .B(2'h3),
    .Y(\$321y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.10-198.56" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$322  (
    .A(\$320y ),
    .B(\$321y ),
    .Y(\$322y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:199.9-199.24" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$323  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1 ),
    .Y(\$323y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.9-199.24" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$324  (
    .A(\$322y ),
    .B(\$323y ),
    .Y(\$324y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.29-222.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$33  (
    .A(\$32y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.pc_set_i ),
    .Y(\$33y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:270.13-270.33" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$331  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .Y(\$331y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:323.33-323.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$337  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14]),
    .Y(\$337y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367.42-367.63" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$341  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26:25]),
    .Y(\$341y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367.41-367.78" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$342  (
    .A(1'h1),
    .B(1'h0),
    .S(\$341y ),
    .Y(\$342y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:375.21-375.38" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$343  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26]),
    .Y(\$343y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:409.44-409.65" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$347  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26:25]),
    .Y(\$347y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:409.43-409.80" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$348  (
    .A(1'h1),
    .B(1'h0),
    .S(\$347y ),
    .Y(\$348y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:429.32-429.56" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$351  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [24:20]),
    .B(5'h07),
    .Y(\$351y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.13-455.55" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$357  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12] }),
    .B(3'h5),
    .Y(\$357y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:254.28-254.86" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$37  (
    .A(32'd0),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1], 1'h0 }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.branch_req ),
    .Y(\$37y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.13-594.35" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$371  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .Y(\$371y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:619.15-619.32" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$378  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1 ),
    .Y(\$378y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:619.36-619.52" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$379  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd ),
    .Y(\$379y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:619.15-619.52" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$380  (
    .A(\$378y ),
    .B(\$379y ),
    .Y(\$380y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:628.15-628.25" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$382  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14]),
    .Y(\$382y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.65" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$4  (
    .A(\$3y ),
    .B(\u_ibex_top.irq_pending ),
    .Y(\$4y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.20-67.40" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$41  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ),
    .Y(\$41y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.19-67.55" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$42  (
    .A(\$41y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o ),
    .Y(\$42y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.26-86.59" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd2)
  ) \$43  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_busy ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev ),
    .Y(\$43y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" */
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$44  (
    .A(\$43y ),
    .Y(\$44y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$45  (
    .A(\$44y ),
    .Y(\$45y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.13-785.27" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$450  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14]),
    .Y(\$450y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:936.19-936.48" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$454  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:27]),
    .Y(\$454y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:938.28-938.57" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$455  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:27]),
    .B(5'h08),
    .Y(\$455y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:68.18-68.54" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$46  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$46y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:69.18-69.52" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$47  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$47y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.13-1167.39" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$474  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .Y(\$474y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:70.18-70.41" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$48  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .Y(\$48y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1192.22-1192.54" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$486  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\$486y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1193.22-1193.53" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$487  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ),
    .Y(\$487y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:84.28-85.73" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$49  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$49y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:524.30-524.72" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$492  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o ),
    .B(12'h340),
    .Y(\$492y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:524.30-524.72" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$493  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o ),
    .B(12'h341),
    .Y(\$493y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:524.30-524.72" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$494  (
    .A({ \$493y , \$492y  }),
    .Y(\$494y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:527.28-527.84" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$496  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ),
    .B(2'h1),
    .Y(\$496y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:527.28-527.84" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$497  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ),
    .B(2'h2),
    .Y(\$497y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:527.28-527.84" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$498  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ),
    .B(2'h3),
    .Y(\$498y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:527.28-527.84" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$499  (
    .A({ \$498y , \$497y , \$496y  }),
    .Y(\$499y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.76" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$5  (
    .A(\$4y ),
    .B(\u_ibex_top.irq_nm_i ),
    .Y(\$5y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.54-92.78" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$50  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ),
    .Y(\$50y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:526.27-527.85" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$500  (
    .A(\$495y ),
    .B(\$499y ),
    .Y(\$500y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:528.27-528.45" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$501  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.no_flush_csr_addr ),
    .Y(\$501y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:526.27-528.45" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$502  (
    .A(\$500y ),
    .B(\$501y ),
    .Y(\$502y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:535.47-535.60" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$503  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o ),
    .Y(\$503y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:535.31-535.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$504  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec ),
    .B(\$503y ),
    .Y(\$504y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:537.32-537.57" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$505  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i ),
    .B(2'h3),
    .Y(\$505y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:539.49-539.80" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$506  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_tw_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec ),
    .Y(\$506y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:539.32-539.81" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$507  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec ),
    .B(\$506y ),
    .Y(\$507y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:537.31-539.82" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$508  (
    .A(\$505y ),
    .B(\$507y ),
    .Y(\$508y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:542.8-542.45" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$509  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i ),
    .Y(\$509y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.43-92.78" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$51  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .B(\$50y ),
    .Y(\$51y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:542.8-542.65" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$510  (
    .A(\$509y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.illegal_dret_insn ),
    .Y(\$510y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:542.8-542.86" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$511  (
    .A(\$510y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.illegal_umode_insn ),
    .Y(\$511y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:541.27-542.87" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$512  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$511y ),
    .Y(\$512y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:192.28-192.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$514  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$514y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:193.28-193.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$515  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$515y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:194.28-194.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$516  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$516y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:195.28-195.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$517  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$517y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:196.28-196.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$518  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$518y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:197.28-197.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$519  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$519y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.42-92.90" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$52  (
    .A(\$51y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$52y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:198.28-198.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$520  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$520y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.45-205.65" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$521  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$521y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.27-205.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$522  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ),
    .B(\$521y ),
    .Y(\$522y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.23-214.45" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$524  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ),
    .Y(\$524y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.23-214.62" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$525  (
    .A(\$524y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ),
    .Y(\$525y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.23-214.80" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$526  (
    .A(\$525y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ),
    .Y(\$526y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:215.23-215.43" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$527  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$527y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.22-215.44" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$528  (
    .A(\$526y ),
    .B(\$527y ),
    .Y(\$528y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:218.24-218.48" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$529  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i ),
    .Y(\$529y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.43-93.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$53  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$53y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:228.35-228.60" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$532  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush ),
    .Y(\$532y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:231.34-231.55" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$533  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ),
    .Y(\$533y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:231.34-231.67" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$534  (
    .A(\$533y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ),
    .Y(\$534y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:231.34-231.81" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$535  (
    .A(\$534y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ),
    .Y(\$535y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:234.24-234.70" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$536  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_pc_change ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_flush_only ),
    .Y(\$536y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$54  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$54y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.69-94.93" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$55  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ),
    .Y(\$55y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.93" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$56  (
    .A(\$54y ),
    .B(\$55y ),
    .Y(\$56y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:381.45-381.58" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$562  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$562y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:381.45-381.80" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$563  (
    .A(\$562y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ),
    .Y(\$563y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:381.29-381.99" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$564  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q ),
    .B(\$563y ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i ),
    .Y(\$564y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.37-392.67" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$565  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .Y(\$565y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.71-392.84" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$566  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$566y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.36-392.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$567  (
    .A(\$565y ),
    .B(\$566y ),
    .Y(\$567y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:393.74-393.87" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$568  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$568y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.43-94.94" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$57  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ),
    .B(\$56y ),
    .Y(\$57y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:397.30-397.55" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$571  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ),
    .B(2'h3),
    .Y(\$571y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:398.30-398.55" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$572  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ),
    .Y(\$572y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:398.30-399.62" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$573  (
    .A(1'h0),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreaku_i ),
    .S(\$572y ),
    .Y(\$573y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:397.30-399.62" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$574  (
    .A(\$573y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreakm_i ),
    .S(\$571y ),
    .Y(\$574y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:406.45-406.70" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$576  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ),
    .Y(\$576y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:406.24-406.71" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$577  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mstatus_mie_i ),
    .B(\$576y ),
    .Y(\$577y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-413.36" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$578  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$578y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.39-413.59" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$579  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ),
    .Y(\$579y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.42-94.95" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$58  (
    .A(\$53y ),
    .B(\$57y ),
    .Y(\$58y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-413.59" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$580  (
    .A(\$578y ),
    .B(\$579y ),
    .Y(\$580y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.62-413.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$581  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .Y(\$581y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-413.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$582  (
    .A(\$580y ),
    .B(\$581y ),
    .Y(\$582y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:414.18-414.45" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$583  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_enabled ),
    .Y(\$583y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:414.8-414.46" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$584  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm ),
    .B(\$583y ),
    .Y(\$584y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-414.47" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$585  (
    .A(\$582y ),
    .B(\$584y ),
    .Y(\$585y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.28-94.96" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$59  (
    .A(\$58y ),
    .B(\$52y ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$59y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:249.31-249.67" */
  \$reduce_xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$6  (
    .A(\u_ibex_top.core_busy_q [3:1]),
    .Y(\$6y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:98.53-98.62" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$60  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$60y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:434.26-434.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$602  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ),
    .Y(\$602y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:436.26-437.77" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$603  (
    .A(3'h0),
    .B(3'h4),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .Y(\$603y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:435.26-437.77" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$604  (
    .A(\$603y ),
    .B(3'h3),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .Y(\$604y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:434.26-437.77" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$605  (
    .A(\$604y ),
    .B(3'h1),
    .S(\$602y ),
    .Y(\$605y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$608  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .Y(\$608y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:98.42-98.62" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$61  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .B(\$60y ),
    .Y(\$61y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.36" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$611  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i ),
    .Y(\$611y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.51" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$612  (
    .A(\$611y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .Y(\$612y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.67" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$613  (
    .A(\$612y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$613y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.90" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$614  (
    .A(\$613y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ),
    .Y(\$614y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:99.42-99.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$62  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$62y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.13-594.39" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$626  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_set_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i ),
    .Y(\$626y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:99.66-99.75" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$63  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .Y(\$63y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.14-612.44" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$630  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ),
    .Y(\$630y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.50-612.72" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$631  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ),
    .Y(\$631y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.13-612.73" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$632  (
    .A(\$630y ),
    .B(\$631y ),
    .Y(\$632y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.19" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$634  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .Y(\$634y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.23-616.35" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$635  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ),
    .Y(\$635y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.35" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$636  (
    .A(\$634y ),
    .B(\$635y ),
    .Y(\$636y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.39-616.53" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$637  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ),
    .Y(\$637y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.53" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$638  (
    .A(\$636y ),
    .B(\$637y ),
    .Y(\$638y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:99.42-99.75" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$64  (
    .A(\$62y ),
    .B(\$63y ),
    .Y(\$64y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.25-648.36" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$645  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .Y(\$645y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.15-648.36" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$646  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm ),
    .B(\$645y ),
    .Y(\$646y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:650.15-651.92" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$647  (
    .A(7'h40),
    .B(7'h3f),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i ),
    .Y(\$647y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:653.30-653.43" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$648  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i ),
    .Y(\$648y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:98.28-99.76" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$65  (
    .A(\$64y ),
    .B(\$61y ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$65y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:658.24-658.48" */
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd15),
    .Y_WIDTH(32'd1)
  ) \$651  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [14:0]),
    .Y(\$651y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:103.42-103.65" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$66  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .Y(\$66y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.34-711.47" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$664  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$664y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.13-711.47" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$665  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ),
    .B(\$664y ),
    .Y(\$665y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.37" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$669  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ),
    .Y(\$669y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:102.28-103.66" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$67  (
    .A(\$66y ),
    .B(1'h1),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1]),
    .Y(\$67y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.51" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$670  (
    .A(\$669y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ),
    .Y(\$670y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:742.30-742.72" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$671  (
    .A(2'h0),
    .B(2'h3),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$671y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:760.56-760.71" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$673  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i ),
    .B(32'd2),
    .Y(\$673y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:760.29-760.82" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$674  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i ),
    .B(\$673y ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_plus2_i ),
    .Y(\$674y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:764.29-764.90" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$675  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i ),
    .B({ 16'h0000, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_compressed_i  }),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i ),
    .Y(\$675y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:767.30-767.55" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$676  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i ),
    .B(2'h3),
    .Y(\$676y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:767.29-768.77" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$677  (
    .A(7'h08),
    .B(7'h0b),
    .S(\$676y ),
    .Y(\$677y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.19-771.51" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$678  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ),
    .Y(\$678y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:106.37-106.58" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$68  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [17:16]),
    .B(2'h3),
    .Y(\$68y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:106.62-106.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$69  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\$69y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:252.25-252.34" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$7  (
    .A(\u_ibex_top.clock_en ),
    .Y(\$7y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:106.36-106.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$70  (
    .A(\$68y ),
    .B(\$69y ),
    .Y(\$70y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.37-107.58" */
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$71  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [1:0]),
    .B(2'h3),
    .Y(\$71y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.42-829.77" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$719  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug ),
    .Y(\$719y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.62-107.66" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$72  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ),
    .Y(\$72y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.40-829.78" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$720  (
    .A(\$719y ),
    .Y(\$720y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.13-829.78" */
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$721  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q ),
    .B(\$720y ),
    .Y(\$721y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.36-107.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$73  (
    .A(\$71y ),
    .B(\$72y ),
    .Y(\$73y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:840.9-840.22" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$746  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_exec_i ),
    .Y(\$746y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.32" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$749  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .Y(\$749y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.35-864.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$750  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ),
    .Y(\$750y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.43" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$751  (
    .A(\$749y ),
    .B(\$750y ),
    .Y(\$751y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.46-864.56" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$752  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ),
    .Y(\$752y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.56" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$753  (
    .A(\$751y ),
    .B(\$752y ),
    .Y(\$753y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.34-871.51" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$754  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ),
    .Y(\$754y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.52" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$755  (
    .A(\$754y ),
    .Y(\$755y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.63" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$756  (
    .A(\$755y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ),
    .Y(\$756y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$758  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .Y(\$758y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$761  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$761y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$762  (
    .A(\$761y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ),
    .Y(\$762y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$763  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$763y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$764  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .B(4'h4),
    .Y(\$764y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$765  (
    .A(\$763y ),
    .B(\$764y ),
    .Y(\$765y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$766  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$766y )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$767  (
    .A(\$766y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i ),
    .Y(\$767y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$768  (
    .A(\$765y ),
    .B(\$767y ),
    .Y(\$768y )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$769  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$769y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$770  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .B(4'h7),
    .Y(\$770y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$771  (
    .A(\$769y ),
    .B(\$770y ),
    .Y(\$771y )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$772  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$772y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$773  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .B(4'h8),
    .Y(\$773y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$774  (
    .A(\$772y ),
    .B(\$773y ),
    .Y(\$774y )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$775  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$775y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$776  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .B(4'h9),
    .Y(\$776y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$777  (
    .A(\$775y ),
    .B(\$776y ),
    .Y(\$777y )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$778  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$778y )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$779  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .B(4'h6),
    .Y(\$779y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$780  (
    .A(\$778y ),
    .B(\$779y ),
    .Y(\$780y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$781  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$781y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$782  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i ),
    .B(\$781y ),
    .Y(\$782y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$783  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q ),
    .Y(\$783y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$784  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .B(\$783y ),
    .Y(\$784y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:640.29-640.53" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$788  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.div_en_dec ),
    .Y(\$788y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.46-642.76" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$789  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.data_req_allowed ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$789y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.28-642.84" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$790  (
    .A(1'h0),
    .B(\$789y ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$790y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:643.28-643.84" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$791  (
    .A(1'h0),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$791y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:644.28-644.84" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$792  (
    .A(1'h0),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.div_en_dec ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$792y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:655.36-655.66" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$793  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.csr_access_o ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$793y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:655.36-655.84" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$794  (
    .A(\$793y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_id_done_o ),
    .Y(\$794y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$796  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .Y(\$796y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.36-700.65" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$798  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ),
    .Y(\$798y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.36-700.90" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$799  (
    .A(\$798y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ),
    .Y(\$799y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:139.37-139.62" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$80  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o ),
    .Y(\$80y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:701.5-701.25" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$800  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o ),
    .Y(\$800y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.35-701.25" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$801  (
    .A(\$799y ),
    .B(\$800y ),
    .Y(\$801y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$803  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .Y(\$803y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.50-718.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$805  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ),
    .Y(\$805y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.28-718.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$806  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ),
    .B(\$805y ),
    .Y(\$806y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:719.50-719.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$807  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ),
    .Y(\$807y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:719.28-719.73" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$808  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw ),
    .B(\$807y ),
    .Y(\$808y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:139.26-139.63" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$81  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ),
    .B(\$80y ),
    .Y(\$81y )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$812  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .Y(\$812y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:802.20-802.35" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$816  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_done_i ),
    .Y(\$816y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.19-809.30" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$819  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i ),
    .Y(\$819y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:142.26-143.65" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$82  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0]),
    .Y(\$82y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:822.35-822.95" */
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$824  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i ),
    .B(\$823y ),
    .Y(\$824y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:822.34-823.63" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$825  (
    .A(1'h0),
    .B(1'h1),
    .S(\$824y ),
    .Y(\$825y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:824.34-824.92" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$827  (
    .A(\$826y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i ),
    .Y(\$827y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:825.35-825.72" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$828  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i ),
    .Y(\$828y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:147.36-147.50" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$83  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ),
    .Y(\$83y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:853.31-853.53" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$838  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i ),
    .Y(\$838y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:145.29-147.65" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd31),
    .Y_WIDTH(32'd31)
  ) \$84  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ),
    .B({ 29'h00000000, \$83y , \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two  }),
    .Y(\$84y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:149.25-150.50" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$85  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i [31:1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ),
    .Y(\$85y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-880.60" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$865  (
    .A(\$864y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv ),
    .Y(\$865y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-880.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$866  (
    .A(\$865y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.stall_jump ),
    .Y(\$866y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-880.88" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$867  (
    .A(\$866y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.stall_branch ),
    .Y(\$867y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-881.32" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$868  (
    .A(\$867y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.stall_alu ),
    .Y(\$868y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:889.23-889.32" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$870  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.stall_id ),
    .Y(\$870y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:889.35-889.44" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$871  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.flush_id ),
    .Y(\$871y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:889.23-889.44" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$872  (
    .A(\$870y ),
    .B(\$871y ),
    .Y(\$872y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:889.23-889.62" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$873  (
    .A(\$872y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .Y(\$873y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.52-893.75" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$874  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$874y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.35-893.76" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$875  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$874y ),
    .Y(\$875y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1016.30-1016.73" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$876  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$876y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.73" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$877  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .Y(\$877y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.93" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$878  (
    .A(\$877y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ),
    .Y(\$878y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.41-1022.94" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$879  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .B(\$878y ),
    .Y(\$879y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.21-188.46" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$88  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o ),
    .Y(\$88y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.24-1022.95" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$880  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$879y ),
    .Y(\$880y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1028.51-1028.69" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$881  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ),
    .Y(\$881y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1028.35-1028.69" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$882  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\$881y ),
    .Y(\$882y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1028.35-1028.86" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$883  (
    .A(\$882y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_run ),
    .Y(\$883y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1046.37-1046.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$885  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$885y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1046.67-1046.85" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$886  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ),
    .Y(\$886y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1046.37-1046.85" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$887  (
    .A(\$885y ),
    .B(\$886y ),
    .Y(\$887y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1046.88-1046.95" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$888  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_we ),
    .Y(\$888y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1046.37-1046.95" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$889  (
    .A(\$887y ),
    .B(\$888y ),
    .Y(\$889y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.72" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$89  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ),
    .Y(\$89y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1047.37-1047.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$890  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$890y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1047.67-1047.85" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$891  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ),
    .Y(\$891y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1047.37-1047.85" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$892  (
    .A(\$890y ),
    .B(\$891y ),
    .Y(\$892y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1047.37-1047.95" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$893  (
    .A(\$892y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_we ),
    .Y(\$893y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1073.32-1073.61" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$894  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec ),
    .Y(\$894y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1073.64-1073.81" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$895  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ),
    .Y(\$895y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1073.32-1073.81" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$896  (
    .A(\$894y ),
    .B(\$895y ),
    .Y(\$896y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.34-1080.44" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$897  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn ),
    .Y(\$897y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.47-1080.62" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$898  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec ),
    .Y(\$898y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.34-1080.62" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$899  (
    .A(\$897y ),
    .B(\$898y ),
    .Y(\$899y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:22.9-22.15" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$9  (
    .A(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i ),
    .Y(\$9y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.88" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$90  (
    .A(\$89y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1]),
    .Y(\$90y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.65-1080.82" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$900  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec ),
    .Y(\$900y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.34-1080.82" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$901  (
    .A(\$899y ),
    .B(\$900y ),
    .Y(\$901y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1081.7-1081.26" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$902  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i ),
    .Y(\$902y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.34-1081.26" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$903  (
    .A(\$901y ),
    .B(\$902y ),
    .Y(\$903y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1081.29-1081.47" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$904  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ),
    .Y(\$904y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1080.34-1081.47" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$905  (
    .A(\$903y ),
    .B(\$904y ),
    .Y(\$905y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1087.28-1087.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$906  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec ),
    .Y(\$906y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1088.28-1088.54" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$907  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.div_en_dec ),
    .Y(\$907y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$908  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$908y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$909  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\$908y ),
    .Y(\$909y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.21-188.89" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$91  (
    .A(\$88y ),
    .B(\$90y ),
    .Y(\$91y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$910  (
    .A(\$909y ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i ),
    .Y(\$910y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$911  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$911y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$912  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ),
    .B(\$911y ),
    .Y(\$912y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$913  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i ),
    .Y(\$913y )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$914  (
    .A(\$912y ),
    .B(\$913y ),
    .Y(\$914y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:193.37-193.48" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$92  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$92y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$93  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0]),
    .Y(\$93y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:77.26-77.48" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$935  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.div_sel_i ),
    .Y(\$935y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:83.27-83.88" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$936  (
    .A(34'h000000000),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d [67:34]),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ),
    .Y(\$936y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:84.27-84.88" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$937  (
    .A(34'h000000000),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d [33:0]),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ),
    .Y(\$937y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:85.27-85.76" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$938  (
    .A(2'h0),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_we ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ),
    .Y(\$938y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:89.25-89.66" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$939  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_result ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_result ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ),
    .Y(\$939y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$94  (
    .A(\$93y ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0]),
    .Y(\$94y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:105.31-105.76" */
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd34),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd34),
    .Y_WIDTH(32'd34)
  ) \$947  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a  }),
    .B({ 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b  }),
    .Y(\$947y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$95  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$95y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:132.22-132.43" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd1)
  ) \$950  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result ),
    .Y(\$950y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.10-137.43" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$952  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [31]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [31]),
    .Y(\$952y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.9-137.52" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$953  (
    .A(\$952y ),
    .Y(\$953y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:140.26-140.56" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$955  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [31]),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed ),
    .Y(\$955y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:162.40-162.49" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$958  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal ),
    .Y(\$958y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.40-167.57" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$959  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ),
    .Y(\$959y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.43-204.51" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$96  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i ),
    .Y(\$96y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:267.23-267.42" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$961  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [27:24]),
    .Y(\$961y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:267.21-267.43" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$962  (
    .A(\$961y ),
    .Y(\$962y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:280.28-280.49" */
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$964  (
    .A(32'd32),
    .B({ 27'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [4:0] }),
    .Y(\$964y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$97  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0]),
    .B(\$96y ),
    .Y(\$97y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:286.24-288.85" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$970  (
    .A(\$969y ),
    .B(\$967y ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ),
    .Y(\$970y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:322.26-322.47" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$975  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h08),
    .Y(\$975y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:333.23-333.63" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$977  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ),
    .Y(\$977y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:338.39-338.79" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$978  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev ),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ),
    .Y(\$978y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$98  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1]),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ),
    .Y(\$98y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.32-343.63" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$981  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$980 [31]),
    .Y(\$981y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.9-343.100" */
  \$sshr  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd33),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd33)
  ) \$983  (
    .A({ \$982y , \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$980  }),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt [4:0]),
    .Y(\$983y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:353.20-353.64" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$984  (
    .A(\$983y [31:0]),
    .B({ \$983y [0], \$983y [1], \$983y [2], \$983y [3], \$983y [4], \$983y [5], \$983y [6], \$983y [7], \$983y [8], \$983y [9], \$983y [10], \$983y [11], \$983y [12], \$983y [13], \$983y [14], \$983y [15], \$983y [16], \$983y [17], \$983y [18], \$983y [19], \$983y [20], \$983y [21], \$983y [22], \$983y [23], \$983y [24], \$983y [25], \$983y [26], \$983y [27], \$983y [28], \$983y [29], \$983y [30], \$983y [31] }),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ),
    .Y(\$984y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:384.31-384.62" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$988  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ),
    .Y(\$988y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:385.31-385.62" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$989  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ),
    .Y(\$989y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.60" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$99  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0]),
    .Y(\$99y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:386.31-386.62" */
  \$xor  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$990  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i ),
    .B(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b ),
    .Y(\$990y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388.25-388.45" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$991  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h03),
    .Y(\$991y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388.51-388.72" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$992  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h06),
    .Y(\$992y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388.24-388.73" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$993  (
    .A(\$991y ),
    .B(\$992y ),
    .Y(\$993y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:389.25-389.46" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$994  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h04),
    .Y(\$994y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:389.51-389.73" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$995  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h07),
    .Y(\$995y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:389.24-389.74" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$996  (
    .A(\$994y ),
    .B(\$995y ),
    .Y(\$996y )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd33),
    .Y_WIDTH(32'd33)
  ) \$auto$opt_expr.cc:716:replace_const_cells$5396  (
    .A({ \$302y , 1'h0 }),
    .Y(\$auto$rtlil.cc:2957:Not$5397 )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:239.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$u_ibex_top.core_busy_q  (
    .AD(4'ha),
    .ALOAD(\u_ibex_top.rst_ni ),
    .CLK(\u_ibex_top.clk_i ),
    .D(\u_ibex_top.core_busy_d ),
    .Q(\u_ibex_top.core_busy_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q$1802 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q$1806 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q$1810 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q$1814 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q$1818 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q$1822 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q$1826 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q$1830 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q$1834 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q$1838 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q$1766 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q$1842 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q$1846 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q$1850 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q$1854 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q$1858 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q$1862 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q$1866 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q$1870 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q$1874 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q$1878 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q$1770 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q$1882 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q$1886 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q$1774 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q$1778 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q$1782 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q$1786 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q$1790 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q$1794 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.gen_regfile_ff.register_file_i.rst_ni ),
    .CLK(\u_ibex_top.gen_regfile_ff.register_file_i.clk_i ),
    .D(\$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q$1798 ),
    .Q(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1187.7" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.pending_dside_accesses_q[0].is_read  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.rst_ni ),
    .CLK(\u_ibex_top.clk ),
    .D(\u_ibex_top.pending_dside_accesses_d [2]),
    .Q(\u_ibex_top.pending_dside_accesses_q [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1187.7" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.pending_dside_accesses_q[0].valid  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.rst_ni ),
    .CLK(\u_ibex_top.clk ),
    .D(\u_ibex_top.pending_dside_accesses_d [3]),
    .Q(\u_ibex_top.pending_dside_accesses_q [3])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1187.7" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.pending_dside_accesses_q[1].is_read  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.rst_ni ),
    .CLK(\u_ibex_top.clk ),
    .D(\u_ibex_top.pending_dside_accesses_d [0]),
    .Q(\u_ibex_top.pending_dside_accesses_q [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1187.7" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.pending_dside_accesses_q[1].valid  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.rst_ni ),
    .CLK(\u_ibex_top.clk ),
    .D(\u_ibex_top.pending_dside_accesses_d [1]),
    .Q(\u_ibex_top.pending_dside_accesses_q [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1429.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q  (
    .AD(3'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:76.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd64)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q  (
    .AD(64'h0000000000000000),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:76.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd64)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q  (
    .AD(64'h0000000000000000),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:812.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q  (
    .AD(2'h3),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd8)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q  (
    .AD(8'h00),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q$1680 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q  (
    .AD(32'd1073741827),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q$1580 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q$1585 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q$1590 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q$1595 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q  (
    .AD(7'h00),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q$1565 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q$1550 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd18)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q  (
    .AD(18'h00000),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q$1555 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q$1560 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q  (
    .AD(7'h00),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q$1610 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q  (
    .AD(3'h4),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q$1600 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q$1605 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q  (
    .AD(6'h10),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q$1545 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q$1570 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q  (
    .AD(32'd1),
    .ALOAD(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q$1575 ),
    .Q(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:101.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q$1011 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:101.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd5)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q  (
    .AD(5'h00),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q$1010 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:245.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q$1050 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:101.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q  (
    .AD(3'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$1012 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:101.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q$1008 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:101.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q$1009 ),
    .Q(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:703.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  (
    .AD(4'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:439.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q  (
    .AD(3'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:683.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:768.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q$814 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:405.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd34)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[0]  (
    .AD(34'h000000000),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[67:34]$306 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [67:34])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:405.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd34)
  ) \$driver$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[1]  (
    .AD(34'h000000000),
    .ALOAD(\u_ibex_top.u_ibex_core.id_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.id_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[33:0]$310 ),
    .Q(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [33:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q  (
    .AD(2'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:183.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q$164 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[0:0]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[0]$132 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[1:1]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[1]$135 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[2:2]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[2]$138 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:161.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd31)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q$87 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[0]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[31:0]$131 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[1]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[63:32]$134 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[95:64]$137 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:228.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q  (
    .AD(3'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q  (
    .AD(2'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:159.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q$155 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o$267 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o$265 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o$266 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o$264 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:481.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o$262 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd16)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o$263 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o$261 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:481.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.if_stage_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.if_stage_i.pc_id_o  (
    .CLK(\u_ibex_top.u_ibex_core.if_stage_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.if_stage_i.pc_id_o$268 ),
    .Q(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1011.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$u_ibex_top.u_ibex_core.last_fetch_enable  (
    .AD(4'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.clk_i ),
    .D(\u_ibex_top.u_ibex_core.fetch_enable_i ),
    .Q(\u_ibex_top.u_ibex_core.last_fetch_enable )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:219.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q$1148 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q$1142 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  (
    .AD(2'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q$1141 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q$1143 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:584.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_d ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:584.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_d ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  (
    .AD(3'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q  (
    .AD(1'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  (
    .AD(2'h0),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q$1140 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:190.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd24)
  ) \$driver$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q  (
    .AD(24'h000000),
    .ALOAD(\u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.load_store_unit_i.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q$1136 ),
    .Q(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1011.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$u_ibex_top.u_ibex_core.pc_at_fetch_disable  (
    .AD(32'd0),
    .ALOAD(\u_ibex_top.u_ibex_core.rst_ni ),
    .CLK(\u_ibex_top.u_ibex_core.clk_i ),
    .D(\$u_ibex_top.u_ibex_core.pc_at_fetch_disable$1340 ),
    .Q(\u_ibex_top.u_ibex_core.pc_at_fetch_disable )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$100  (
    .A(4'hx),
    .B(\$procmux$98_Y ),
    .S(\$procmux$101_CMP ),
    .Y(\$procmux$100_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1001  (
    .A(1'hx),
    .B(\$procmux$999_Y ),
    .S(\$procmux$1002_CMP ),
    .Y(\$procmux$1001_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1003  (
    .A(1'hx),
    .B(\$procmux$1001_Y ),
    .S(\$procmux$1004_CMP ),
    .Y(\$procmux$1003_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1005  (
    .A(1'hx),
    .B(\$procmux$1003_Y ),
    .S(\$procmux$1006_CMP ),
    .Y(\$procmux$1005_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1006_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1006_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1013  (
    .A(4'h5),
    .B(4'h9),
    .S(\$procmux$1014_CMP ),
    .Y(\$procmux$1013_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1015  (
    .A(4'hx),
    .B(\$procmux$1013_Y ),
    .S(\$procmux$1016_CMP ),
    .Y(\$procmux$1015_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1017  (
    .A(4'hx),
    .B(\$procmux$1015_Y ),
    .S(\$procmux$1018_CMP ),
    .Y(\$procmux$1017_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1019  (
    .A(4'hx),
    .B(\$procmux$1017_Y ),
    .S(\$procmux$1020_CMP ),
    .Y(\$procmux$1019_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$101_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$procmux$101_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1020_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1020_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1027  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1028_CMP ),
    .Y(\$procmux$1027_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1029  (
    .A(1'hx),
    .B(\$procmux$1027_Y ),
    .S(\$procmux$1030_CMP ),
    .Y(\$procmux$1029_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1031  (
    .A(1'hx),
    .B(\$procmux$1029_Y ),
    .S(\$procmux$1032_CMP ),
    .Y(\$procmux$1031_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1033  (
    .A(1'hx),
    .B(\$procmux$1031_Y ),
    .S(\$procmux$1034_CMP ),
    .Y(\$procmux$1033_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1034_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1034_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:790.28-793.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$1038  (
    .A(32'd0),
    .B({ \$674y , \$675y , \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q , \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q  }),
    .S({ \$procmux$1042_CMP , \$procmux$1041_CMP , \$procmux$1040_CMP , \$procmux$1039_CMP  }),
    .Y(\$procmux$1038_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1043  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1038_Y ),
    .S(\$procmux$1044_CMP ),
    .Y(\$procmux$1043_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1045  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1043_Y ),
    .S(\$procmux$1046_CMP ),
    .Y(\$procmux$1045_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1046_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1046_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1053  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$684 ),
    .S(\$procmux$1054_CMP ),
    .Y(\$procmux$1053_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1055  (
    .A(1'hx),
    .B(\$procmux$1053_Y ),
    .S(\$procmux$1056_CMP ),
    .Y(\$procmux$1055_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1057  (
    .A(1'hx),
    .B(\$procmux$1055_Y ),
    .S(\$procmux$1058_CMP ),
    .Y(\$procmux$1057_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1058_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1058_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1065  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$672 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$683 ),
    .S(\$procmux$1066_CMP ),
    .Y(\$procmux$1065_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1067  (
    .A(1'hx),
    .B(\$procmux$1065_Y ),
    .S(\$procmux$1068_CMP ),
    .Y(\$procmux$1067_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1069  (
    .A(1'hx),
    .B(\$procmux$1067_Y ),
    .S(\$procmux$1070_CMP ),
    .Y(\$procmux$1069_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$107  (
    .A(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1123 ),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1124 ),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$procmux$107_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1070_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1070_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:790.28-793.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd7)
  ) \$procmux$1074  (
    .A(7'h00),
    .B({ 14'h0082, \$677y , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$682 , 14'h0385 }),
    .S({ \$procmux$1081_CMP , \$procmux$1080_CMP , \$procmux$1079_CMP , \$procmux$1078_CMP , \$procmux$1076_CMP , \$procmux$1075_CMP  }),
    .Y(\$procmux$1074_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1082  (
    .A(7'hxx),
    .B(\$procmux$1074_Y ),
    .S(\$procmux$1083_CMP ),
    .Y(\$procmux$1082_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1084  (
    .A(7'hxx),
    .B(\$procmux$1082_Y ),
    .S(\$procmux$1085_CMP ),
    .Y(\$procmux$1084_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1085_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1085_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$109  (
    .A(4'hx),
    .B(\$procmux$107_Y ),
    .S(\$procmux$110_CMP ),
    .Y(\$procmux$109_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1092  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$681 ),
    .S(\$procmux$1093_CMP ),
    .Y(\$procmux$1092_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1094  (
    .A(1'hx),
    .B(\$procmux$1092_Y ),
    .S(\$procmux$1095_CMP ),
    .Y(\$procmux$1094_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1096  (
    .A(1'hx),
    .B(\$procmux$1094_Y ),
    .S(\$procmux$1097_CMP ),
    .Y(\$procmux$1096_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1097_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1097_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1104  (
    .A(4'h5),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$680 ),
    .S(\$procmux$1105_CMP ),
    .Y(\$procmux$1104_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1106  (
    .A(4'hx),
    .B(\$procmux$1104_Y ),
    .S(\$procmux$1107_CMP ),
    .Y(\$procmux$1106_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1108  (
    .A(4'hx),
    .B(\$procmux$1106_Y ),
    .S(\$procmux$1109_CMP ),
    .Y(\$procmux$1108_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1109_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1109_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$110_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$procmux$110_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1116  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$679 ),
    .S(\$procmux$1117_CMP ),
    .Y(\$procmux$1116_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1118  (
    .A(1'hx),
    .B(\$procmux$1116_Y ),
    .S(\$procmux$1119_CMP ),
    .Y(\$procmux$1118_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1120  (
    .A(1'hx),
    .B(\$procmux$1118_Y ),
    .S(\$procmux$1121_CMP ),
    .Y(\$procmux$1120_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1121_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1121_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1124  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$1125_CMP ),
    .Y(\$procmux$1124_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1126  (
    .A(1'hx),
    .B(\$procmux$1124_Y ),
    .S(\$procmux$1127_CMP ),
    .Y(\$procmux$1126_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1127_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1127_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1131  (
    .A(32'd0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$691 ),
    .S(\$procmux$1132_CMP ),
    .Y(\$procmux$1131_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1133  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1131_Y ),
    .S(\$procmux$1134_CMP ),
    .Y(\$procmux$1133_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1134_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1134_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1138  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$690 ),
    .S(\$procmux$1139_CMP ),
    .Y(\$procmux$1138_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126.22-126.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd4)
  ) \$procmux$114  (
    .A(4'hx),
    .B(16'hfec8),
    .S({ \$procmux$118_CMP , \$procmux$117_CMP , \$procmux$116_CMP , \$procmux$115_CMP  }),
    .Y(\$procmux$114_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1140  (
    .A(1'hx),
    .B(\$procmux$1138_Y ),
    .S(\$procmux$1141_CMP ),
    .Y(\$procmux$1140_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1141_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1141_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1145  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$705 ),
    .B(1'h0),
    .S(\$procmux$1146_CMP ),
    .Y(\$procmux$1145_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1147  (
    .A(1'hx),
    .B(\$procmux$1145_Y ),
    .S(\$procmux$1148_CMP ),
    .Y(\$procmux$1147_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1148_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1148_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1152  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$704 ),
    .B(1'h0),
    .S(\$procmux$1153_CMP ),
    .Y(\$procmux$1152_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1154  (
    .A(1'hx),
    .B(\$procmux$1152_Y ),
    .S(\$procmux$1155_CMP ),
    .Y(\$procmux$1154_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1155_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1155_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1159  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$689 ),
    .S(\$procmux$1160_CMP ),
    .Y(\$procmux$1159_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126.22-126.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$115_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$procmux$115_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1161  (
    .A(1'hx),
    .B(\$procmux$1159_Y ),
    .S(\$procmux$1162_CMP ),
    .Y(\$procmux$1161_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1162_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1162_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1166  (
    .A(7'h00),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$688 ),
    .S(\$procmux$1167_CMP ),
    .Y(\$procmux$1166_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1168  (
    .A(7'hxx),
    .B(\$procmux$1166_Y ),
    .S(\$procmux$1169_CMP ),
    .Y(\$procmux$1168_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1169_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1169_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:125.22-125.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$116_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h2),
    .Y(\$procmux$116_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1173  (
    .A(2'h1),
    .B(\$671y ),
    .S(\$procmux$1174_CMP ),
    .Y(\$procmux$1173_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1175  (
    .A(2'hx),
    .B(\$procmux$1173_Y ),
    .S(\$procmux$1176_CMP ),
    .Y(\$procmux$1175_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1176_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1176_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:124.22-124.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$117_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h1),
    .Y(\$procmux$117_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1180  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$685 ),
    .S(\$procmux$1181_CMP ),
    .Y(\$procmux$1180_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1182  (
    .A(1'hx),
    .B(\$procmux$1180_Y ),
    .S(\$procmux$1183_CMP ),
    .Y(\$procmux$1182_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1183_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1183_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1187  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$700 ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .S(\$procmux$1188_CMP ),
    .Y(\$procmux$1187_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1189  (
    .A(1'hx),
    .B(\$procmux$1187_Y ),
    .S(\$procmux$1190_CMP ),
    .Y(\$procmux$1189_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:123.22-123.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$118_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$procmux$118_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$119  (
    .A(\$procmux$114_Y ),
    .B(4'hx),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$procmux$119_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1190_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1190_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1194  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$699 ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .S(\$procmux$1195_CMP ),
    .Y(\$procmux$1194_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1196  (
    .A(1'hx),
    .B(\$procmux$1194_Y ),
    .S(\$procmux$1197_CMP ),
    .Y(\$procmux$1196_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1197_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1197_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$12  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$13_CMP ),
    .Y(\$procmux$12_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.49-719.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1200  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1201_CMP ),
    .Y(\$procmux$1200_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1202  (
    .A(1'hx),
    .B(\$procmux$1200_Y ),
    .S(\$procmux$1203_CMP ),
    .Y(\$procmux$1202_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1203_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1203_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.49-719.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1206  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1207_CMP ),
    .Y(\$procmux$1206_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1208  (
    .A(1'hx),
    .B(\$procmux$1206_Y ),
    .S(\$procmux$1209_CMP ),
    .Y(\$procmux$1208_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1209_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1209_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$121  (
    .A(4'hx),
    .B(\$procmux$119_Y ),
    .S(\$procmux$122_CMP ),
    .Y(\$procmux$121_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.49-719.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:711.9-719.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1212  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1213_CMP ),
    .Y(\$procmux$1212_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1214  (
    .A(1'hx),
    .B(\$procmux$1212_Y ),
    .S(\$procmux$1215_CMP ),
    .Y(\$procmux$1214_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1215_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1215_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:667.13-667.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:666.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1221  (
    .A(7'h27),
    .B(7'h23),
    .S(\$procmux$1222_CMP ),
    .Y(\$procmux$1221_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:665.13-665.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:664.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1224  (
    .A(\$procmux$1221_Y ),
    .B(7'hxx),
    .S(\$procmux$1225_CMP ),
    .Y(\$procmux$1224_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:663.13-663.89|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:658.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1227  (
    .A(\$procmux$1224_Y ),
    .B(7'hxx),
    .S(\$procmux$1228_CMP ),
    .Y(\$procmux$1227_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$122_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$procmux$122_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$123  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$124_CMP ),
    .Y(\$procmux$123_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1230  (
    .A(\$procmux$1227_Y ),
    .B(7'hxx),
    .S(\$procmux$1231_CMP ),
    .Y(\$procmux$1230_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1232  (
    .A(7'hxx),
    .B(\$procmux$1230_Y ),
    .S(\$procmux$1233_CMP ),
    .Y(\$procmux$1232_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1234  (
    .A(7'hxx),
    .B(\$procmux$1232_Y ),
    .S(\$procmux$1235_CMP ),
    .Y(\$procmux$1234_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1235_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1235_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:665.13-665.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:664.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1242  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$652 ),
    .B(7'h2b),
    .S(\$procmux$1243_CMP ),
    .Y(\$procmux$1242_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:663.13-663.89|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:658.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1245  (
    .A(\$procmux$1242_Y ),
    .B(7'hxx),
    .S(\$procmux$1246_CMP ),
    .Y(\$procmux$1245_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1248  (
    .A(\$procmux$1245_Y ),
    .B(7'hxx),
    .S(\$procmux$1249_CMP ),
    .Y(\$procmux$1248_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1250  (
    .A(7'hxx),
    .B(\$procmux$1248_Y ),
    .S(\$procmux$1251_CMP ),
    .Y(\$procmux$1250_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1252  (
    .A(7'hxx),
    .B(\$procmux$1250_Y ),
    .S(\$procmux$1253_CMP ),
    .Y(\$procmux$1252_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1253_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1253_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:663.13-663.89|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:658.20-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1260  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$653 ),
    .B({ 3'h3, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$601  }),
    .S(\$procmux$1261_CMP ),
    .Y(\$procmux$1260_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1263  (
    .A(\$procmux$1260_Y ),
    .B(7'hxx),
    .S(\$procmux$1264_CMP ),
    .Y(\$procmux$1263_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1265  (
    .A(7'hxx),
    .B(\$procmux$1263_Y ),
    .S(\$procmux$1266_CMP ),
    .Y(\$procmux$1265_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1267  (
    .A(7'hxx),
    .B(\$procmux$1265_Y ),
    .S(\$procmux$1268_CMP ),
    .Y(\$procmux$1267_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1268_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1268_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1276  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$654 ),
    .B(\$647y ),
    .S(\$procmux$1277_CMP ),
    .Y(\$procmux$1276_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1278  (
    .A(7'hxx),
    .B(\$procmux$1276_Y ),
    .S(\$procmux$1279_CMP ),
    .Y(\$procmux$1278_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:505.11-505.85|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:504.9-508.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$128  (
    .A(\$1096y ),
    .B(\$1095y ),
    .S(\$procmux$129_CMP ),
    .Y(\$procmux$128_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1280  (
    .A(7'hxx),
    .B(\$procmux$1278_Y ),
    .S(\$procmux$1281_CMP ),
    .Y(\$procmux$1280_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1281_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1281_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1288  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$1289_CMP ),
    .Y(\$procmux$1288_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1290  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1288_Y ),
    .S(\$procmux$1291_CMP ),
    .Y(\$procmux$1290_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1292  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1290_Y ),
    .S(\$procmux$1293_CMP ),
    .Y(\$procmux$1292_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1293_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1293_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$130  (
    .A(34'hxxxxxxxxx),
    .B(\$procmux$128_Y ),
    .S(\$procmux$131_CMP ),
    .Y(\$procmux$130_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1300  (
    .A(32'd0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$650 ),
    .S(\$procmux$1301_CMP ),
    .Y(\$procmux$1300_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1302  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1300_Y ),
    .S(\$procmux$1303_CMP ),
    .Y(\$procmux$1302_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1304  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1302_Y ),
    .S(\$procmux$1305_CMP ),
    .Y(\$procmux$1304_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1305_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1305_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1312  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B(1'h1),
    .S(\$procmux$1313_CMP ),
    .Y(\$procmux$1312_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1314  (
    .A(1'hx),
    .B(\$procmux$1312_Y ),
    .S(\$procmux$1315_CMP ),
    .Y(\$procmux$1314_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1316  (
    .A(1'hx),
    .B(\$procmux$1314_Y ),
    .S(\$procmux$1317_CMP ),
    .Y(\$procmux$1316_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1317_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1317_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$131_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h5),
    .Y(\$procmux$131_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1323  (
    .A(32'd0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$657 ),
    .S(\$procmux$1324_CMP ),
    .Y(\$procmux$1323_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1325  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$1323_Y ),
    .S(\$procmux$1326_CMP ),
    .Y(\$procmux$1325_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1326_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1326_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1332  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1333_CMP ),
    .Y(\$procmux$1332_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1334  (
    .A(1'hx),
    .B(\$procmux$1332_Y ),
    .S(\$procmux$1335_CMP ),
    .Y(\$procmux$1334_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1335_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1335_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1341  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1342_CMP ),
    .Y(\$procmux$1341_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1343  (
    .A(1'hx),
    .B(\$procmux$1341_Y ),
    .S(\$procmux$1344_CMP ),
    .Y(\$procmux$1343_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1344_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1344_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1350  (
    .A(7'h00),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$656 ),
    .S(\$procmux$1351_CMP ),
    .Y(\$procmux$1350_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$1352  (
    .A(7'hxx),
    .B(\$procmux$1350_Y ),
    .S(\$procmux$1353_CMP ),
    .Y(\$procmux$1352_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1353_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1353_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1359  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1360_CMP ),
    .Y(\$procmux$1359_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:490.11-490.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:487.9-494.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$136  (
    .A({ 2'h0, \$1053y  }),
    .B({ 1'h0, \$1055y  }),
    .S(\$procmux$137_CMP ),
    .Y(\$procmux$136_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1361  (
    .A(1'hx),
    .B(\$procmux$1359_Y ),
    .S(\$procmux$1362_CMP ),
    .Y(\$procmux$1361_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1362_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1362_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1368  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$655 ),
    .S(\$procmux$1369_CMP ),
    .Y(\$procmux$1368_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1370  (
    .A(1'hx),
    .B(\$procmux$1368_Y ),
    .S(\$procmux$1371_CMP ),
    .Y(\$procmux$1370_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1371_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1371_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1377  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$625 ),
    .B(4'h7),
    .S(\$procmux$1378_CMP ),
    .Y(\$procmux$1377_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$138  (
    .A(34'hxxxxxxxxx),
    .B(\$procmux$136_Y ),
    .S(\$procmux$139_CMP ),
    .Y(\$procmux$138_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1380  (
    .A(\$procmux$1377_Y ),
    .B(4'hx),
    .S(\$procmux$1381_CMP ),
    .Y(\$procmux$1380_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1382  (
    .A(4'hx),
    .B(\$procmux$1380_Y ),
    .S(\$procmux$1383_CMP ),
    .Y(\$procmux$1382_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1384  (
    .A(4'hx),
    .B(\$procmux$1382_Y ),
    .S(\$procmux$1385_CMP ),
    .Y(\$procmux$1384_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1385_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1385_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1391  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$633 ),
    .B(1'h1),
    .S(\$procmux$1392_CMP ),
    .Y(\$procmux$1391_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1394  (
    .A(\$procmux$1391_Y ),
    .B(1'hx),
    .S(\$procmux$1395_CMP ),
    .Y(\$procmux$1394_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1396  (
    .A(1'hx),
    .B(\$procmux$1394_Y ),
    .S(\$procmux$1397_CMP ),
    .Y(\$procmux$1396_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1398  (
    .A(1'hx),
    .B(\$procmux$1396_Y ),
    .S(\$procmux$1399_CMP ),
    .Y(\$procmux$1398_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1399_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1399_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$139_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h4),
    .Y(\$procmux$139_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$13_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$13_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1407  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$640 ),
    .B(4'h8),
    .S(\$procmux$1408_CMP ),
    .Y(\$procmux$1407_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1409  (
    .A(4'hx),
    .B(\$procmux$1407_Y ),
    .S(\$procmux$1410_CMP ),
    .Y(\$procmux$1409_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1411  (
    .A(4'hx),
    .B(\$procmux$1409_Y ),
    .S(\$procmux$1412_CMP ),
    .Y(\$procmux$1411_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1412_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1412_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1420  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$639 ),
    .B(1'h1),
    .S(\$procmux$1421_CMP ),
    .Y(\$procmux$1420_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1422  (
    .A(1'hx),
    .B(\$procmux$1420_Y ),
    .S(\$procmux$1423_CMP ),
    .Y(\$procmux$1422_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1424  (
    .A(1'hx),
    .B(\$procmux$1422_Y ),
    .S(\$procmux$1425_CMP ),
    .Y(\$procmux$1424_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1425_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1425_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd3)
  ) \$procmux$143  (
    .A(3'h0),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1079 , 6'h13, \$1089y , 6'h2e }),
    .S({ \$procmux$151_CMP , \$procmux$149_CMP , \$procmux$148_CMP , \$procmux$147_CMP , \$procmux$146_CMP , \$procmux$144_CMP  }),
    .Y(\$procmux$143_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1433  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$625 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$642 ),
    .S(\$procmux$1434_CMP ),
    .Y(\$procmux$1433_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1435  (
    .A(4'hx),
    .B(\$procmux$1433_Y ),
    .S(\$procmux$1436_CMP ),
    .Y(\$procmux$1435_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1436_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1436_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1444  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$633 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$641 ),
    .S(\$procmux$1445_CMP ),
    .Y(\$procmux$1444_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1446  (
    .A(1'hx),
    .B(\$procmux$1444_Y ),
    .S(\$procmux$1447_CMP ),
    .Y(\$procmux$1446_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1447_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1447_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$144_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h5),
    .Y(\$procmux$144_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:613.11-613.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.9-614.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1454  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1455_CMP ),
    .Y(\$procmux$1454_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1456  (
    .A(1'hx),
    .B(\$procmux$1454_Y ),
    .S(\$procmux$1457_CMP ),
    .Y(\$procmux$1456_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1457_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1457_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.41-600.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1464  (
    .A(1'h0),
    .B(\$808y ),
    .S(\$procmux$1465_CMP ),
    .Y(\$procmux$1464_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1466  (
    .A(1'hx),
    .B(\$procmux$1464_Y ),
    .S(\$procmux$1467_CMP ),
    .Y(\$procmux$1466_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1467_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1467_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$146_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h4),
    .Y(\$procmux$146_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.41-600.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1474  (
    .A(1'h0),
    .B(\$806y ),
    .S(\$procmux$1475_CMP ),
    .Y(\$procmux$1474_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1476  (
    .A(1'hx),
    .B(\$procmux$1474_Y ),
    .S(\$procmux$1477_CMP ),
    .Y(\$procmux$1476_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1477_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1477_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$147_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h3),
    .Y(\$procmux$147_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.41-600.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:594.9-600.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1484  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1485_CMP ),
    .Y(\$procmux$1484_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1486  (
    .A(1'hx),
    .B(\$procmux$1484_Y ),
    .S(\$procmux$1487_CMP ),
    .Y(\$procmux$1486_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1487_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1487_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$148_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h2),
    .Y(\$procmux$148_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.26-592.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1495  (
    .A(4'hx),
    .B(4'h6),
    .S(\$procmux$1496_CMP ),
    .Y(\$procmux$1495_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1497  (
    .A(4'hx),
    .B(\$procmux$1495_Y ),
    .S(\$procmux$1498_CMP ),
    .Y(\$procmux$1497_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1498_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1498_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$149_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h1),
    .Y(\$procmux$149_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.26-592.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1505  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$623 ),
    .S(\$procmux$1506_CMP ),
    .Y(\$procmux$1505_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1507  (
    .A(4'hx),
    .B(\$procmux$1505_Y ),
    .S(\$procmux$1508_CMP ),
    .Y(\$procmux$1507_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1508_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1508_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.26-592.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1515  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1516_CMP ),
    .Y(\$procmux$1515_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1517  (
    .A(1'hx),
    .B(\$procmux$1515_Y ),
    .S(\$procmux$1518_CMP ),
    .Y(\$procmux$1517_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1518_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1518_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$151_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$151_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1526  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$619 ),
    .B(4'h8),
    .S(\$procmux$1527_CMP ),
    .Y(\$procmux$1526_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1528  (
    .A(4'hx),
    .B(\$procmux$1526_Y ),
    .S(\$procmux$1529_CMP ),
    .Y(\$procmux$1528_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1529_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1529_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1537  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$618 ),
    .B(1'h1),
    .S(\$procmux$1538_CMP ),
    .Y(\$procmux$1537_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1539  (
    .A(1'hx),
    .B(\$procmux$1537_Y ),
    .S(\$procmux$1540_CMP ),
    .Y(\$procmux$1539_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1540_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1540_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.25-550.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.9-550.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1548  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$617 ),
    .B(4'h7),
    .S(\$procmux$1549_CMP ),
    .Y(\$procmux$1548_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1550  (
    .A(4'hx),
    .B(\$procmux$1548_Y ),
    .S(\$procmux$1551_CMP ),
    .Y(\$procmux$1550_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1551_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1551_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.25-550.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:543.9-550.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1559  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1560_CMP ),
    .Y(\$procmux$1559_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1561  (
    .A(1'hx),
    .B(\$procmux$1559_Y ),
    .S(\$procmux$1562_CMP ),
    .Y(\$procmux$1561_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1562_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1562_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:539.11-539.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:538.9-540.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1569  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .S(\$procmux$1570_CMP ),
    .Y(\$procmux$1569_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1571  (
    .A(4'hx),
    .B(\$procmux$1569_Y ),
    .S(\$procmux$1572_CMP ),
    .Y(\$procmux$1571_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1572_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1572_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:529.11-529.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.9-533.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1581  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1582_CMP ),
    .Y(\$procmux$1581_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1583  (
    .A(1'hx),
    .B(\$procmux$1581_Y ),
    .S(\$procmux$1584_CMP ),
    .Y(\$procmux$1583_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1584_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1584_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:529.11-529.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.9-533.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1593  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .S(\$procmux$1594_CMP ),
    .Y(\$procmux$1593_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1595  (
    .A(4'hx),
    .B(\$procmux$1593_Y ),
    .S(\$procmux$1596_CMP ),
    .Y(\$procmux$1595_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1596_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1596_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd10),
    .WIDTH(32'd4)
  ) \$procmux$1599  (
    .A(4'h0),
    .B({ 12'h143, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$615 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$621 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$644 , 12'h555, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$722  }),
    .S({ \$procmux$1614_CMP , \$procmux$1613_CMP , \$procmux$1612_CMP , \$procmux$1611_CMP , \$procmux$1609_CMP , \$procmux$1607_CMP , \$procmux$1605_CMP , \$procmux$1603_CMP , \$procmux$1602_CMP , \$procmux$1600_CMP  }),
    .Y(\$procmux$1599_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.38-438.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$160  (
    .A(\$1076y ),
    .B(\$1073y ),
    .S(\$procmux$161_CMP ),
    .Y(\$procmux$160_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1600_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1600_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1602_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1602_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1603_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1603_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1605_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1605_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1607_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1607_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1609_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1609_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1611_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1611_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1612_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h2),
    .Y(\$procmux$1612_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:502.17-509.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1613_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h1),
    .Y(\$procmux$1613_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:495.14-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1614_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .Y(\$procmux$1614_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$162  (
    .A(3'hx),
    .B(\$procmux$160_Y ),
    .S(\$procmux$163_CMP ),
    .Y(\$procmux$162_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1621  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$629 ),
    .S(\$procmux$1622_CMP ),
    .Y(\$procmux$1621_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1622_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1622_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1629  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$628 ),
    .S(\$procmux$1630_CMP ),
    .Y(\$procmux$1629_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1630_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1630_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$1633  (
    .A(32'd0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$663 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$718  }),
    .S({ \$procmux$1636_CMP , \$procmux$1634_CMP  }),
    .Y(\$procmux$1633_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1634_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1634_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1636_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1636_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1639  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$662 , 1'h1, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$668 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$717  }),
    .S({ \$procmux$1645_CMP , \$procmux$1643_CMP , \$procmux$1642_CMP , \$procmux$1640_CMP  }),
    .Y(\$procmux$1639_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$163_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$163_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1640_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1640_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1642_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1642_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1643_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1643_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1645_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1645_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1648  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$716 ),
    .S(\$procmux$1649_CMP ),
    .Y(\$procmux$1648_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1649_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1649_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1652  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$715 ),
    .S(\$procmux$1653_CMP ),
    .Y(\$procmux$1652_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1653_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1653_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1656  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$667 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$714  }),
    .S({ \$procmux$1659_CMP , \$procmux$1657_CMP  }),
    .Y(\$procmux$1656_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1657_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1657_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1659_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1659_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1663  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$661 , 1'h1 }),
    .S({ \$procmux$1666_CMP , \$procmux$1664_CMP  }),
    .Y(\$procmux$1663_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1664_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1664_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1666_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1666_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1670  (
    .A(1'h0),
    .B(2'h3),
    .S({ \$procmux$1672_CMP , \$procmux$1671_CMP  }),
    .Y(\$procmux$1670_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1671_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1671_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1672_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1672_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1676  (
    .A(1'h0),
    .B({ 1'h1, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$666  }),
    .S({ \$procmux$1678_CMP , \$procmux$1677_CMP  }),
    .Y(\$procmux$1676_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1677_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1677_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1678_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1678_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd7)
  ) \$procmux$1681  (
    .A(7'h00),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$660 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$713  }),
    .S({ \$procmux$1684_CMP , \$procmux$1682_CMP  }),
    .Y(\$procmux$1681_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1682_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1682_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1684_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1684_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1687  (
    .A(2'h1),
    .B({ 4'ha, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$712  }),
    .S({ \$procmux$1691_CMP , \$procmux$1690_CMP , \$procmux$1688_CMP  }),
    .Y(\$procmux$1687_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1688_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1688_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1690_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1690_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1691_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1691_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd3)
  ) \$procmux$1695  (
    .A(3'h0),
    .B({ 12'h292, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$711  }),
    .S({ \$procmux$1703_CMP , \$procmux$1701_CMP , \$procmux$1699_CMP , \$procmux$1698_CMP , \$procmux$1696_CMP  }),
    .Y(\$procmux$1695_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1696_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1696_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1698_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1698_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1699_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1699_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1701_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1701_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1703_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1703_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd1)
  ) \$procmux$1706  (
    .A(1'h0),
    .B({ 2'h3, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$627 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$659 , 2'h3, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$710  }),
    .S({ \$procmux$1716_CMP , \$procmux$1715_CMP , \$procmux$1714_CMP , \$procmux$1712_CMP , \$procmux$1710_CMP , \$procmux$1709_CMP , \$procmux$1707_CMP  }),
    .Y(\$procmux$1706_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1707_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1707_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1709_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1709_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1710_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1710_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1712_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1712_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1714_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1714_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:502.17-509.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1715_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h1),
    .Y(\$procmux$1715_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:495.14-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1716_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .Y(\$procmux$1716_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd1)
  ) \$procmux$1718  (
    .A(1'h0),
    .B(7'h7f),
    .S({ \$procmux$1726_CMP , \$procmux$1724_CMP , \$procmux$1723_CMP , \$procmux$1722_CMP , \$procmux$1721_CMP , \$procmux$1720_CMP , \$procmux$1719_CMP  }),
    .Y(\$procmux$1718_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1719_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1719_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.38-438.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$172  (
    .A({ 2'h0, \$19y  }),
    .B(34'h3ffffffff),
    .S(\$procmux$173_CMP ),
    .Y(\$procmux$172_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1720_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1720_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1721_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1721_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1722_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1722_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1723_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1723_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1724_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1724_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:502.17-509.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1726_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h1),
    .Y(\$procmux$1726_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1733  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1734_CMP ),
    .Y(\$procmux$1733_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1734_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1734_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$174  (
    .A(34'hxxxxxxxxx),
    .B(\$procmux$172_Y ),
    .S(\$procmux$175_CMP ),
    .Y(\$procmux$174_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1743  (
    .A(1'h1),
    .B({ 1'h0, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$616  }),
    .S({ \$procmux$1745_CMP , \$procmux$1744_CMP  }),
    .Y(\$procmux$1743_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1744_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1744_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1745_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h2),
    .Y(\$procmux$1745_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$procmux$1748  (
    .A(1'h0),
    .B({ 4'hf, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$708  }),
    .S({ \$procmux$1755_CMP , \$procmux$1754_CMP , \$procmux$1752_CMP , \$procmux$1751_CMP , \$procmux$1749_CMP  }),
    .Y(\$procmux$1748_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1749_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1749_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1751_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1751_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1752_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1752_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1754_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1754_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1755_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h2),
    .Y(\$procmux$1755_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$175_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$175_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1762  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$624 ),
    .S(\$procmux$1763_CMP ),
    .Y(\$procmux$1762_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1763_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1763_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$procmux$1766  (
    .A(1'h0),
    .B({ 2'h3, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$620 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$643 , 1'h1 }),
    .S({ \$procmux$1774_CMP , \$procmux$1773_CMP , \$procmux$1771_CMP , \$procmux$1769_CMP , \$procmux$1767_CMP  }),
    .Y(\$procmux$1766_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1767_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1767_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1769_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h5),
    .Y(\$procmux$1769_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1771_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h4),
    .Y(\$procmux$1771_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1773_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h3),
    .Y(\$procmux$1773_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1774_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h2),
    .Y(\$procmux$1774_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$1777  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .B({ 2'h3, \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$707  }),
    .S({ \$procmux$1781_CMP , \$procmux$1780_CMP , \$procmux$1778_CMP  }),
    .Y(\$procmux$1777_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1778_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1778_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1780_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h9),
    .Y(\$procmux$1780_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1781_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h8),
    .Y(\$procmux$1781_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1784  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$658 , \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$706  }),
    .S({ \$procmux$1787_CMP , \$procmux$1785_CMP  }),
    .Y(\$procmux$1784_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1785_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$1785_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1787_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h7),
    .Y(\$procmux$1787_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1788  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1507 ),
    .S(\$procmux$1789_CMP ),
    .Y(\$procmux$1788_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1791  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$600 ),
    .B(4'h0),
    .S(\$procmux$1792_CMP ),
    .Y(\$procmux$1791_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1794  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$599 ),
    .B(4'h1),
    .S(\$procmux$1795_CMP ),
    .Y(\$procmux$1794_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1797  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$598 ),
    .B(4'h2),
    .S(\$procmux$1798_CMP ),
    .Y(\$procmux$1797_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$18  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$19_CMP ),
    .Y(\$procmux$18_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1800  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$597 ),
    .B(4'h3),
    .S(\$procmux$1801_CMP ),
    .Y(\$procmux$1800_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1803  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$596 ),
    .B(4'h4),
    .S(\$procmux$1804_CMP ),
    .Y(\$procmux$1803_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1806  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$595 ),
    .B(4'h5),
    .S(\$procmux$1807_CMP ),
    .Y(\$procmux$1806_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1809  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$594 ),
    .B(4'h6),
    .S(\$procmux$1810_CMP ),
    .Y(\$procmux$1809_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1812  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$593 ),
    .B(4'h7),
    .S(\$procmux$1813_CMP ),
    .Y(\$procmux$1812_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1815  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$592 ),
    .B(4'h8),
    .S(\$procmux$1816_CMP ),
    .Y(\$procmux$1815_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1818  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$591 ),
    .B(4'h9),
    .S(\$procmux$1819_CMP ),
    .Y(\$procmux$1818_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1821  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$590 ),
    .B(4'ha),
    .S(\$procmux$1822_CMP ),
    .Y(\$procmux$1821_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1824  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$589 ),
    .B(4'hb),
    .S(\$procmux$1825_CMP ),
    .Y(\$procmux$1824_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1827  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$588 ),
    .B(4'hc),
    .S(\$procmux$1828_CMP ),
    .Y(\$procmux$1827_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1830  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$587 ),
    .B(4'hd),
    .S(\$procmux$1831_CMP ),
    .Y(\$procmux$1830_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:422.9-422.26|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:421.7-423.10" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1832  (
    .A(4'h0),
    .B(4'he),
    .S(\$procmux$1833_CMP ),
    .Y(\$procmux$1832_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$1834  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$1835_CMP ),
    .Y(\$procmux$1834_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:289.9-289.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:288.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1836  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1837_CMP ),
    .Y(\$procmux$1836_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:287.9-287.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1839  (
    .A(\$procmux$1836_Y ),
    .B(1'hx),
    .S(\$procmux$1840_CMP ),
    .Y(\$procmux$1839_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.38-438.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:427.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$184  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ),
    .B(\$950y ),
    .S(\$procmux$185_CMP ),
    .Y(\$procmux$184_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1842  (
    .A(\$procmux$1839_Y ),
    .B(1'hx),
    .S(\$procmux$1843_CMP ),
    .Y(\$procmux$1842_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1845  (
    .A(\$procmux$1842_Y ),
    .B(1'hx),
    .S(\$procmux$1846_CMP ),
    .Y(\$procmux$1845_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1848  (
    .A(\$procmux$1845_Y ),
    .B(1'hx),
    .S(\$procmux$1849_CMP ),
    .Y(\$procmux$1848_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1851  (
    .A(\$procmux$1848_Y ),
    .B(1'hx),
    .S(\$procmux$1852_CMP ),
    .Y(\$procmux$1851_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:287.9-287.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1855  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$540 ),
    .B(1'h0),
    .S(\$procmux$1856_CMP ),
    .Y(\$procmux$1855_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1858  (
    .A(\$procmux$1855_Y ),
    .B(1'hx),
    .S(\$procmux$1859_CMP ),
    .Y(\$procmux$1858_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$186  (
    .A(1'hx),
    .B(\$procmux$184_Y ),
    .S(\$procmux$187_CMP ),
    .Y(\$procmux$186_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1861  (
    .A(\$procmux$1858_Y ),
    .B(1'hx),
    .S(\$procmux$1862_CMP ),
    .Y(\$procmux$1861_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1864  (
    .A(\$procmux$1861_Y ),
    .B(1'hx),
    .S(\$procmux$1865_CMP ),
    .Y(\$procmux$1864_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1867  (
    .A(\$procmux$1864_Y ),
    .B(1'hx),
    .S(\$procmux$1868_CMP ),
    .Y(\$procmux$1867_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:287.9-287.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1870  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1871_CMP ),
    .Y(\$procmux$1870_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1873  (
    .A(\$procmux$1870_Y ),
    .B(1'hx),
    .S(\$procmux$1874_CMP ),
    .Y(\$procmux$1873_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1876  (
    .A(\$procmux$1873_Y ),
    .B(1'hx),
    .S(\$procmux$1877_CMP ),
    .Y(\$procmux$1876_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1879  (
    .A(\$procmux$1876_Y ),
    .B(1'hx),
    .S(\$procmux$1880_CMP ),
    .Y(\$procmux$1879_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$187_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$187_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1882  (
    .A(\$procmux$1879_Y ),
    .B(1'hx),
    .S(\$procmux$1883_CMP ),
    .Y(\$procmux$1882_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1886  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$542 ),
    .B(1'h0),
    .S(\$procmux$1887_CMP ),
    .Y(\$procmux$1886_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1889  (
    .A(\$procmux$1886_Y ),
    .B(1'hx),
    .S(\$procmux$1890_CMP ),
    .Y(\$procmux$1889_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1892  (
    .A(\$procmux$1889_Y ),
    .B(1'hx),
    .S(\$procmux$1893_CMP ),
    .Y(\$procmux$1892_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1895  (
    .A(\$procmux$1892_Y ),
    .B(1'hx),
    .S(\$procmux$1896_CMP ),
    .Y(\$procmux$1895_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1899  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$541 ),
    .B(1'h0),
    .S(\$procmux$1900_CMP ),
    .Y(\$procmux$1899_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1902  (
    .A(\$procmux$1899_Y ),
    .B(1'hx),
    .S(\$procmux$1903_CMP ),
    .Y(\$procmux$1902_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1905  (
    .A(\$procmux$1902_Y ),
    .B(1'hx),
    .S(\$procmux$1906_CMP ),
    .Y(\$procmux$1905_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1908  (
    .A(\$procmux$1905_Y ),
    .B(1'hx),
    .S(\$procmux$1909_CMP ),
    .Y(\$procmux$1908_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd33)
  ) \$procmux$191  (
    .A({ \$1069y , 1'h1 }),
    .B({ \$1080y , 1'h1, \$1082y , 1'h1, \$1084y , 1'h1, \$1090y , 1'h1, \$1093y , 1'h1, \$1098y , 1'h1 }),
    .S({ \$procmux$199_CMP , \$procmux$197_CMP , \$procmux$196_CMP , \$procmux$195_CMP , \$procmux$194_CMP , \$procmux$192_CMP  }),
    .Y(\$procmux$191_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:285.9-285.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:284.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1911  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1912_CMP ),
    .Y(\$procmux$1911_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1914  (
    .A(\$procmux$1911_Y ),
    .B(1'hx),
    .S(\$procmux$1915_CMP ),
    .Y(\$procmux$1914_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1917  (
    .A(\$procmux$1914_Y ),
    .B(1'hx),
    .S(\$procmux$1918_CMP ),
    .Y(\$procmux$1917_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1920  (
    .A(\$procmux$1917_Y ),
    .B(1'hx),
    .S(\$procmux$1921_CMP ),
    .Y(\$procmux$1920_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1924  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$545 ),
    .B(1'h0),
    .S(\$procmux$1925_CMP ),
    .Y(\$procmux$1924_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1927  (
    .A(\$procmux$1924_Y ),
    .B(1'hx),
    .S(\$procmux$1928_CMP ),
    .Y(\$procmux$1927_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$192_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h5),
    .Y(\$procmux$192_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1930  (
    .A(\$procmux$1927_Y ),
    .B(1'hx),
    .S(\$procmux$1931_CMP ),
    .Y(\$procmux$1930_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1934  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$544 ),
    .B(1'h0),
    .S(\$procmux$1935_CMP ),
    .Y(\$procmux$1934_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1937  (
    .A(\$procmux$1934_Y ),
    .B(1'hx),
    .S(\$procmux$1938_CMP ),
    .Y(\$procmux$1937_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1940  (
    .A(\$procmux$1937_Y ),
    .B(1'hx),
    .S(\$procmux$1941_CMP ),
    .Y(\$procmux$1940_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1944  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$543 ),
    .B(1'h0),
    .S(\$procmux$1945_CMP ),
    .Y(\$procmux$1944_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1947  (
    .A(\$procmux$1944_Y ),
    .B(1'hx),
    .S(\$procmux$1948_CMP ),
    .Y(\$procmux$1947_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$194_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h4),
    .Y(\$procmux$194_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1950  (
    .A(\$procmux$1947_Y ),
    .B(1'hx),
    .S(\$procmux$1951_CMP ),
    .Y(\$procmux$1950_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:283.9-283.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:282.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1953  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1954_CMP ),
    .Y(\$procmux$1953_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1956  (
    .A(\$procmux$1953_Y ),
    .B(1'hx),
    .S(\$procmux$1957_CMP ),
    .Y(\$procmux$1956_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1959  (
    .A(\$procmux$1956_Y ),
    .B(1'hx),
    .S(\$procmux$1960_CMP ),
    .Y(\$procmux$1959_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$195_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h3),
    .Y(\$procmux$195_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1963  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$549 ),
    .B(1'h0),
    .S(\$procmux$1964_CMP ),
    .Y(\$procmux$1963_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1966  (
    .A(\$procmux$1963_Y ),
    .B(1'hx),
    .S(\$procmux$1967_CMP ),
    .Y(\$procmux$1966_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$196_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h2),
    .Y(\$procmux$196_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1970  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$548 ),
    .B(1'h0),
    .S(\$procmux$1971_CMP ),
    .Y(\$procmux$1970_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1973  (
    .A(\$procmux$1970_Y ),
    .B(1'hx),
    .S(\$procmux$1974_CMP ),
    .Y(\$procmux$1973_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1977  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$547 ),
    .B(1'h0),
    .S(\$procmux$1978_CMP ),
    .Y(\$procmux$1977_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$197_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h1),
    .Y(\$procmux$197_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1980  (
    .A(\$procmux$1977_Y ),
    .B(1'hx),
    .S(\$procmux$1981_CMP ),
    .Y(\$procmux$1980_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1984  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$546 ),
    .B(1'h0),
    .S(\$procmux$1985_CMP ),
    .Y(\$procmux$1984_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1987  (
    .A(\$procmux$1984_Y ),
    .B(1'hx),
    .S(\$procmux$1988_CMP ),
    .Y(\$procmux$1987_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1990  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1991_CMP ),
    .Y(\$procmux$1990_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1993  (
    .A(\$procmux$1990_Y ),
    .B(1'hx),
    .S(\$procmux$1994_CMP ),
    .Y(\$procmux$1993_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1997  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$554 ),
    .B(1'h0),
    .S(\$procmux$1998_CMP ),
    .Y(\$procmux$1997_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$199_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$199_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$19_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h1),
    .Y(\$procmux$19_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2001  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$553 ),
    .B(1'h0),
    .S(\$procmux$2002_CMP ),
    .Y(\$procmux$2001_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2005  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$552 ),
    .B(1'h0),
    .S(\$procmux$2006_CMP ),
    .Y(\$procmux$2005_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2009  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$551 ),
    .B(1'h0),
    .S(\$procmux$2010_CMP ),
    .Y(\$procmux$2009_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2013  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$550 ),
    .B(1'h0),
    .S(\$procmux$2014_CMP ),
    .Y(\$procmux$2013_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2016  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2017_CMP ),
    .Y(\$procmux$2016_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$procmux$2018  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:1]$1518 , \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [0] }),
    .S(\$procmux$2019_CMP ),
    .Y(\$procmux$2018_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:831.21-831.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$2020  (
    .A(32'hxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 , \$1529y , \$1531y , \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296  }),
    .S({ \$procmux$2024_CMP , \$procmux$2023_CMP , \$procmux$2022_CMP , \$procmux$2021_CMP  }),
    .Y(\$procmux$2020_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:831.21-831.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2021_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .Y(\$procmux$2021_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:830.21-830.64|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2022_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h3),
    .Y(\$procmux$2022_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:829.21-829.64|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2023_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h2),
    .Y(\$procmux$2023_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:828.21-828.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827.5-833.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2024_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i ),
    .B(2'h1),
    .Y(\$procmux$2024_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1180.13-1180.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1178.11-1183.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2027  (
    .A(2'h0),
    .B(2'h3),
    .S(\$procmux$2028_CMP ),
    .Y(\$procmux$2027_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.41-1171.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2030  (
    .A(\$procmux$2027_Y ),
    .B(2'hx),
    .S(\$procmux$2031_CMP ),
    .Y(\$procmux$2030_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2032  (
    .A(2'hx),
    .B(\$procmux$2030_Y ),
    .S(\$procmux$2033_CMP ),
    .Y(\$procmux$2032_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2033_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2033_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.41-1171.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2037  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$475 ),
    .B(2'h0),
    .S(\$procmux$2038_CMP ),
    .Y(\$procmux$2037_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2039  (
    .A(2'hx),
    .B(\$procmux$2037_Y ),
    .S(\$procmux$2040_CMP ),
    .Y(\$procmux$2039_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2040_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2040_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2044  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$2045_CMP ),
    .Y(\$procmux$2044_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2045_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2045_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.41-1171.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2049  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2050_CMP ),
    .Y(\$procmux$2049_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd33)
  ) \$procmux$205  (
    .A(33'h000000001),
    .B({ \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [65:34], 1'h1, \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [65:34], 1'h1 }),
    .S({ \$procmux$207_CMP , \$procmux$206_CMP  }),
    .Y(\$procmux$205_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2051  (
    .A(1'hx),
    .B(\$procmux$2049_Y ),
    .S(\$procmux$2052_CMP ),
    .Y(\$procmux$2051_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2052_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2052_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2056  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$2057_CMP ),
    .Y(\$procmux$2056_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2057_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2057_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2058  (
    .A(1'hx),
    .B(\$procmux$2056_Y ),
    .S(\$procmux$2059_CMP ),
    .Y(\$procmux$2058_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2059_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2059_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2063  (
    .A(2'hx),
    .B(2'h2),
    .S(\$procmux$2064_CMP ),
    .Y(\$procmux$2063_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2064_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2064_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2065  (
    .A(2'hx),
    .B(\$procmux$2063_Y ),
    .S(\$procmux$2066_CMP ),
    .Y(\$procmux$2065_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2066_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2066_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$206_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h4),
    .Y(\$procmux$206_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2070  (
    .A(7'hxx),
    .B(7'h00),
    .S(\$procmux$2071_CMP ),
    .Y(\$procmux$2070_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2071_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2071_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2072  (
    .A(7'hxx),
    .B(\$procmux$2070_Y ),
    .S(\$procmux$2073_CMP ),
    .Y(\$procmux$2072_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2073_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2073_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2077  (
    .A(3'hx),
    .B(3'h5),
    .S(\$procmux$2078_CMP ),
    .Y(\$procmux$2077_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2078_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2078_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2079  (
    .A(3'hx),
    .B(\$procmux$2077_Y ),
    .S(\$procmux$2080_CMP ),
    .Y(\$procmux$2079_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$207_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h3),
    .Y(\$procmux$207_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2080_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2080_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2084  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$469 ),
    .S(\$procmux$2085_CMP ),
    .Y(\$procmux$2084_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2085_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2085_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2086  (
    .A(1'hx),
    .B(\$procmux$2084_Y ),
    .S(\$procmux$2087_CMP ),
    .Y(\$procmux$2086_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2087_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2087_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$2091  (
    .A(2'h3),
    .B({ 2'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$468  }),
    .S({ \$procmux$2093_CMP , \$procmux$2092_CMP  }),
    .Y(\$procmux$2091_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2092_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2092_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1144.19-1149.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2093_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .Y(\$procmux$2093_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2094  (
    .A(2'hx),
    .B(\$procmux$2091_Y ),
    .S(\$procmux$2095_CMP ),
    .Y(\$procmux$2094_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2095_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2095_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd7)
  ) \$procmux$2099  (
    .A(7'h2c),
    .B({ 7'h00, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$467  }),
    .S({ \$procmux$2101_CMP , \$procmux$2100_CMP  }),
    .Y(\$procmux$2099_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$21  (
    .A(32'hxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1153 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1155 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1157 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1159  }),
    .S({ \$procmux$28_CMP , \$procmux$26_CMP , \$procmux$24_CMP , \$procmux$22_CMP  }),
    .Y(\$procmux$21_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2100_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2100_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1144.19-1149.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2101_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .Y(\$procmux$2101_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2102  (
    .A(7'hxx),
    .B(\$procmux$2099_Y ),
    .S(\$procmux$2103_CMP ),
    .Y(\$procmux$2102_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2103_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2103_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2107  (
    .A(3'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$466 ),
    .S(\$procmux$2108_CMP ),
    .Y(\$procmux$2107_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2108_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2108_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2109  (
    .A(3'hx),
    .B(\$procmux$2107_Y ),
    .S(\$procmux$2110_CMP ),
    .Y(\$procmux$2109_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2110_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2110_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2115  (
    .A(1'h0),
    .B(4'hf),
    .S({ \$procmux$2119_CMP , \$procmux$2118_CMP , \$procmux$2117_CMP , \$procmux$2116_CMP  }),
    .Y(\$procmux$2115_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2116_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00f),
    .Y(\$procmux$2116_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1124.36-1127.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2117_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00e),
    .Y(\$procmux$2117_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1120.36-1123.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2118_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00d),
    .Y(\$procmux$2118_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1116.36-1119.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2119_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00c),
    .Y(\$procmux$2119_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2121  (
    .A(\$procmux$2115_Y ),
    .B(1'hx),
    .S(\$procmux$2122_CMP ),
    .Y(\$procmux$2121_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2123  (
    .A(1'hx),
    .B(\$procmux$2121_Y ),
    .S(\$procmux$2124_CMP ),
    .Y(\$procmux$2123_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2124_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2124_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1112.36-1115.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2133  (
    .A(1'h0),
    .B(4'hf),
    .S({ \$procmux$2137_CMP , \$procmux$2136_CMP , \$procmux$2135_CMP , \$procmux$2134_CMP  }),
    .Y(\$procmux$2133_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1112.36-1115.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2134_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00b),
    .Y(\$procmux$2134_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1108.36-1111.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2135_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00a),
    .Y(\$procmux$2135_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1104.36-1107.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2136_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h009),
    .Y(\$procmux$2136_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1100.36-1103.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2137_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h008),
    .Y(\$procmux$2137_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2139  (
    .A(\$procmux$2133_Y ),
    .B(1'hx),
    .S(\$procmux$2140_CMP ),
    .Y(\$procmux$2139_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2141  (
    .A(1'hx),
    .B(\$procmux$2139_Y ),
    .S(\$procmux$2142_CMP ),
    .Y(\$procmux$2141_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2142_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2142_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$pmux  #(
    .S_WIDTH(32'd17),
    .WIDTH(32'd7)
  ) \$procmux$2147  (
    .A(7'h2c),
    .B(119'h0002ac103082848800000000000000),
    .S({ \$procmux$2164_CMP , \$procmux$2163_CMP , \$procmux$2162_CMP , \$procmux$2161_CMP , \$procmux$2160_CMP , \$procmux$2159_CMP , \$procmux$2158_CMP , \$procmux$2157_CMP , \$procmux$2156_CMP , \$procmux$2155_CMP , \$procmux$2154_CMP , \$procmux$2153_CMP , \$procmux$2152_CMP , \$procmux$2151_CMP , \$procmux$2150_CMP , \$procmux$2149_CMP , \$procmux$2148_CMP  }),
    .Y(\$procmux$2147_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2148_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00f),
    .Y(\$procmux$2148_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1124.36-1127.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2149_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00e),
    .Y(\$procmux$2149_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1120.36-1123.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2150_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00d),
    .Y(\$procmux$2150_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1116.36-1119.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2151_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00c),
    .Y(\$procmux$2151_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1112.36-1115.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2152_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00b),
    .Y(\$procmux$2152_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1108.36-1111.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2153_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h00a),
    .Y(\$procmux$2153_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1104.36-1107.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2154_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h009),
    .Y(\$procmux$2154_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1100.36-1103.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2155_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h008),
    .Y(\$procmux$2155_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1006.36-1006.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2156_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h105),
    .Y(\$procmux$2156_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1005.36-1005.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2157_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h005),
    .Y(\$procmux$2157_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1004.36-1004.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2158_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h001),
    .Y(\$procmux$2158_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1003.36-1003.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2159_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h007),
    .Y(\$procmux$2159_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1002.36-1002.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2160_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h006),
    .Y(\$procmux$2160_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1001.36-1001.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2161_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h004),
    .Y(\$procmux$2161_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:999.36-999.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2162_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h002),
    .Y(\$procmux$2162_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:998.36-998.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2163_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .B(10'h100),
    .Y(\$procmux$2163_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:997.36-997.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2164_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12] }),
    .Y(\$procmux$2164_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2166  (
    .A(\$procmux$2147_Y ),
    .B(7'hxx),
    .S(\$procmux$2167_CMP ),
    .Y(\$procmux$2166_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2168  (
    .A(7'hxx),
    .B(\$procmux$2166_Y ),
    .S(\$procmux$2169_CMP ),
    .Y(\$procmux$2168_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2169_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2169_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$217  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1078 ),
    .S(\$procmux$218_CMP ),
    .Y(\$procmux$217_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2175  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$462 ),
    .B(1'h0),
    .S(\$procmux$2176_CMP ),
    .Y(\$procmux$2175_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2177  (
    .A(1'hx),
    .B(\$procmux$2175_Y ),
    .S(\$procmux$2178_CMP ),
    .Y(\$procmux$2177_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2178_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2178_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2184  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$461 ),
    .B(1'h0),
    .S(\$procmux$2185_CMP ),
    .Y(\$procmux$2184_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2186  (
    .A(1'hx),
    .B(\$procmux$2184_Y ),
    .S(\$procmux$2187_CMP ),
    .Y(\$procmux$2186_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2187_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2187_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$218_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$218_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:953.11-993.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:952.9-1135.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2193  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$460 ),
    .B(7'h2c),
    .S(\$procmux$2194_CMP ),
    .Y(\$procmux$2193_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2195  (
    .A(7'hxx),
    .B(\$procmux$2193_Y ),
    .S(\$procmux$2196_CMP ),
    .Y(\$procmux$2195_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2196_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2196_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2202  (
    .A(7'hxx),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$457 ),
    .S(\$procmux$2203_CMP ),
    .Y(\$procmux$2202_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2203_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h5),
    .Y(\$procmux$2203_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2204  (
    .A(7'hxx),
    .B(\$procmux$2202_Y ),
    .S(\$procmux$2205_CMP ),
    .Y(\$procmux$2204_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2205_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2205_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:939.17-939.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:938.24-940.18" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2210  (
    .A(7'h2c),
    .B(7'h08),
    .S(\$procmux$2211_CMP ),
    .Y(\$procmux$2210_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:937.17-937.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:936.15-940.18" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2213  (
    .A(\$procmux$2210_Y ),
    .B(7'hxx),
    .S(\$procmux$2214_CMP ),
    .Y(\$procmux$2213_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2215  (
    .A(7'hxx),
    .B(\$procmux$2213_Y ),
    .S(\$procmux$2216_CMP ),
    .Y(\$procmux$2215_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2216_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h5),
    .Y(\$procmux$2216_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2217  (
    .A(7'hxx),
    .B(\$procmux$2215_Y ),
    .S(\$procmux$2218_CMP ),
    .Y(\$procmux$2217_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2218_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2218_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:514.18-520.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$221_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h6),
    .Y(\$procmux$221_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:937.17-937.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:936.15-940.18" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2225  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$456 ),
    .B(7'h09),
    .S(\$procmux$2226_CMP ),
    .Y(\$procmux$2225_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2227  (
    .A(7'hxx),
    .B(\$procmux$2225_Y ),
    .S(\$procmux$2228_CMP ),
    .Y(\$procmux$2227_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2228_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h5),
    .Y(\$procmux$2228_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2229  (
    .A(7'hxx),
    .B(\$procmux$2227_Y ),
    .S(\$procmux$2230_CMP ),
    .Y(\$procmux$2229_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2230_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2230_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:834.13-897.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2236  (
    .A(7'hxx),
    .B(7'h0a),
    .S(\$procmux$2237_CMP ),
    .Y(\$procmux$2236_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:834.13-897.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2237_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2237_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2238  (
    .A(7'hxx),
    .B(\$procmux$2236_Y ),
    .S(\$procmux$2239_CMP ),
    .Y(\$procmux$2238_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2239_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2239_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd7)
  ) \$procmux$2245  (
    .A(7'hxx),
    .B({ 42'h002b5808184, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$453 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$458  }),
    .S({ \$procmux$2253_CMP , \$procmux$2252_CMP , \$procmux$2251_CMP , \$procmux$2250_CMP , \$procmux$2249_CMP , \$procmux$2248_CMP , \$procmux$2247_CMP , \$procmux$2246_CMP  }),
    .Y(\$procmux$2245_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:901.13-941.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2246_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h5),
    .Y(\$procmux$2246_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:834.13-897.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2247_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2247_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:831.19-831.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2248_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h7),
    .Y(\$procmux$2248_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:830.19-830.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2249_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h6),
    .Y(\$procmux$2249_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:829.19-829.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2250_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h4),
    .Y(\$procmux$2250_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:828.19-828.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2251_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h3),
    .Y(\$procmux$2251_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:827.19-827.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2252_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h2),
    .Y(\$procmux$2252_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:826.19-826.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825.9-945.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2253_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .Y(\$procmux$2253_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2254  (
    .A(7'hxx),
    .B(\$procmux$2245_Y ),
    .S(\$procmux$2255_CMP ),
    .Y(\$procmux$2254_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2255_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2255_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.29-789.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.9-789.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2264  (
    .A(1'h1),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o [14]),
    .Y(\$procmux$2264_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2266  (
    .A(1'hx),
    .B(\$procmux$2264_Y ),
    .S(\$procmux$2267_CMP ),
    .Y(\$procmux$2266_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2267_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2267_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd5)
  ) \$procmux$227  (
    .A(\$1068y ),
    .B(15'h7fff),
    .S({ \$procmux$231_CMP , \$procmux$229_CMP , \$procmux$228_CMP  }),
    .Y(\$procmux$227_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.29-789.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:785.9-789.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2276  (
    .A(3'h1),
    .B(3'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o [14]),
    .Y(\$procmux$2276_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2278  (
    .A(3'hx),
    .B(\$procmux$2276_Y ),
    .S(\$procmux$2279_CMP ),
    .Y(\$procmux$2278_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2279_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2279_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$228_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h2),
    .Y(\$procmux$228_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2290  (
    .A(1'h1),
    .B(1'hx),
    .S(\$procmux$2291_CMP ),
    .Y(\$procmux$2290_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2292  (
    .A(1'hx),
    .B(\$procmux$2290_Y ),
    .S(\$procmux$2293_CMP ),
    .Y(\$procmux$2292_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2293_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2293_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$229_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h1),
    .Y(\$procmux$229_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$22_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$22_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2304  (
    .A(2'h2),
    .B(2'hx),
    .S(\$procmux$2305_CMP ),
    .Y(\$procmux$2304_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2306  (
    .A(2'hx),
    .B(\$procmux$2304_Y ),
    .S(\$procmux$2307_CMP ),
    .Y(\$procmux$2306_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2307_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2307_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2318  (
    .A(7'h00),
    .B(7'hxx),
    .S(\$procmux$2319_CMP ),
    .Y(\$procmux$2318_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$231_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$231_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2320  (
    .A(7'hxx),
    .B(\$procmux$2318_Y ),
    .S(\$procmux$2321_CMP ),
    .Y(\$procmux$2320_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2321_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2321_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:514.18-520.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$233  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$234_CMP ),
    .Y(\$procmux$233_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2332  (
    .A(3'h2),
    .B(3'hx),
    .S(\$procmux$2333_CMP ),
    .Y(\$procmux$2332_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2334  (
    .A(3'hx),
    .B(\$procmux$2332_Y ),
    .S(\$procmux$2335_CMP ),
    .Y(\$procmux$2334_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2335_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2335_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2346  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$445 ),
    .B(1'h0),
    .S(\$procmux$2347_CMP ),
    .Y(\$procmux$2346_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2348  (
    .A(1'hx),
    .B(\$procmux$2346_Y ),
    .S(\$procmux$2349_CMP ),
    .Y(\$procmux$2348_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2349_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2349_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:514.18-520.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$234_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h6),
    .Y(\$procmux$234_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2360  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$444 ),
    .B(2'h0),
    .S(\$procmux$2361_CMP ),
    .Y(\$procmux$2360_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2362  (
    .A(2'hx),
    .B(\$procmux$2360_Y ),
    .S(\$procmux$2363_CMP ),
    .Y(\$procmux$2362_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2363_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2363_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2375  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$443 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$440 ),
    .S(\$procmux$2376_CMP ),
    .Y(\$procmux$2375_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2377  (
    .A(7'hxx),
    .B(\$procmux$2375_Y ),
    .S(\$procmux$2378_CMP ),
    .Y(\$procmux$2377_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2378_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2378_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$239  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q ),
    .B({ 32'h00000000, \$1055y [31:0] }),
    .S({ \$procmux$241_CMP , \$procmux$240_CMP  }),
    .Y(\$procmux$239_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.34-766.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:762.9-773.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2390  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$442 ),
    .B(3'h0),
    .S(\$procmux$2391_CMP ),
    .Y(\$procmux$2390_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2392  (
    .A(3'hx),
    .B(\$procmux$2390_Y ),
    .S(\$procmux$2393_CMP ),
    .Y(\$procmux$2392_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2393_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2393_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:750.20-750.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd7)
  ) \$procmux$2404  (
    .A(7'h2c),
    .B(42'h0e9e326cd1c),
    .S({ \$procmux$2410_CMP , \$procmux$2409_CMP , \$procmux$2408_CMP , \$procmux$2407_CMP , \$procmux$2406_CMP , \$procmux$2405_CMP  }),
    .Y(\$procmux$2404_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:750.20-750.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2405_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h7),
    .Y(\$procmux$2405_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:749.20-749.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2406_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h6),
    .Y(\$procmux$2406_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:748.20-748.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2407_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h5),
    .Y(\$procmux$2407_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:747.20-747.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2408_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h4),
    .Y(\$procmux$2408_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:746.20-746.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2409_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .B(3'h1),
    .Y(\$procmux$2409_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$240_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h3),
    .Y(\$procmux$240_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:745.20-745.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744.9-752.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2410_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14:12]),
    .Y(\$procmux$2410_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2411  (
    .A(7'hxx),
    .B(\$procmux$2404_Y ),
    .S(\$procmux$2412_CMP ),
    .Y(\$procmux$2411_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2412_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2412_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$241_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h1),
    .Y(\$procmux$241_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2425  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$2426_CMP ),
    .Y(\$procmux$2425_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2426_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2426_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.54-733.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2438  (
    .A(2'h2),
    .B(2'h0),
    .S(\$procmux$2439_CMP ),
    .Y(\$procmux$2438_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2440  (
    .A(2'hx),
    .B(\$procmux$2438_Y ),
    .S(\$procmux$2441_CMP ),
    .Y(\$procmux$2440_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2441_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2441_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2454  (
    .A(7'hxx),
    .B(7'h00),
    .S(\$procmux$2455_CMP ),
    .Y(\$procmux$2454_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2455_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2455_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.54-733.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:727.9-739.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2467  (
    .A(3'h5),
    .B(3'h0),
    .S(\$procmux$2468_CMP ),
    .Y(\$procmux$2467_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2469  (
    .A(3'hx),
    .B(\$procmux$2467_Y ),
    .S(\$procmux$2470_CMP ),
    .Y(\$procmux$2469_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2470_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2470_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$248  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q ),
    .B(\$1081y ),
    .S(\$procmux$249_CMP ),
    .Y(\$procmux$248_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2484  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$2485_CMP ),
    .Y(\$procmux$2484_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2485_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2485_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2499  (
    .A(2'hx),
    .B(2'h2),
    .S(\$procmux$2500_CMP ),
    .Y(\$procmux$2499_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:453.17-463.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$249_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h1),
    .Y(\$procmux$249_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$24_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$24_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2500_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2500_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$2514  (
    .A(7'hxx),
    .B(7'h00),
    .S(\$procmux$2515_CMP ),
    .Y(\$procmux$2514_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2515_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2515_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.54-711.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:705.9-717.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2528  (
    .A(3'h5),
    .B(3'h4),
    .S(\$procmux$2529_CMP ),
    .Y(\$procmux$2528_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2530  (
    .A(3'hx),
    .B(\$procmux$2528_Y ),
    .S(\$procmux$2531_CMP ),
    .Y(\$procmux$2530_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2531_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2531_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2536  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$465 ),
    .S(\$procmux$2537_CMP ),
    .Y(\$procmux$2536_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2537_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2537_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2542  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$464 ),
    .S(\$procmux$2543_CMP ),
    .Y(\$procmux$2542_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2543_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2543_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd1)
  ) \$procmux$2546  (
    .A(1'h1),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$434 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$439 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$449 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$452 , 1'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$473 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$478  }),
    .S({ \$procmux$2560_CMP , \$procmux$2558_CMP , \$procmux$2556_CMP , \$procmux$2554_CMP , \$procmux$2551_CMP , \$procmux$2549_CMP , \$procmux$2547_CMP  }),
    .Y(\$procmux$2546_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2547_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2547_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2549_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2549_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$255  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [31:0]),
    .B(\$1083y ),
    .S(\$procmux$256_CMP ),
    .Y(\$procmux$255_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2551_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2551_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2554_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2554_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2556_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2556_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2558_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2558_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2560_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2560_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd10),
    .WIDTH(32'd2)
  ) \$procmux$2563  (
    .A(2'h3),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$433 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$438 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$448 , 10'h020, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$472 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$477  }),
    .S({ \$procmux$2580_CMP , \$procmux$2578_CMP , \$procmux$2576_CMP , \$procmux$2574_CMP , \$procmux$2572_CMP , \$procmux$2571_CMP , \$procmux$2570_CMP , \$procmux$2568_CMP , \$procmux$2566_CMP , \$procmux$2564_CMP  }),
    .Y(\$procmux$2563_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2564_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2564_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2566_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2566_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2568_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2568_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$256_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h2),
    .Y(\$procmux$256_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2570_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2570_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:813.21-818.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2571_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h17),
    .Y(\$procmux$2571_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:792.20-799.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2572_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h03),
    .Y(\$procmux$2572_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2574_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2574_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2576_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2576_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2578_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2578_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2580_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2580_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd10),
    .WIDTH(32'd7)
  ) \$procmux$2584  (
    .A(7'h2c),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$432 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$437 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$447 , 28'h0000000, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$459 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$463 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$471  }),
    .S({ \$procmux$2600_CMP , \$procmux$2598_CMP , \$procmux$2596_CMP , \$procmux$2594_CMP , \$procmux$2592_CMP , \$procmux$2591_CMP , \$procmux$2590_CMP , \$procmux$2589_CMP , \$procmux$2587_CMP , \$procmux$2585_CMP  }),
    .Y(\$procmux$2584_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2585_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2585_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2587_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h33),
    .Y(\$procmux$2587_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2589_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h13),
    .Y(\$procmux$2589_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:813.21-818.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2590_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h17),
    .Y(\$procmux$2590_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:805.19-811.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2591_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h37),
    .Y(\$procmux$2591_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:792.20-799.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2592_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h03),
    .Y(\$procmux$2592_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2594_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2594_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2596_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2596_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2598_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2598_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd34)
  ) \$procmux$260  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [67:34]),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1077 , 33'h000000000, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q [31], 1'h0, \$1053y , \$1087y , \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1092 , \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1097  }),
    .S({ \$procmux$267_CMP , \$procmux$265_CMP , \$procmux$264_CMP , \$procmux$263_CMP , \$procmux$261_CMP  }),
    .Y(\$procmux$260_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2600_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2600_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd3)
  ) \$procmux$2604  (
    .A(3'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$431 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$436 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$446 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$451 , 6'h1b, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$470  }),
    .S({ \$procmux$2616_CMP , \$procmux$2614_CMP , \$procmux$2612_CMP , \$procmux$2610_CMP , \$procmux$2608_CMP , \$procmux$2607_CMP , \$procmux$2605_CMP  }),
    .Y(\$procmux$2604_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2605_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2605_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:813.21-818.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2607_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h17),
    .Y(\$procmux$2607_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:805.19-811.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2608_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h37),
    .Y(\$procmux$2608_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2610_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h23),
    .Y(\$procmux$2610_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:742.22-774.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2612_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h63),
    .Y(\$procmux$2612_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:720.20-740.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2614_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h67),
    .Y(\$procmux$2614_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:698.19-718.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2616_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h6f),
    .Y(\$procmux$2616_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2619  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$476 ),
    .S(\$procmux$2620_CMP ),
    .Y(\$procmux$2619_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:502.23-512.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$261_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h5),
    .Y(\$procmux$261_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2620_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0]),
    .B(7'h73),
    .Y(\$procmux$2620_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2622  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$420 ),
    .B(1'h0),
    .S(\$procmux$2623_CMP ),
    .Y(\$procmux$2622_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2625  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$419 ),
    .B(1'h0),
    .S(\$procmux$2626_CMP ),
    .Y(\$procmux$2625_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2628  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$416 ),
    .B(1'h0),
    .S(\$procmux$2629_CMP ),
    .Y(\$procmux$2628_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2631  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$415 ),
    .B(1'h0),
    .S(\$procmux$2632_CMP ),
    .Y(\$procmux$2631_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2634  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$414 ),
    .B(1'h0),
    .S(\$procmux$2635_CMP ),
    .Y(\$procmux$2634_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2637  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$407 ),
    .B(1'h0),
    .S(\$procmux$2638_CMP ),
    .Y(\$procmux$2637_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:486.16-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$263_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h4),
    .Y(\$procmux$263_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2640  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$400 ),
    .B(1'h0),
    .S(\$procmux$2641_CMP ),
    .Y(\$procmux$2640_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:650.7-650.27|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:649.5-651.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2643  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$398 ),
    .B(1'h1),
    .S(\$procmux$2644_CMP ),
    .Y(\$procmux$2643_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:635.22-635.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$2648  (
    .A(2'h0),
    .B(6'h1b),
    .S({ \$procmux$2651_CMP , \$procmux$2650_CMP , \$procmux$2649_CMP  }),
    .Y(\$procmux$2648_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:635.22-635.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2649_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h3),
    .Y(\$procmux$2649_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:477.16-484.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$264_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h3),
    .Y(\$procmux$264_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:634.22-634.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2650_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h2),
    .Y(\$procmux$2650_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:633.22-633.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2651_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$2651_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2653  (
    .A(\$procmux$2648_Y ),
    .B(2'hx),
    .S(\$procmux$2654_CMP ),
    .Y(\$procmux$2653_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2655  (
    .A(2'hx),
    .B(\$procmux$2653_Y ),
    .S(\$procmux$2656_CMP ),
    .Y(\$procmux$2655_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2656_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2656_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:465.17-475.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$265_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(3'h2),
    .Y(\$procmux$265_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:635.22-635.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$2660  (
    .A(1'h1),
    .B(3'h0),
    .S({ \$procmux$2663_CMP , \$procmux$2662_CMP , \$procmux$2661_CMP  }),
    .Y(\$procmux$2660_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:635.22-635.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2661_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h3),
    .Y(\$procmux$2661_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:634.22-634.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2662_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h2),
    .Y(\$procmux$2662_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:633.22-633.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632.11-637.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2663_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$2663_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2665  (
    .A(\$procmux$2660_Y ),
    .B(1'hx),
    .S(\$procmux$2666_CMP ),
    .Y(\$procmux$2665_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2667  (
    .A(1'hx),
    .B(\$procmux$2665_Y ),
    .S(\$procmux$2668_CMP ),
    .Y(\$procmux$2667_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2668_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2668_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:629.13-629.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:628.11-630.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2670  (
    .A(1'h1),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [14]),
    .Y(\$procmux$2670_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2673  (
    .A(\$procmux$2670_Y ),
    .B(1'hx),
    .S(\$procmux$2674_CMP ),
    .Y(\$procmux$2673_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2675  (
    .A(1'hx),
    .B(\$procmux$2673_Y ),
    .S(\$procmux$2676_CMP ),
    .Y(\$procmux$2675_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2676_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2676_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:426.16-451.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425.5-525.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$267_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .Y(\$procmux$267_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2681  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$384 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$381 ),
    .S(\$procmux$2682_CMP ),
    .Y(\$procmux$2681_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2683  (
    .A(1'hx),
    .B(\$procmux$2681_Y ),
    .S(\$procmux$2684_CMP ),
    .Y(\$procmux$2683_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2684_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2684_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:620.13-620.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:619.11-621.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2688  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$372 ),
    .B(1'h1),
    .S(\$procmux$2689_CMP ),
    .Y(\$procmux$2688_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:400.7-400.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:399.5-403.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$269  (
    .A(1'h1),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [65]),
    .S(\$1058y ),
    .Y(\$procmux$269_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2690  (
    .A(1'hx),
    .B(\$procmux$2688_Y ),
    .S(\$procmux$2691_CMP ),
    .Y(\$procmux$2690_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2692  (
    .A(1'hx),
    .B(\$procmux$2690_Y ),
    .S(\$procmux$2693_CMP ),
    .Y(\$procmux$2692_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2693_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2693_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:612.15-612.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2697  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2698_CMP ),
    .Y(\$procmux$2697_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:612.15-612.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2698_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h105),
    .Y(\$procmux$2698_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2699  (
    .A(1'hx),
    .B(\$procmux$2697_Y ),
    .S(\$procmux$2700_CMP ),
    .Y(\$procmux$2699_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$26_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h1),
    .Y(\$procmux$26_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2701  (
    .A(1'hx),
    .B(\$procmux$2699_Y ),
    .S(\$procmux$2702_CMP ),
    .Y(\$procmux$2701_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2702_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2702_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$271  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$272_CMP ),
    .Y(\$procmux$271_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:599.15-599.35|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2710  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2711_CMP ),
    .Y(\$procmux$2710_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:599.15-599.35|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2711_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .Y(\$procmux$2711_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2712  (
    .A(1'hx),
    .B(\$procmux$2710_Y ),
    .S(\$procmux$2713_CMP ),
    .Y(\$procmux$2712_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2714  (
    .A(1'hx),
    .B(\$procmux$2712_Y ),
    .S(\$procmux$2715_CMP ),
    .Y(\$procmux$2714_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2715_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2715_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:609.15-609.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2720  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2721_CMP ),
    .Y(\$procmux$2720_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:609.15-609.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2721_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h7b2),
    .Y(\$procmux$2721_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2722  (
    .A(1'hx),
    .B(\$procmux$2720_Y ),
    .S(\$procmux$2723_CMP ),
    .Y(\$procmux$2722_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2724  (
    .A(1'hx),
    .B(\$procmux$2722_Y ),
    .S(\$procmux$2725_CMP ),
    .Y(\$procmux$2724_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2725_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2725_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:250.11-250.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:249.9-251.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$273  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1046 ),
    .S(\$procmux$274_CMP ),
    .Y(\$procmux$273_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:606.15-606.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2731  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2732_CMP ),
    .Y(\$procmux$2731_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:606.15-606.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2732_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h302),
    .Y(\$procmux$2732_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2733  (
    .A(1'hx),
    .B(\$procmux$2731_Y ),
    .S(\$procmux$2734_CMP ),
    .Y(\$procmux$2733_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2735  (
    .A(1'hx),
    .B(\$procmux$2733_Y ),
    .S(\$procmux$2736_CMP ),
    .Y(\$procmux$2735_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2736_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2736_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:603.15-603.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2743  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2744_CMP ),
    .Y(\$procmux$2743_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:603.15-603.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2744_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h001),
    .Y(\$procmux$2744_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2745  (
    .A(1'hx),
    .B(\$procmux$2743_Y ),
    .S(\$procmux$2746_CMP ),
    .Y(\$procmux$2745_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2747  (
    .A(1'hx),
    .B(\$procmux$2745_Y ),
    .S(\$procmux$2748_CMP ),
    .Y(\$procmux$2747_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2748_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2748_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$275  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1034 , 1'h0 }),
    .S({ \$procmux$278_CMP , \$procmux$276_CMP  }),
    .Y(\$procmux$275_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:612.15-612.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$procmux$2752  (
    .A(1'h1),
    .B(5'h00),
    .S({ \$procmux$2757_CMP , \$procmux$2756_CMP , \$procmux$2755_CMP , \$procmux$2754_CMP , \$procmux$2753_CMP  }),
    .Y(\$procmux$2752_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:612.15-612.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2753_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h105),
    .Y(\$procmux$2753_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:609.15-609.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2754_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h7b2),
    .Y(\$procmux$2754_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:606.15-606.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2755_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h302),
    .Y(\$procmux$2755_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:603.15-603.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2756_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .B(12'h001),
    .Y(\$procmux$2756_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:599.15-599.35|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596.11-616.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$2757_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20]),
    .Y(\$procmux$2757_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2758  (
    .A(1'hx),
    .B(\$procmux$2752_Y ),
    .S(\$procmux$2759_CMP ),
    .Y(\$procmux$2758_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2760  (
    .A(1'hx),
    .B(\$procmux$2758_Y ),
    .S(\$procmux$2761_CMP ),
    .Y(\$procmux$2760_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2761_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2761_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2765  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$2766_CMP ),
    .Y(\$procmux$2765_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2767  (
    .A(1'hx),
    .B(\$procmux$2765_Y ),
    .S(\$procmux$2768_CMP ),
    .Y(\$procmux$2767_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2768_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2768_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2772  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$383 ),
    .B(1'h0),
    .S(\$procmux$2773_CMP ),
    .Y(\$procmux$2772_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2774  (
    .A(1'hx),
    .B(\$procmux$2772_Y ),
    .S(\$procmux$2775_CMP ),
    .Y(\$procmux$2774_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2775_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2775_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2779  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$2780_CMP ),
    .Y(\$procmux$2779_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2781  (
    .A(1'hx),
    .B(\$procmux$2779_Y ),
    .S(\$procmux$2782_CMP ),
    .Y(\$procmux$2781_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2782_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2782_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2786  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$377 ),
    .S(\$procmux$2787_CMP ),
    .Y(\$procmux$2786_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2788  (
    .A(1'hx),
    .B(\$procmux$2786_Y ),
    .S(\$procmux$2789_CMP ),
    .Y(\$procmux$2788_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2789_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2789_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$278_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$278_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$279  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1033 , \$1035y  }),
    .S({ \$procmux$282_CMP , \$procmux$280_CMP  }),
    .Y(\$procmux$279_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2793  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$376 ),
    .S(\$procmux$2794_CMP ),
    .Y(\$procmux$2793_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2795  (
    .A(1'hx),
    .B(\$procmux$2793_Y ),
    .S(\$procmux$2796_CMP ),
    .Y(\$procmux$2795_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2796_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2796_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2800  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$375 ),
    .S(\$procmux$2801_CMP ),
    .Y(\$procmux$2800_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2802  (
    .A(1'hx),
    .B(\$procmux$2800_Y ),
    .S(\$procmux$2803_CMP ),
    .Y(\$procmux$2802_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2803_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2803_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2807  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$374 ),
    .S(\$procmux$2808_CMP ),
    .Y(\$procmux$2807_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2809  (
    .A(1'hx),
    .B(\$procmux$2807_Y ),
    .S(\$procmux$2810_CMP ),
    .Y(\$procmux$2809_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2810_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2810_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2814  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$373 ),
    .S(\$procmux$2815_CMP ),
    .Y(\$procmux$2814_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2816  (
    .A(1'hx),
    .B(\$procmux$2814_Y ),
    .S(\$procmux$2817_CMP ),
    .Y(\$procmux$2816_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2817_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2817_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2821  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$385 ),
    .B(2'h0),
    .S(\$procmux$2822_CMP ),
    .Y(\$procmux$2821_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2823  (
    .A(2'hx),
    .B(\$procmux$2821_Y ),
    .S(\$procmux$2824_CMP ),
    .Y(\$procmux$2823_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2824_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2824_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2828  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$2829_CMP ),
    .Y(\$procmux$2828_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$282_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$282_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd34)
  ) \$procmux$283  (
    .A(34'hxxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1032 , \$1024y [33:0] }),
    .S({ \$procmux$286_CMP , \$procmux$284_CMP  }),
    .Y(\$procmux$283_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2830  (
    .A(1'hx),
    .B(\$procmux$2828_Y ),
    .S(\$procmux$2831_CMP ),
    .Y(\$procmux$2830_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2831_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2831_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.37-622.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2835  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$384 ),
    .B(1'h0),
    .S(\$procmux$2836_CMP ),
    .Y(\$procmux$2835_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2837  (
    .A(1'hx),
    .B(\$procmux$2835_Y ),
    .S(\$procmux$2838_CMP ),
    .Y(\$procmux$2837_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2838_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$2838_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.38-585.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.13-585.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2842  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2843_CMP ),
    .Y(\$procmux$2842_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2844  (
    .A(1'hx),
    .B(\$procmux$2842_Y ),
    .S(\$procmux$2845_CMP ),
    .Y(\$procmux$2844_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2845_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2845_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2846  (
    .A(1'hx),
    .B(\$procmux$2844_Y ),
    .S(\$procmux$2847_CMP ),
    .Y(\$procmux$2846_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2847_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2847_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.38-585.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:582.13-585.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2851  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2852_CMP ),
    .Y(\$procmux$2851_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2853  (
    .A(1'hx),
    .B(\$procmux$2851_Y ),
    .S(\$procmux$2854_CMP ),
    .Y(\$procmux$2853_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2854_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2854_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2855  (
    .A(1'hx),
    .B(\$procmux$2853_Y ),
    .S(\$procmux$2856_CMP ),
    .Y(\$procmux$2855_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2856_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2856_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2861  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$2862_CMP ),
    .Y(\$procmux$2861_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2862_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2862_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2863  (
    .A(1'hx),
    .B(\$procmux$2861_Y ),
    .S(\$procmux$2864_CMP ),
    .Y(\$procmux$2863_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2864_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2864_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2869  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$365 ),
    .S(\$procmux$2870_CMP ),
    .Y(\$procmux$2869_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$286_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$286_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$287  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1031 , 1'h1 }),
    .S({ \$procmux$290_CMP , \$procmux$288_CMP  }),
    .Y(\$procmux$287_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2870_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2870_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2871  (
    .A(1'hx),
    .B(\$procmux$2869_Y ),
    .S(\$procmux$2872_CMP ),
    .Y(\$procmux$2871_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2872_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2872_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2877  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$364 ),
    .S(\$procmux$2878_CMP ),
    .Y(\$procmux$2877_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2878_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2878_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2879  (
    .A(1'hx),
    .B(\$procmux$2877_Y ),
    .S(\$procmux$2880_CMP ),
    .Y(\$procmux$2879_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2880_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2880_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2887  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$2888_CMP ),
    .Y(\$procmux$2887_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2888_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2888_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$2892  (
    .A(1'h1),
    .B(2'h0),
    .S({ \$procmux$2894_CMP , \$procmux$2893_CMP  }),
    .Y(\$procmux$2892_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2893_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$2893_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:571.13-571.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2894_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .Y(\$procmux$2894_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2895  (
    .A(1'hx),
    .B(\$procmux$2892_Y ),
    .S(\$procmux$2896_CMP ),
    .Y(\$procmux$2895_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2896_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$2896_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:246.9-250.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$28_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .Y(\$procmux$28_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:551.36-555.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$pmux  #(
    .S_WIDTH(32'd9),
    .WIDTH(32'd1)
  ) \$procmux$2901  (
    .A(1'h1),
    .B(9'h000),
    .S({ \$procmux$2910_CTRL , \$procmux$2909_CMP , \$procmux$2908_CMP , \$procmux$2907_CMP , \$procmux$2906_CMP , \$procmux$2905_CMP , \$procmux$2904_CMP , \$procmux$2903_CMP , \$procmux$2902_CMP  }),
    .Y(\$procmux$2901_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:551.36-555.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2902_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00f),
    .Y(\$procmux$2902_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:546.36-550.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2903_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00e),
    .Y(\$procmux$2903_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:541.36-545.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2904_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00d),
    .Y(\$procmux$2904_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:536.36-540.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2905_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00c),
    .Y(\$procmux$2905_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:531.36-535.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2906_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00b),
    .Y(\$procmux$2906_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:526.36-530.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2907_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00a),
    .Y(\$procmux$2907_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:521.36-525.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2908_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h009),
    .Y(\$procmux$2908_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:516.36-520.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2909_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h008),
    .Y(\$procmux$2909_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$290_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$290_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_ANY  (
    .A(\$procmux$2910_CMP ),
    .Y(\$procmux$2910_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .Y(\$procmux$2910_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP1  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h100),
    .Y(\$procmux$2910_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP2  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h002),
    .Y(\$procmux$2910_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP3  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h003),
    .Y(\$procmux$2910_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP4  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h004),
    .Y(\$procmux$2910_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP5  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h006),
    .Y(\$procmux$2910_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP6  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h007),
    .Y(\$procmux$2910_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP7  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h001),
    .Y(\$procmux$2910_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP8  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h005),
    .Y(\$procmux$2910_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:469.36-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP9  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h105),
    .Y(\$procmux$2910_CMP [9])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2912  (
    .A(\$procmux$2901_Y ),
    .B(1'hx),
    .S(\$procmux$2913_CMP ),
    .Y(\$procmux$2912_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2914  (
    .A(1'hx),
    .B(\$procmux$2912_Y ),
    .S(\$procmux$2915_CMP ),
    .Y(\$procmux$2914_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2915_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2915_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:546.36-550.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd2)
  ) \$procmux$2921  (
    .A(2'h0),
    .B(8'hdf),
    .S({ \$procmux$2925_CMP , \$procmux$2924_CMP , \$procmux$2923_CMP , \$procmux$2922_CMP  }),
    .Y(\$procmux$2921_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:546.36-550.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2922_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00e),
    .Y(\$procmux$2922_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:536.36-540.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2923_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00c),
    .Y(\$procmux$2923_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:526.36-530.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2924_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00a),
    .Y(\$procmux$2924_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:521.36-525.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2925_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h009),
    .Y(\$procmux$2925_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2927  (
    .A(\$procmux$2921_Y ),
    .B(2'hx),
    .S(\$procmux$2928_CMP ),
    .Y(\$procmux$2927_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2929  (
    .A(2'hx),
    .B(\$procmux$2927_Y ),
    .S(\$procmux$2930_CMP ),
    .Y(\$procmux$2929_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.41-215.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$293  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$294_CMP ),
    .Y(\$procmux$293_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2930_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2930_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:551.36-555.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd2)
  ) \$procmux$2935  (
    .A(2'h0),
    .B(14'h15af),
    .S({ \$procmux$2942_CMP , \$procmux$2941_CMP , \$procmux$2940_CMP , \$procmux$2939_CMP , \$procmux$2938_CMP , \$procmux$2937_CMP , \$procmux$2936_CMP  }),
    .Y(\$procmux$2935_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:551.36-555.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2936_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00f),
    .Y(\$procmux$2936_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:546.36-550.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2937_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00e),
    .Y(\$procmux$2937_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:541.36-545.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2938_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00d),
    .Y(\$procmux$2938_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:536.36-540.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2939_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00c),
    .Y(\$procmux$2939_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:531.36-535.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2940_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00b),
    .Y(\$procmux$2940_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:526.36-530.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2941_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h00a),
    .Y(\$procmux$2941_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:521.36-525.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458.11-559.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$procmux$2942_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12] }),
    .B(10'h009),
    .Y(\$procmux$2942_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2944  (
    .A(\$procmux$2935_Y ),
    .B(2'hx),
    .S(\$procmux$2945_CMP ),
    .Y(\$procmux$2944_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2946  (
    .A(2'hx),
    .B(\$procmux$2944_Y ),
    .S(\$procmux$2947_CMP ),
    .Y(\$procmux$2946_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2947_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2947_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$295  (
    .A(\$procmux$293_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$295_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2953  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$358 ),
    .B(1'h1),
    .S(\$procmux$2954_CMP ),
    .Y(\$procmux$2953_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2955  (
    .A(1'hx),
    .B(\$procmux$2953_Y ),
    .S(\$procmux$2956_CMP ),
    .Y(\$procmux$2955_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2956_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2956_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2962  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$360 ),
    .B(2'h0),
    .S(\$procmux$2963_CMP ),
    .Y(\$procmux$2962_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2964  (
    .A(2'hx),
    .B(\$procmux$2962_Y ),
    .S(\$procmux$2965_CMP ),
    .Y(\$procmux$2964_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2965_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2965_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$296_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$296_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:456.11-456.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:455.9-560.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2971  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$359 ),
    .B(2'h0),
    .S(\$procmux$2972_CMP ),
    .Y(\$procmux$2971_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2973  (
    .A(2'hx),
    .B(\$procmux$2971_Y ),
    .S(\$procmux$2974_CMP ),
    .Y(\$procmux$2973_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2974_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$2974_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2982  (
    .A(1'hx),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$352 ),
    .S(\$procmux$2983_CMP ),
    .Y(\$procmux$2982_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$2983_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h05),
    .Y(\$procmux$2983_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2985  (
    .A(\$procmux$2982_Y ),
    .B(1'hx),
    .S(\$procmux$2986_CMP ),
    .Y(\$procmux$2985_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2987  (
    .A(1'hx),
    .B(\$procmux$2985_Y ),
    .S(\$procmux$2988_CMP ),
    .Y(\$procmux$2987_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2988_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$2988_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2989  (
    .A(1'hx),
    .B(\$procmux$2987_Y ),
    .S(\$procmux$2990_CMP ),
    .Y(\$procmux$2989_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$2990_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$2990_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2999  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$3000_CMP ),
    .Y(\$procmux$2999_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3000_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h05),
    .Y(\$procmux$3000_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3002  (
    .A(\$procmux$2999_Y ),
    .B(1'hx),
    .S(\$procmux$3003_CMP ),
    .Y(\$procmux$3002_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3004  (
    .A(1'hx),
    .B(\$procmux$3002_Y ),
    .S(\$procmux$3005_CMP ),
    .Y(\$procmux$3004_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3005_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3005_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3006  (
    .A(1'hx),
    .B(\$procmux$3004_Y ),
    .S(\$procmux$3007_CMP ),
    .Y(\$procmux$3006_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3007_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3007_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$301  (
    .A(1'h0),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$301_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3015  (
    .A(1'hx),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$349 ),
    .S(\$procmux$3016_CMP ),
    .Y(\$procmux$3015_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3016_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h0d),
    .Y(\$procmux$3016_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3018  (
    .A(\$procmux$3015_Y ),
    .B(1'hx),
    .S(\$procmux$3019_CMP ),
    .Y(\$procmux$3018_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3020  (
    .A(1'hx),
    .B(\$procmux$3018_Y ),
    .S(\$procmux$3021_CMP ),
    .Y(\$procmux$3020_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3021_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3021_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3022  (
    .A(1'hx),
    .B(\$procmux$3020_Y ),
    .S(\$procmux$3023_CMP ),
    .Y(\$procmux$3022_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3023_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3023_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$302_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$302_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3031  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$3032_CMP ),
    .Y(\$procmux$3031_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3032_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h0d),
    .Y(\$procmux$3032_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3034  (
    .A(\$procmux$3031_Y ),
    .B(1'hx),
    .S(\$procmux$3035_CMP ),
    .Y(\$procmux$3034_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3036  (
    .A(1'hx),
    .B(\$procmux$3034_Y ),
    .S(\$procmux$3037_CMP ),
    .Y(\$procmux$3036_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3037_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3037_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3038  (
    .A(1'hx),
    .B(\$procmux$3036_Y ),
    .S(\$procmux$3039_CMP ),
    .Y(\$procmux$3038_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3039_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3039_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3047  (
    .A(1'h1),
    .B({ \$348y , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$350 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$353  }),
    .S({ \$procmux$3050_CTRL , \$procmux$3049_CMP , \$procmux$3048_CMP  }),
    .Y(\$procmux$3047_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:427.19-433.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3048_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h05),
    .Y(\$procmux$3048_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:418.19-424.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3049_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h0d),
    .Y(\$procmux$3049_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.41-215.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$305  (
    .A({ 2'h0, \$1024y [15:0], \$1020y [15:0] }),
    .B(\$1024y [33:0]),
    .S(\$procmux$306_CMP ),
    .Y(\$procmux$305_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:409.28-409.81|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3050_ANY  (
    .A(\$procmux$3050_CMP ),
    .Y(\$procmux$3050_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:409.28-409.81|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3050_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .Y(\$procmux$3050_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:409.28-409.81|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407.15-443.22" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3050_CMP1  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h08),
    .Y(\$procmux$3050_CMP [1])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3052  (
    .A(\$procmux$3047_Y ),
    .B(1'hx),
    .S(\$procmux$3053_CMP ),
    .Y(\$procmux$3052_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3054  (
    .A(1'hx),
    .B(\$procmux$3052_Y ),
    .S(\$procmux$3055_CMP ),
    .Y(\$procmux$3054_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3055_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3055_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3056  (
    .A(1'hx),
    .B(\$procmux$3054_Y ),
    .S(\$procmux$3057_CMP ),
    .Y(\$procmux$3056_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3057_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3057_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:405.15-405.65|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3064  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$354 ),
    .B(1'h1),
    .S(\$procmux$3065_CMP ),
    .Y(\$procmux$3064_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3066  (
    .A(1'hx),
    .B(\$procmux$3064_Y ),
    .S(\$procmux$3067_CMP ),
    .Y(\$procmux$3066_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3067_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3067_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3068  (
    .A(1'hx),
    .B(\$procmux$3066_Y ),
    .S(\$procmux$3069_CMP ),
    .Y(\$procmux$3068_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3069_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3069_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$307  (
    .A(\$procmux$305_Y ),
    .B(34'hxxxxxxxxx),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$307_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3077  (
    .A(1'h1),
    .B(\$auto$proc_rom.cc:154:do_switch$1 ),
    .S(\$procmux$3078_CMP ),
    .Y(\$procmux$3077_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3078_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26:25]),
    .Y(\$procmux$3078_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3079  (
    .A(1'hx),
    .B(\$procmux$3077_Y ),
    .S(\$procmux$3080_CMP ),
    .Y(\$procmux$3079_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3080_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h0c),
    .Y(\$procmux$3080_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3081  (
    .A(1'hx),
    .B(\$procmux$3079_Y ),
    .S(\$procmux$3082_CMP ),
    .Y(\$procmux$3081_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3082_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$3082_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3083  (
    .A(1'hx),
    .B(\$procmux$3081_Y ),
    .S(\$procmux$3084_CMP ),
    .Y(\$procmux$3083_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3084_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3084_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$308_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$308_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:375.17-379.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3094  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$3095_CMP ),
    .Y(\$procmux$3094_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:375.17-379.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3095_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h01),
    .Y(\$procmux$3095_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3096  (
    .A(1'hx),
    .B(\$procmux$3094_Y ),
    .S(\$procmux$3097_CMP ),
    .Y(\$procmux$3096_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3097_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$3097_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3098  (
    .A(1'hx),
    .B(\$procmux$3096_Y ),
    .S(\$procmux$3099_CMP ),
    .Y(\$procmux$3098_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3099_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3099_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3107  (
    .A(1'h1),
    .B({ \$342y , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$344 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$345  }),
    .S({ \$procmux$3111_CMP , \$procmux$3110_CMP , \$procmux$3108_CMP  }),
    .Y(\$procmux$3107_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382.17-397.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3108_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h0c),
    .Y(\$procmux$3108_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.41-215.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$311  (
    .A(\$791y ),
    .B(1'h0),
    .S(\$procmux$312_CMP ),
    .Y(\$procmux$311_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:375.17-379.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3110_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .B(5'h01),
    .Y(\$procmux$3110_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367.26-367.79|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3111_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27]),
    .Y(\$procmux$3111_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3112  (
    .A(1'hx),
    .B(\$procmux$3107_Y ),
    .S(\$procmux$3113_CMP ),
    .Y(\$procmux$3112_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3113_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$3113_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3114  (
    .A(1'hx),
    .B(\$procmux$3112_Y ),
    .S(\$procmux$3115_CMP ),
    .Y(\$procmux$3114_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3115_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3115_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3121  (
    .A(1'hx),
    .B({ 1'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$346 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$355  }),
    .S({ \$procmux$3125_CTRL , \$procmux$3124_CMP , \$procmux$3122_CMP  }),
    .Y(\$procmux$3121_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:404.13-444.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3122_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3122_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366.13-400.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3124_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$3124_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_ANY  (
    .A(\$procmux$3125_CMP ),
    .Y(\$procmux$3125_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .Y(\$procmux$3125_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP1  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h2),
    .Y(\$procmux$3125_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP2  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h3),
    .Y(\$procmux$3125_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP3  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h4),
    .Y(\$procmux$3125_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP4  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h6),
    .Y(\$procmux$3125_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:363.19-363.39|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357.9-448.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3125_CMP5  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h7),
    .Y(\$procmux$3125_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3126  (
    .A(1'hx),
    .B(\$procmux$3121_Y ),
    .S(\$procmux$3127_CMP ),
    .Y(\$procmux$3126_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3127_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3127_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$313  (
    .A(\$procmux$311_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$313_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:332.15-332.35|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:331.13-333.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3136  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3137_CMP ),
    .Y(\$procmux$3136_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:329.18-334.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3138  (
    .A(1'hx),
    .B(\$procmux$3136_Y ),
    .S(\$procmux$3139_CMP ),
    .Y(\$procmux$3138_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:329.18-334.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3139_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h2),
    .Y(\$procmux$3139_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3140  (
    .A(1'hx),
    .B(\$procmux$3138_Y ),
    .S(\$procmux$3141_CMP ),
    .Y(\$procmux$3140_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3141_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3141_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:211.11-217.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$314_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ),
    .Y(\$procmux$314_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:328.18-328.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$3152  (
    .A(2'h0),
    .B(4'h9),
    .S({ \$procmux$3154_CMP , \$procmux$3153_CMP  }),
    .Y(\$procmux$3152_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:328.18-328.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3153_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$3153_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:327.18-327.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3154_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .Y(\$procmux$3154_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3155  (
    .A(2'hx),
    .B(\$procmux$3152_Y ),
    .S(\$procmux$3156_CMP ),
    .Y(\$procmux$3155_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3156_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3156_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:329.18-334.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3166  (
    .A(1'h1),
    .B({ 2'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$338  }),
    .S({ \$procmux$3169_CMP , \$procmux$3168_CMP , \$procmux$3167_CMP  }),
    .Y(\$procmux$3166_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:329.18-334.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3167_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h2),
    .Y(\$procmux$3167_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:328.18-328.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3168_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$3168_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:327.18-327.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3169_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .Y(\$procmux$3169_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$317  (
    .A(\$1021y ),
    .B({ \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [67:50] }),
    .S(\$procmux$318_CMP ),
    .Y(\$procmux$317_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3170  (
    .A(1'hx),
    .B(\$procmux$3166_Y ),
    .S(\$procmux$3171_CMP ),
    .Y(\$procmux$3170_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3171_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3171_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:311.20-311.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$3183  (
    .A(2'h0),
    .B(4'h9),
    .S({ \$procmux$3185_CMP , \$procmux$3184_CMP  }),
    .Y(\$procmux$3183_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:311.20-311.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3184_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$3184_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:310.20-310.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3185_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .Y(\$procmux$3185_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3186  (
    .A(2'hx),
    .B(\$procmux$3183_Y ),
    .S(\$procmux$3187_CMP ),
    .Y(\$procmux$3186_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3187_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3187_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$319  (
    .A({ 18'h00000, \$1020y [31:16] }),
    .B(34'h000000000),
    .S(\$procmux$320_CMP ),
    .Y(\$procmux$319_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:312.20-312.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3198  (
    .A(1'h1),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$334 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$334 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$334  }),
    .S({ \$procmux$3201_CMP , \$procmux$3200_CMP , \$procmux$3199_CMP  }),
    .Y(\$procmux$3198_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:312.20-312.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3199_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h2),
    .Y(\$procmux$3199_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:311.20-311.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3200_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .B(2'h1),
    .Y(\$procmux$3200_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:310.20-310.41|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309.9-314.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3201_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [13:12]),
    .Y(\$procmux$3201_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3202  (
    .A(1'hx),
    .B(\$procmux$3198_Y ),
    .S(\$procmux$3203_CMP ),
    .Y(\$procmux$3202_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3203_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3203_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$321  (
    .A(1'h0),
    .B(\$1026y ),
    .S(\$procmux$322_CMP ),
    .Y(\$procmux$321_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:305.11-305.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:304.9-306.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3212  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3213_CMP ),
    .Y(\$procmux$3212_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3214  (
    .A(1'hx),
    .B(\$procmux$3212_Y ),
    .S(\$procmux$3215_CMP ),
    .Y(\$procmux$3214_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3215_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3215_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3226  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$3227_CTRL ),
    .Y(\$procmux$3226_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_ANY  (
    .A(\$procmux$3227_CMP ),
    .Y(\$procmux$3227_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .Y(\$procmux$3227_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP1  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h1),
    .Y(\$procmux$3227_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP2  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h4),
    .Y(\$procmux$3227_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP3  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h5),
    .Y(\$procmux$3227_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP4  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h6),
    .Y(\$procmux$3227_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:286.20-286.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280.9-288.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3227_CMP5  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14:12]),
    .B(3'h7),
    .Y(\$procmux$3227_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3228  (
    .A(1'hx),
    .B(\$procmux$3226_Y ),
    .S(\$procmux$3229_CMP ),
    .Y(\$procmux$3228_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3229_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h63),
    .Y(\$procmux$3229_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:271.11-271.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:270.9-272.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3241  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3242_CMP ),
    .Y(\$procmux$3241_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3243  (
    .A(1'hx),
    .B(\$procmux$3241_Y ),
    .S(\$procmux$3244_CMP ),
    .Y(\$procmux$3243_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3244_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3244_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:220.15-236.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:208.7-242.14" */
  \$mux  #(
    .WIDTH(32'd16)
  ) \$procmux$325  (
    .A(\$21y [15:0]),
    .B(\$21y [31:16]),
    .S(\$procmux$326_CMP ),
    .Y(\$procmux$325_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.34-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.9-269.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3256  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$3257_CMP ),
    .Y(\$procmux$3256_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3258  (
    .A(1'hx),
    .B(\$procmux$3256_Y ),
    .S(\$procmux$3259_CMP ),
    .Y(\$procmux$3258_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3259_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3259_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.34-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:262.9-269.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3271  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3272_CMP ),
    .Y(\$procmux$3271_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3273  (
    .A(1'hx),
    .B(\$procmux$3271_Y ),
    .S(\$procmux$3274_CMP ),
    .Y(\$procmux$3273_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3274_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3274_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.34-253.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.9-256.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3287  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$3288_CMP ),
    .Y(\$procmux$3287_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3289  (
    .A(1'hx),
    .B(\$procmux$3287_Y ),
    .S(\$procmux$3290_CMP ),
    .Y(\$procmux$3289_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$329  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$330_CMP ),
    .Y(\$procmux$329_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3290_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3290_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.34-253.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:249.9-256.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3303  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3304_CMP ),
    .Y(\$procmux$3303_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3305  (
    .A(1'hx),
    .B(\$procmux$3303_Y ),
    .S(\$procmux$3306_CMP ),
    .Y(\$procmux$3305_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3306_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3306_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$331  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1522 , \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [5:0] }),
    .S(\$procmux$332_CMP ),
    .Y(\$procmux$331_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3317  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3318_CMP ),
    .Y(\$procmux$3317_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3318_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h63),
    .Y(\$procmux$3318_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3322  (
    .A(1'h0),
    .B({ 2'h3, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$370  }),
    .S({ \$procmux$3327_CMP , \$procmux$3325_CMP , \$procmux$3323_CMP  }),
    .Y(\$procmux$3322_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3323_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$3323_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3325_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3325_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3327_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3327_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$333  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$334_CMP ),
    .Y(\$procmux$333_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3336  (
    .A(1'h0),
    .B(\$337y ),
    .S(\$procmux$3337_CMP ),
    .Y(\$procmux$3336_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3337_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3337_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$3346  (
    .A(2'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$336 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$340  }),
    .S({ \$procmux$3349_CMP , \$procmux$3347_CMP  }),
    .Y(\$procmux$3346_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3347_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3347_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3349_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3349_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.35-114.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$335  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1108 ),
    .S(\$procmux$336_CMP ),
    .Y(\$procmux$335_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3359  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3360_CMP ),
    .Y(\$procmux$3359_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3360_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3360_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$3369  (
    .A(1'h0),
    .B(2'h3),
    .S({ \$procmux$3372_CMP , \$procmux$3370_CMP  }),
    .Y(\$procmux$3369_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.35-114.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$337  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1107 ),
    .S(\$procmux$338_CMP ),
    .Y(\$procmux$337_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3370_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3370_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3372_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3372_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3375  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$397 ),
    .S(\$procmux$3376_CMP ),
    .Y(\$procmux$3375_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3376_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3376_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3381  (
    .A(2'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$363 ),
    .S(\$procmux$3382_CMP ),
    .Y(\$procmux$3381_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3382_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3382_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3387  (
    .A(2'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$362 ),
    .S(\$procmux$3388_CMP ),
    .Y(\$procmux$3387_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3388_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3388_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.35-114.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$339  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d$1105 ),
    .S(\$procmux$340_CMP ),
    .Y(\$procmux$339_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3393  (
    .A(1'h0),
    .B(3'h7),
    .S({ \$procmux$3398_CMP , \$procmux$3396_CMP , \$procmux$3394_CMP  }),
    .Y(\$procmux$3393_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3394_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3394_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3396_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3396_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3398_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h63),
    .Y(\$procmux$3398_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:246.9-250.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$34  (
    .A(32'hxxxxxxxx),
    .B({ 28'h0000000, data_rdata_i_low }),
    .S(\$procmux$35_CMP ),
    .Y(\$procmux$34_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd1)
  ) \$procmux$3401  (
    .A(1'h0),
    .B({ 6'h3f, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$396  }),
    .S({ \$procmux$3414_CMP , \$procmux$3412_CMP , \$procmux$3410_CMP , \$procmux$3408_CMP , \$procmux$3406_CMP , \$procmux$3404_CMP , \$procmux$3402_CMP  }),
    .Y(\$procmux$3401_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3402_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3402_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3404_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3404_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3406_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3406_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3408_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3408_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.35-114.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$341  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d$1103 ),
    .S(\$procmux$342_CMP ),
    .Y(\$procmux$341_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3410_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3410_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3412_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h63),
    .Y(\$procmux$3412_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3414_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3414_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3417  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$395 ),
    .S(\$procmux$3418_CMP ),
    .Y(\$procmux$3417_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3418_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3418_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3422  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$369 ),
    .S(\$procmux$3423_CMP ),
    .Y(\$procmux$3422_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3423_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$3423_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3427  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$328 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$330 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$368  }),
    .S({ \$procmux$3432_CMP , \$procmux$3430_CMP , \$procmux$3428_CMP  }),
    .Y(\$procmux$3427_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3428_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$3428_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.35-114.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:108.14-114.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$343  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q ),
    .B(\$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d$1102 ),
    .S(\$procmux$344_CMP ),
    .Y(\$procmux$343_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3430_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3430_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3432_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3432_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3435  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$394 ),
    .S(\$procmux$3436_CMP ),
    .Y(\$procmux$3435_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3436_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3436_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3439  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$393 ),
    .S(\$procmux$3440_CMP ),
    .Y(\$procmux$3439_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3440_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3440_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3443  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$392 ),
    .S(\$procmux$3444_CMP ),
    .Y(\$procmux$3443_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3444_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3444_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3447  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$391 ),
    .S(\$procmux$3448_CMP ),
    .Y(\$procmux$3447_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3448_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3448_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3451  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$390 ),
    .S(\$procmux$3452_CMP ),
    .Y(\$procmux$3451_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3452_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3452_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3455  (
    .A(2'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$389 ),
    .S(\$procmux$3456_CMP ),
    .Y(\$procmux$3455_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3456_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3456_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd1)
  ) \$procmux$3459  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$327 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$329 , 4'hf, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$367 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$388  }),
    .S({ \$procmux$3472_CMP , \$procmux$3470_CMP , \$procmux$3468_CMP , \$procmux$3467_CMP , \$procmux$3466_CMP , \$procmux$3464_CMP , \$procmux$3462_CMP , \$procmux$3460_CMP  }),
    .Y(\$procmux$3459_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3460_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3460_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3462_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$3462_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3464_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3464_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3466_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3466_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:350.9-350.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3467_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h17),
    .Y(\$procmux$3467_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:346.9-346.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3468_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h37),
    .Y(\$procmux$3468_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3470_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3470_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3472_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3472_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3475  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$387 ),
    .S(\$procmux$3476_CMP ),
    .Y(\$procmux$3475_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3476_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3476_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$pmux  #(
    .S_WIDTH(32'd11),
    .WIDTH(32'd1)
  ) \$procmux$3479  (
    .A(1'h1),
    .B({ 1'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$332 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$333 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$335 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$339 , 2'h0, \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$356 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$361 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$366 , \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$386  }),
    .S({ \$procmux$3497_CMP , \$procmux$3496_CMP , \$procmux$3494_CMP , \$procmux$3492_CMP , \$procmux$3490_CMP , \$procmux$3488_CMP , \$procmux$3487_CMP , \$procmux$3486_CMP , \$procmux$3484_CMP , \$procmux$3482_CMP , \$procmux$3480_CMP  }),
    .Y(\$procmux$3479_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3480_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h73),
    .Y(\$procmux$3480_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3482_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h0f),
    .Y(\$procmux$3482_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:451.18-561.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3484_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h33),
    .Y(\$procmux$3484_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:353.22-449.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3486_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h13),
    .Y(\$procmux$3486_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:350.9-350.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3487_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h17),
    .Y(\$procmux$3487_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:346.9-346.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3488_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h37),
    .Y(\$procmux$3488_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3490_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h03),
    .Y(\$procmux$3490_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:298.21-315.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3492_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h23),
    .Y(\$procmux$3492_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:277.22-292.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3494_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h63),
    .Y(\$procmux$3494_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:259.20-275.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3496_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h67),
    .Y(\$procmux$3496_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:246.19-257.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$3497_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0]),
    .B(7'h6f),
    .Y(\$procmux$3497_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:200.7-200.30|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:198.5-201.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3498  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$401 ),
    .B(2'h0),
    .S(\$procmux$3499_CMP ),
    .Y(\$procmux$3498_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:427.18-427.46|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:425.5-429.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$3500  (
    .A(32'hxxxxxxxx),
    .B({ \$939y , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int$1372  }),
    .S({ \$procmux$3502_CMP , \$procmux$3501_CMP  }),
    .Y(\$procmux$3500_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:426.18-426.46|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:425.5-429.12" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3502_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel ),
    .Y(\$procmux$3502_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:409.9-409.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:408.16-410.10" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$3503  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [33:0]),
    .B(\$937y ),
    .S(\$procmux$3504_CMP ),
    .Y(\$procmux$3503_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:409.9-409.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:408.16-410.10" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$3505  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imd_val_q [67:34]),
    .B(\$936y ),
    .S(\$procmux$3506_CMP ),
    .Y(\$procmux$3505_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3507  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$3508_CMP ),
    .Y(\$procmux$3507_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd32)
  ) \$procmux$3511  (
    .A(32'd4),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31:20], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31:25], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [11:7], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [7], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [30:25], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [11:8], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31:12], 12'h000, \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [31], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [19:12], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [20], \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o [30:21], 1'h0, \$298y  }),
    .S({ \$procmux$3517_CMP , \$procmux$3516_CMP , \$procmux$3515_CMP , \$procmux$3514_CMP , \$procmux$3513_CMP , \$procmux$3512_CMP  }),
    .Y(\$procmux$3511_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3512_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h5),
    .Y(\$procmux$3512_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:381.26-381.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3513_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h4),
    .Y(\$procmux$3513_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:380.26-380.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3514_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h3),
    .Y(\$procmux$3514_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:379.26-379.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3515_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h2),
    .Y(\$procmux$3515_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:378.26-378.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3516_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .B(3'h1),
    .Y(\$procmux$3516_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:377.26-377.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3517_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ),
    .Y(\$procmux$3517_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$3518  (
    .A(32'hxxxxxxxx),
    .B({ \$19y , \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q , \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o , \$294y  }),
    .S({ \$procmux$3522_CMP , \$procmux$3521_CMP , \$procmux$3520_CMP , \$procmux$3519_CMP  }),
    .Y(\$procmux$3518_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3519_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(2'h3),
    .Y(\$procmux$3519_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:321.20-321.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3520_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(2'h2),
    .Y(\$procmux$3520_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:320.20-320.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3521_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .B(2'h1),
    .Y(\$procmux$3521_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:319.20-319.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3522_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ),
    .Y(\$procmux$3522_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3528  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [7]),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1496 [1]),
    .S(\$procmux$3529_CMP ),
    .Y(\$procmux$3528_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$3533  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [6]),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1496 [0], 1'h0 }),
    .S({ \$procmux$3536_CMP , \$procmux$3534_CMP  }),
    .Y(\$procmux$3533_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.25-800.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3540  (
    .A({ \$1399y , \$1400y , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [4:0] }),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q ),
    .S(\$procmux$3541_CMP ),
    .Y(\$procmux$3540_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3542  (
    .A(7'hxx),
    .B(\$procmux$3540_Y ),
    .S(\$procmux$3543_CMP ),
    .Y(\$procmux$3542_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.25-800.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3547  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446 ),
    .B(1'h1),
    .S(\$procmux$3548_CMP ),
    .Y(\$procmux$3547_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3549  (
    .A(1'hx),
    .B(\$procmux$3547_Y ),
    .S(\$procmux$3550_CMP ),
    .Y(\$procmux$3549_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$355  (
    .A(32'd0),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result$998 , 25'h0000000, \$947y [7:1], \$984y , 31'h00000000, \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result$960  }),
    .S({ \$procmux$359_CTRL , \$procmux$358_CTRL , \$procmux$357_CTRL , \$procmux$356_CTRL  }),
    .Y(\$procmux$355_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.25-800.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3554  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445 ),
    .B(1'h1),
    .S(\$procmux$3555_CMP ),
    .Y(\$procmux$3554_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3556  (
    .A(1'hx),
    .B(\$procmux$3554_Y ),
    .S(\$procmux$3557_CMP ),
    .Y(\$procmux$3556_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.25-800.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3561  (
    .A({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q ),
    .S(\$procmux$3562_CMP ),
    .Y(\$procmux$3561_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3563  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3561_Y ),
    .S(\$procmux$3564_CMP ),
    .Y(\$procmux$3563_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:784.11-784.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:783.9-785.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3566  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [1]),
    .B(1'h0),
    .S(\$procmux$3567_CMP ),
    .Y(\$procmux$3566_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3568  (
    .A(1'hx),
    .B(\$procmux$3566_Y ),
    .S(\$procmux$3569_CMP ),
    .Y(\$procmux$3568_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd8),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_ANY  (
    .A(\$procmux$356_CMP ),
    .Y(\$procmux$356_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1d),
    .Y(\$procmux$356_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1e),
    .Y(\$procmux$356_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1b),
    .Y(\$procmux$356_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1c),
    .Y(\$procmux$356_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h19),
    .Y(\$procmux$356_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP5  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1a),
    .Y(\$procmux$356_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP6  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2b),
    .Y(\$procmux$356_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$356_CMP7  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2c),
    .Y(\$procmux$356_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3573  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [1]),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[1]$1499 ),
    .S(\$procmux$3574_CMP ),
    .Y(\$procmux$3573_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.25-800.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:792.9-804.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3577  (
    .A(3'h4),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q ),
    .S(\$procmux$3578_CMP ),
    .Y(\$procmux$3577_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3579  (
    .A(3'hx),
    .B(\$procmux$3577_Y ),
    .S(\$procmux$3580_CMP ),
    .Y(\$procmux$3579_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_ANY  (
    .A(\$procmux$357_CMP ),
    .Y(\$procmux$357_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h0a),
    .Y(\$procmux$357_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h09),
    .Y(\$procmux$357_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h08),
    .Y(\$procmux$357_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h0c),
    .Y(\$procmux$357_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$357_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h0b),
    .Y(\$procmux$357_CMP [4])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.50-769.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.13-769.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3584  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [7]),
    .B(1'h1),
    .S(\$procmux$3585_CMP ),
    .Y(\$procmux$3584_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.56-770.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3586  (
    .A(\$procmux$3584_Y ),
    .B(1'hx),
    .S(\$1462y ),
    .Y(\$procmux$3586_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3588  (
    .A(\$procmux$3586_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3588_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_ANY  (
    .A(\$procmux$358_CMP ),
    .Y(\$procmux$358_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .Y(\$procmux$358_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h01),
    .Y(\$procmux$358_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h16),
    .Y(\$procmux$358_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h17),
    .Y(\$procmux$358_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$358_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h18),
    .Y(\$procmux$358_CMP [4])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3591  (
    .A(\$procmux$3588_Y ),
    .B(1'hx),
    .S(\$procmux$3592_CMP ),
    .Y(\$procmux$3591_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3593  (
    .A(1'hx),
    .B(\$procmux$3591_Y ),
    .S(\$procmux$3594_CMP ),
    .Y(\$procmux$3593_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.56-770.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3599  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1465 ),
    .B(1'h0),
    .S(\$1462y ),
    .Y(\$procmux$3599_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_ANY  (
    .A(\$procmux$359_CMP ),
    .Y(\$procmux$359_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h02),
    .Y(\$procmux$359_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h05),
    .Y(\$procmux$359_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h03),
    .Y(\$procmux$359_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h06),
    .Y(\$procmux$359_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h04),
    .Y(\$procmux$359_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$359_CMP5  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h07),
    .Y(\$procmux$359_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:246.9-250.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$35_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .Y(\$procmux$35_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:233.16-233.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$36  (
    .A(32'hxxxxxxxx),
    .B({ 28'h0000000, data_rdata_i_low, 4'h0, data_rdata_i_low, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q , 12'h000, data_rdata_i_low, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q [23:8], 20'h00000, data_rdata_i_low, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q [23:16] }),
    .S({ \$procmux$40_CMP , \$procmux$39_CMP , \$procmux$38_CMP , \$procmux$37_CMP  }),
    .Y(\$procmux$36_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3601  (
    .A(\$procmux$3599_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3601_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3604  (
    .A(\$procmux$3601_Y ),
    .B(1'hx),
    .S(\$procmux$3605_CMP ),
    .Y(\$procmux$3604_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3606  (
    .A(1'hx),
    .B(\$procmux$3604_Y ),
    .S(\$procmux$3607_CMP ),
    .Y(\$procmux$3606_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:394.20-394.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:392.5-396.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$361  (
    .A(\$990y ),
    .B({ \$988y , \$989y  }),
    .S({ \$procmux$363_CMP , \$procmux$362_CMP  }),
    .Y(\$procmux$361_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.56-770.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3612  (
    .A({ \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7]$1464 , 1'h1 }),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [7:6]),
    .S(\$1462y ),
    .Y(\$procmux$3612_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3614  (
    .A(\$procmux$3612_Y ),
    .B(2'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3614_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3617  (
    .A(\$procmux$3614_Y ),
    .B(2'hx),
    .S(\$procmux$3618_CMP ),
    .Y(\$procmux$3617_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3619  (
    .A(2'hx),
    .B(\$procmux$3617_Y ),
    .S(\$procmux$3620_CMP ),
    .Y(\$procmux$3619_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.56-770.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3625  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456 ),
    .S(\$1462y ),
    .Y(\$procmux$3625_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3627  (
    .A(\$procmux$3625_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3627_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3630  (
    .A(\$procmux$3627_Y ),
    .B(1'hx),
    .S(\$procmux$3631_CMP ),
    .Y(\$procmux$3630_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3632  (
    .A(1'hx),
    .B(\$procmux$3630_Y ),
    .S(\$procmux$3633_CMP ),
    .Y(\$procmux$3632_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3638  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1468 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3638_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3641  (
    .A(\$procmux$3638_Y ),
    .B(1'hx),
    .S(\$procmux$3642_CMP ),
    .Y(\$procmux$3641_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3643  (
    .A(1'hx),
    .B(\$procmux$3641_Y ),
    .S(\$procmux$3644_CMP ),
    .Y(\$procmux$3643_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3649  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1467 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [7:6]),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3649_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3652  (
    .A(\$procmux$3649_Y ),
    .B(2'hx),
    .S(\$procmux$3653_CMP ),
    .Y(\$procmux$3652_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3654  (
    .A(2'hx),
    .B(\$procmux$3652_Y ),
    .S(\$procmux$3655_CMP ),
    .Y(\$procmux$3654_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3660  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$735 ),
    .B({ \$1399y , \$1400y , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [4:0] }),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3660_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3663  (
    .A(\$procmux$3660_Y ),
    .B(7'hxx),
    .S(\$procmux$3664_CMP ),
    .Y(\$procmux$3663_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3665  (
    .A(7'hxx),
    .B(\$procmux$3663_Y ),
    .S(\$procmux$3666_CMP ),
    .Y(\$procmux$3665_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$3671  (
    .A({ 1'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [5], \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q  }),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [5:2]),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3671_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$3674  (
    .A(\$procmux$3671_Y ),
    .B(4'hx),
    .S(\$procmux$3675_CMP ),
    .Y(\$procmux$3674_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$3676  (
    .A(4'hx),
    .B(\$procmux$3674_Y ),
    .S(\$procmux$3677_CMP ),
    .Y(\$procmux$3676_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3682  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1466 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3682_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3685  (
    .A(\$procmux$3682_Y ),
    .B(1'hx),
    .S(\$procmux$3686_CMP ),
    .Y(\$procmux$3685_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3687  (
    .A(1'hx),
    .B(\$procmux$3685_Y ),
    .S(\$procmux$3688_CMP ),
    .Y(\$procmux$3687_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3693  (
    .A(1'h1),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3693_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3696  (
    .A(\$procmux$3693_Y ),
    .B(1'hx),
    .S(\$procmux$3697_CMP ),
    .Y(\$procmux$3696_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3698  (
    .A(1'hx),
    .B(\$procmux$3696_Y ),
    .S(\$procmux$3699_CMP ),
    .Y(\$procmux$3698_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3704  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1447 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3704_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3707  (
    .A(\$procmux$3704_Y ),
    .B(1'hx),
    .S(\$procmux$3708_CMP ),
    .Y(\$procmux$3707_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3709  (
    .A(1'hx),
    .B(\$procmux$3707_Y ),
    .S(\$procmux$3710_CMP ),
    .Y(\$procmux$3709_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3715  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$743 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3715_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3718  (
    .A(\$procmux$3715_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3719_CMP ),
    .Y(\$procmux$3718_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3720  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3718_Y ),
    .S(\$procmux$3721_CMP ),
    .Y(\$procmux$3720_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3726  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3726_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3729  (
    .A(\$procmux$3726_Y ),
    .B(1'hx),
    .S(\$procmux$3730_CMP ),
    .Y(\$procmux$3729_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3731  (
    .A(1'hx),
    .B(\$procmux$3729_Y ),
    .S(\$procmux$3732_CMP ),
    .Y(\$procmux$3731_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3737  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3737_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3740  (
    .A(\$procmux$3737_Y ),
    .B(1'hx),
    .S(\$procmux$3741_CMP ),
    .Y(\$procmux$3740_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3742  (
    .A(1'hx),
    .B(\$procmux$3740_Y ),
    .S(\$procmux$3743_CMP ),
    .Y(\$procmux$3742_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3748  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1460 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3748_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3751  (
    .A(\$procmux$3748_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3752_CMP ),
    .Y(\$procmux$3751_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3753  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3751_Y ),
    .S(\$procmux$3754_CMP ),
    .Y(\$procmux$3753_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3759  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1442 ),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3759_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3762  (
    .A(\$procmux$3759_Y ),
    .B(1'hx),
    .S(\$procmux$3763_CMP ),
    .Y(\$procmux$3762_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3764  (
    .A(1'hx),
    .B(\$procmux$3762_Y ),
    .S(\$procmux$3765_CMP ),
    .Y(\$procmux$3764_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:306.16-306.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:305.5-316.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$377  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$378_CMP ),
    .Y(\$procmux$377_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3772  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1480 ),
    .B(1'h0),
    .S(\$procmux$3773_CMP ),
    .Y(\$procmux$3772_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3774  (
    .A(1'hx),
    .B(\$procmux$3772_Y ),
    .S(\$procmux$3775_CMP ),
    .Y(\$procmux$3774_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3782  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1479 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [7:6]),
    .S(\$procmux$3783_CMP ),
    .Y(\$procmux$3782_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3784  (
    .A(2'hx),
    .B(\$procmux$3782_Y ),
    .S(\$procmux$3785_CMP ),
    .Y(\$procmux$3784_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:306.16-306.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:305.5-316.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$378_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h0a),
    .Y(\$procmux$378_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3791  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [8:6]),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q ),
    .S(\$procmux$3792_CMP ),
    .Y(\$procmux$3791_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3793  (
    .A(3'hx),
    .B(\$procmux$3791_Y ),
    .S(\$procmux$3794_CMP ),
    .Y(\$procmux$3793_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:233.16-233.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$37_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$37_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3800  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [1:0]),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ),
    .S(\$procmux$3801_CMP ),
    .Y(\$procmux$3800_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3802  (
    .A(2'hx),
    .B(\$procmux$3800_Y ),
    .S(\$procmux$3803_CMP ),
    .Y(\$procmux$3802_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3810  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1478 ),
    .B({ \$1399y , \$1400y , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [4:0] }),
    .S(\$procmux$3811_CMP ),
    .Y(\$procmux$3810_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3812  (
    .A(7'hxx),
    .B(\$procmux$3810_Y ),
    .S(\$procmux$3813_CMP ),
    .Y(\$procmux$3812_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$3820  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1477 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [5:2]),
    .S(\$procmux$3821_CMP ),
    .Y(\$procmux$3820_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$3822  (
    .A(4'hx),
    .B(\$procmux$3820_Y ),
    .S(\$procmux$3823_CMP ),
    .Y(\$procmux$3822_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$383  (
    .A(\$950y ),
    .B({ \$958y , \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal$956 , \$959y  }),
    .S({ \$procmux$386_CMP , \$procmux$385_CTRL , \$procmux$384_CTRL  }),
    .Y(\$procmux$383_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3830  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1476 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456 ),
    .S(\$procmux$3831_CMP ),
    .Y(\$procmux$3830_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3832  (
    .A(1'hx),
    .B(\$procmux$3830_Y ),
    .S(\$procmux$3833_CMP ),
    .Y(\$procmux$3832_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3840  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1475 ),
    .B(1'h0),
    .S(\$procmux$3841_CMP ),
    .Y(\$procmux$3840_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3842  (
    .A(1'hx),
    .B(\$procmux$3840_Y ),
    .S(\$procmux$3843_CMP ),
    .Y(\$procmux$3842_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3849  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1450 ),
    .B(1'h1),
    .S(\$procmux$3850_CMP ),
    .Y(\$procmux$3849_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_ANY  (
    .A(\$procmux$384_CMP ),
    .Y(\$procmux$384_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h19),
    .Y(\$procmux$384_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1a),
    .Y(\$procmux$384_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1f),
    .Y(\$procmux$384_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h20),
    .Y(\$procmux$384_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2b),
    .Y(\$procmux$384_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.27-167.58|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$384_CMP5  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2c),
    .Y(\$procmux$384_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3851  (
    .A(1'hx),
    .B(\$procmux$3849_Y ),
    .S(\$procmux$3852_CMP ),
    .Y(\$procmux$3851_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3858  (
    .A({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1460 ),
    .S(\$procmux$3859_CMP ),
    .Y(\$procmux$3858_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:164.27-164.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$385_ANY  (
    .A(\$procmux$385_CMP ),
    .Y(\$procmux$385_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:164.27-164.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$385_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1b),
    .Y(\$procmux$385_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:164.27-164.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$385_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1c),
    .Y(\$procmux$385_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:164.27-164.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$385_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h21),
    .Y(\$procmux$385_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:164.27-164.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$385_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h22),
    .Y(\$procmux$385_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3860  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3858_Y ),
    .S(\$procmux$3861_CMP ),
    .Y(\$procmux$3860_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3867  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1449 ),
    .B(1'h1),
    .S(\$procmux$3868_CMP ),
    .Y(\$procmux$3867_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3869  (
    .A(1'hx),
    .B(\$procmux$3867_Y ),
    .S(\$procmux$3870_CMP ),
    .Y(\$procmux$3869_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:162.27-162.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160.5-170.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$386_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1e),
    .Y(\$procmux$386_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3877  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1474 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1447 ),
    .S(\$procmux$3878_CMP ),
    .Y(\$procmux$3877_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3879  (
    .A(1'hx),
    .B(\$procmux$3877_Y ),
    .S(\$procmux$3880_CMP ),
    .Y(\$procmux$3879_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:138.7-138.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.5-141.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$388  (
    .A(1'h1),
    .B(\$955y ),
    .S(\$952y ),
    .Y(\$procmux$388_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3887  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1473 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .S(\$procmux$3888_CMP ),
    .Y(\$procmux$3887_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3889  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3887_Y ),
    .S(\$procmux$3890_CMP ),
    .Y(\$procmux$3889_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3897  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1472 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446 ),
    .S(\$procmux$3898_CMP ),
    .Y(\$procmux$3897_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3899  (
    .A(1'hx),
    .B(\$procmux$3897_Y ),
    .S(\$procmux$3900_CMP ),
    .Y(\$procmux$3899_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:232.16-232.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$38_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$38_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3907  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1471 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445 ),
    .S(\$procmux$3908_CMP ),
    .Y(\$procmux$3907_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3909  (
    .A(1'hx),
    .B(\$procmux$3907_Y ),
    .S(\$procmux$3910_CMP ),
    .Y(\$procmux$3909_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$391  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$392_CTRL ),
    .Y(\$procmux$391_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3917  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1470 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .S(\$procmux$3918_CMP ),
    .Y(\$procmux$3917_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3919  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3917_Y ),
    .S(\$procmux$3920_CMP ),
    .Y(\$procmux$3919_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3927  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1469 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1442 ),
    .S(\$procmux$3928_CMP ),
    .Y(\$procmux$3927_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3929  (
    .A(1'hx),
    .B(\$procmux$3927_Y ),
    .S(\$procmux$3930_CMP ),
    .Y(\$procmux$3929_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_ANY  (
    .A(\$procmux$392_CMP ),
    .Y(\$procmux$392_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1b),
    .Y(\$procmux$392_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h19),
    .Y(\$procmux$392_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2b),
    .Y(\$procmux$392_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1f),
    .Y(\$procmux$392_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:126.16-126.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120.5-129.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$392_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h21),
    .Y(\$procmux$392_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:727.13-727.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:719.9-730.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$3935  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 33'h000000000 }),
    .S({ \$procmux$3937_CMP , \$procmux$3936_CMP  }),
    .Y(\$procmux$3935_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3938  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3935_Y ),
    .S(\$procmux$3939_CMP ),
    .Y(\$procmux$3938_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:99.26-99.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:97.5-101.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd33)
  ) \$procmux$394  (
    .A({ \$302y , 1'h0 }),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o$1110 , \$944y  }),
    .S({ \$procmux$396_CMP , \$procmux$395_CMP  }),
    .Y(\$procmux$394_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3945  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1497 ),
    .S(\$procmux$3946_CMP ),
    .Y(\$procmux$3945_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd4)
  ) \$procmux$3950  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [5:2]),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1492 , \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4], \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[4:2]$1503  }),
    .S({ \$procmux$3953_CMP , \$procmux$3951_CMP  }),
    .Y(\$procmux$3950_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3959  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [8:6]),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1495 ),
    .S(\$procmux$3960_CMP ),
    .Y(\$procmux$3959_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3966  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [1:0]),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1494 ),
    .S(\$procmux$3967_CMP ),
    .Y(\$procmux$3966_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd7)
  ) \$procmux$3971  (
    .A({ \$1399y , \$1400y , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [4:0] }),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1493 , \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1504  }),
    .S({ \$procmux$3974_CMP , \$procmux$3972_CMP  }),
    .Y(\$procmux$3971_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.50-769.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:766.13-769.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3978  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3979_CMP ),
    .Y(\$procmux$3978_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:89.26-89.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:85.5-91.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd33)
  ) \$procmux$398  (
    .A({ \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 , 1'h1 }),
    .B({ \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o$1109 , \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 [30:0], 2'h1, \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 [29:0], 3'h1, \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 [28:0], 4'h1 }),
    .S({ \$procmux$402_CMP , \$procmux$401_CMP , \$procmux$400_CMP , \$procmux$399_CMP  }),
    .Y(\$procmux$398_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.56-770.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:760.11-770.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3980  (
    .A(\$procmux$3978_Y ),
    .B(1'hx),
    .S(\$1462y ),
    .Y(\$procmux$3980_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3982  (
    .A(\$procmux$3980_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .Y(\$procmux$3982_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3985  (
    .A(\$procmux$3982_Y ),
    .B(1'hx),
    .S(\$procmux$3986_CMP ),
    .Y(\$procmux$3985_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3987  (
    .A(1'hx),
    .B(\$procmux$3985_Y ),
    .S(\$procmux$3988_CMP ),
    .Y(\$procmux$3987_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$3992  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ),
    .B({ 2'h3, \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [1:0], \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [3:2] }),
    .S({ \$procmux$3996_CMP , \$procmux$3994_CMP , \$procmux$3993_CMP  }),
    .Y(\$procmux$3992_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:231.16-231.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$39_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h1),
    .Y(\$procmux$39_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4000  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1491 , 1'h1 }),
    .S({ \$procmux$4003_CMP , \$procmux$4001_CMP  }),
    .Y(\$procmux$4000_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4009  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1490 ),
    .S(\$procmux$4010_CMP ),
    .Y(\$procmux$4009_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4016  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1450 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1489 ),
    .S(\$procmux$4017_CMP ),
    .Y(\$procmux$4016_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4023  (
    .A({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1488 ),
    .S(\$procmux$4024_CMP ),
    .Y(\$procmux$4023_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4030  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1449 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1487 ),
    .S(\$procmux$4031_CMP ),
    .Y(\$procmux$4030_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4037  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1447 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1486 ),
    .S(\$procmux$4038_CMP ),
    .Y(\$procmux$4037_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4044  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1485 ),
    .S(\$procmux$4045_CMP ),
    .Y(\$procmux$4044_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4049  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1484 , \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1502  }),
    .S({ \$procmux$4052_CMP , \$procmux$4050_CMP  }),
    .Y(\$procmux$4049_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4056  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1483 , \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1501  }),
    .S({ \$procmux$4059_CMP , \$procmux$4057_CMP  }),
    .Y(\$procmux$4056_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$4063  (
    .A({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [31:1], 1'h0 }),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1482 , \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1500  }),
    .S({ \$procmux$4066_CMP , \$procmux$4064_CMP  }),
    .Y(\$procmux$4063_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$407  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$408_CTRL ),
    .Y(\$procmux$407_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4070  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1442 ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1481 , 1'h1 }),
    .S({ \$procmux$4073_CMP , \$procmux$4071_CMP  }),
    .Y(\$procmux$4070_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4079  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1460 ),
    .S(\$procmux$4080_CMP ),
    .Y(\$procmux$4079_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:649.13-649.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:648.11-650.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4089  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [1:0]),
    .B(2'h0),
    .S(\$procmux$4090_CMP ),
    .Y(\$procmux$4089_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd13),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_ANY  (
    .A(\$procmux$408_CMP ),
    .Y(\$procmux$408_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP0  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h01),
    .Y(\$procmux$408_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP1  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1d),
    .Y(\$procmux$408_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP10  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h20),
    .Y(\$procmux$408_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP11  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h21),
    .Y(\$procmux$408_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP12  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h22),
    .Y(\$procmux$408_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP2  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1e),
    .Y(\$procmux$408_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP3  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1b),
    .Y(\$procmux$408_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP4  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1c),
    .Y(\$procmux$408_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP5  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h19),
    .Y(\$procmux$408_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP6  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1a),
    .Y(\$procmux$408_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP7  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2b),
    .Y(\$procmux$408_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP8  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h2c),
    .Y(\$procmux$408_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:72.27-72.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60.5-80.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$procmux$408_CMP9  (
    .A(\u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i ),
    .B(7'h1f),
    .Y(\$procmux$408_CMP [9])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$409  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$410_CMP ),
    .Y(\$procmux$409_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4091  (
    .A(2'hx),
    .B(\$procmux$4089_Y ),
    .S(\$procmux$4092_CMP ),
    .Y(\$procmux$4091_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4092_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4092_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4093  (
    .A(2'hx),
    .B(\$procmux$4091_Y ),
    .S(\$procmux$4094_CMP ),
    .Y(\$procmux$4093_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:230.16-230.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$40_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .Y(\$procmux$40_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:223.7-223.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:222.14-224.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$41  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q ),
    .B(\$1144y ),
    .S(\$procmux$42_CMP ),
    .Y(\$procmux$41_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:623.13-623.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:622.11-624.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4110  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [12:11]),
    .B(2'h0),
    .S(\$procmux$4111_CMP ),
    .Y(\$procmux$4110_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4112  (
    .A(2'hx),
    .B(\$procmux$4110_Y ),
    .S(\$procmux$4113_CMP ),
    .Y(\$procmux$4112_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4113_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h300),
    .Y(\$procmux$4113_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4114  (
    .A(2'hx),
    .B(\$procmux$4112_Y ),
    .S(\$procmux$4115_CMP ),
    .Y(\$procmux$4114_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:706.25-709.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$4117  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [7:6], 6'h00 }),
    .S(\$procmux$4118_CMP ),
    .Y(\$procmux$4117_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:706.25-709.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4118_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7c0),
    .Y(\$procmux$4118_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$4119  (
    .A(8'hxx),
    .B(\$procmux$4117_Y ),
    .S(\$procmux$4120_CMP ),
    .Y(\$procmux$4119_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:47.7-47.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:46.14-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$412  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q ),
    .B(\$1657y ),
    .S(\$procmux$413_CMP ),
    .Y(\$procmux$412_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4130  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ),
    .B({ 16'h4000, \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [15], 1'h0, \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [13:12], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6], 3'h0, \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [2], \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1409  }),
    .S(\$procmux$4131_CMP ),
    .Y(\$procmux$4130_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4131_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4131_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4132  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4130_Y ),
    .S(\$procmux$4133_CMP ),
    .Y(\$procmux$4132_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:45.7-45.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$415  (
    .A(\$procmux$412_Y ),
    .B(64'hxxxxxxxxxxxxxxxx),
    .S(\$procmux$416_CMP ),
    .Y(\$procmux$415_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$procmux$4150  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [3], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [7], \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[3:2]$1405 , \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [17], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [21] }),
    .S(\$procmux$4151_CMP ),
    .Y(\$procmux$4150_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4151_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h300),
    .Y(\$procmux$4151_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$procmux$4152  (
    .A(6'hxx),
    .B(\$procmux$4150_Y ),
    .S(\$procmux$4153_CMP ),
    .Y(\$procmux$4152_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:706.25-709.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4155  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4156_CMP ),
    .Y(\$procmux$4155_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:706.25-709.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4156_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7c0),
    .Y(\$procmux$4156_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4157  (
    .A(1'hx),
    .B(\$procmux$4155_Y ),
    .S(\$procmux$4158_CMP ),
    .Y(\$procmux$4157_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4161  (
    .A(32'd0),
    .B(\$1423y ),
    .S(\$procmux$4162_CTRL ),
    .Y(\$procmux$4161_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_ANY  (
    .A(\$procmux$4162_CMP ),
    .Y(\$procmux$4162_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb80),
    .Y(\$procmux$4162_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb82),
    .Y(\$procmux$4162_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8b),
    .Y(\$procmux$4162_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8c),
    .Y(\$procmux$4162_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8d),
    .Y(\$procmux$4162_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8e),
    .Y(\$procmux$4162_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8f),
    .Y(\$procmux$4162_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb90),
    .Y(\$procmux$4162_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb91),
    .Y(\$procmux$4162_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb92),
    .Y(\$procmux$4162_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb93),
    .Y(\$procmux$4162_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb94),
    .Y(\$procmux$4162_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb83),
    .Y(\$procmux$4162_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb95),
    .Y(\$procmux$4162_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb96),
    .Y(\$procmux$4162_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb97),
    .Y(\$procmux$4162_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb98),
    .Y(\$procmux$4162_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb99),
    .Y(\$procmux$4162_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9a),
    .Y(\$procmux$4162_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9b),
    .Y(\$procmux$4162_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9c),
    .Y(\$procmux$4162_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9d),
    .Y(\$procmux$4162_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9e),
    .Y(\$procmux$4162_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb84),
    .Y(\$procmux$4162_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9f),
    .Y(\$procmux$4162_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb85),
    .Y(\$procmux$4162_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb86),
    .Y(\$procmux$4162_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb87),
    .Y(\$procmux$4162_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb88),
    .Y(\$procmux$4162_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb89),
    .Y(\$procmux$4162_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:703.11-703.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4162_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8a),
    .Y(\$procmux$4162_CMP [9])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4163  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4161_Y ),
    .S(\$procmux$4164_CMP ),
    .Y(\$procmux$4163_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4168  (
    .A(32'd0),
    .B(\$1416y ),
    .S(\$procmux$4169_CTRL ),
    .Y(\$procmux$4168_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_ANY  (
    .A(\$procmux$4169_CMP ),
    .Y(\$procmux$4169_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb00),
    .Y(\$procmux$4169_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb02),
    .Y(\$procmux$4169_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0b),
    .Y(\$procmux$4169_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0c),
    .Y(\$procmux$4169_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0d),
    .Y(\$procmux$4169_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0e),
    .Y(\$procmux$4169_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0f),
    .Y(\$procmux$4169_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb10),
    .Y(\$procmux$4169_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb11),
    .Y(\$procmux$4169_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb12),
    .Y(\$procmux$4169_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb13),
    .Y(\$procmux$4169_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb14),
    .Y(\$procmux$4169_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb03),
    .Y(\$procmux$4169_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb15),
    .Y(\$procmux$4169_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb16),
    .Y(\$procmux$4169_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb17),
    .Y(\$procmux$4169_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb18),
    .Y(\$procmux$4169_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb19),
    .Y(\$procmux$4169_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1a),
    .Y(\$procmux$4169_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1b),
    .Y(\$procmux$4169_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1c),
    .Y(\$procmux$4169_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1d),
    .Y(\$procmux$4169_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1e),
    .Y(\$procmux$4169_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb04),
    .Y(\$procmux$4169_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1f),
    .Y(\$procmux$4169_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb05),
    .Y(\$procmux$4169_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb06),
    .Y(\$procmux$4169_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb07),
    .Y(\$procmux$4169_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb08),
    .Y(\$procmux$4169_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb09),
    .Y(\$procmux$4169_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:690.11-690.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4169_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0a),
    .Y(\$procmux$4169_CMP [9])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4170  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4168_Y ),
    .S(\$procmux$4171_CMP ),
    .Y(\$procmux$4170_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:678.28-678.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4176  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4177_CMP ),
    .Y(\$procmux$4176_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:678.28-678.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4177_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h320),
    .Y(\$procmux$4177_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4178  (
    .A(1'hx),
    .B(\$procmux$4176_Y ),
    .S(\$procmux$4179_CMP ),
    .Y(\$procmux$4178_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:675.24-675.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4185  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4186_CMP ),
    .Y(\$procmux$4185_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:675.24-675.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4186_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b3),
    .Y(\$procmux$4186_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4187  (
    .A(1'hx),
    .B(\$procmux$4185_Y ),
    .S(\$procmux$4188_CMP ),
    .Y(\$procmux$4187_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:45.7-45.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$419  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1661 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load$1660 ),
    .S(\$procmux$420_CMP ),
    .Y(\$procmux$419_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:674.24-674.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4195  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4196_CMP ),
    .Y(\$procmux$4195_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:674.24-674.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4196_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b2),
    .Y(\$procmux$4196_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4197  (
    .A(1'hx),
    .B(\$procmux$4195_Y ),
    .S(\$procmux$4198_CMP ),
    .Y(\$procmux$4197_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:672.18-672.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4206  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4207_CMP ),
    .Y(\$procmux$4206_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:672.18-672.33|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4207_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b1),
    .Y(\$procmux$4207_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4208  (
    .A(1'hx),
    .B(\$procmux$4206_Y ),
    .S(\$procmux$4209_CMP ),
    .Y(\$procmux$4208_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.24-41.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.5-41.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$421  (
    .A({ \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [63:32], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532  }),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 , \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [31:0] }),
    .S(\$procmux$422_CMP ),
    .Y(\$procmux$421_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4219  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4220_CMP ),
    .Y(\$procmux$4219_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:644.19-669.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4220_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4220_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4221  (
    .A(1'hx),
    .B(\$procmux$4219_Y ),
    .S(\$procmux$4222_CMP ),
    .Y(\$procmux$4221_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$423  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$424_CMP ),
    .Y(\$procmux$423_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:642.20-642.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4232  (
    .A(\$33y ),
    .B(1'h1),
    .S(\$procmux$4233_CMP ),
    .Y(\$procmux$4232_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:642.20-642.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4233_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h305),
    .Y(\$procmux$4233_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4234  (
    .A(1'hx),
    .B(\$procmux$4232_Y ),
    .S(\$procmux$4235_CMP ),
    .Y(\$procmux$4234_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:639.20-639.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4246  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4247_CMP ),
    .Y(\$procmux$4246_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:639.20-639.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4247_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h343),
    .Y(\$procmux$4247_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4248  (
    .A(1'hx),
    .B(\$procmux$4246_Y ),
    .S(\$procmux$4249_CMP ),
    .Y(\$procmux$4248_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:47.7-47.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:46.14-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$426  (
    .A(\$1646y ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q ),
    .S(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q [0]),
    .Y(\$procmux$426_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:636.21-636.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4261  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4262_CMP ),
    .Y(\$procmux$4261_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:636.21-636.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4262_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h342),
    .Y(\$procmux$4262_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4263  (
    .A(1'hx),
    .B(\$procmux$4261_Y ),
    .S(\$procmux$4264_CMP ),
    .Y(\$procmux$4263_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:633.19-633.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4277  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4278_CMP ),
    .Y(\$procmux$4277_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:633.19-633.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4278_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h341),
    .Y(\$procmux$4278_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4279  (
    .A(1'hx),
    .B(\$procmux$4277_Y ),
    .S(\$procmux$4280_CMP ),
    .Y(\$procmux$4279_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:45.7-45.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$429  (
    .A(\$procmux$426_Y ),
    .B(64'hxxxxxxxxxxxxxxxx),
    .S(\$procmux$430_CMP ),
    .Y(\$procmux$429_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:630.23-630.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4294  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4295_CMP ),
    .Y(\$procmux$4294_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:630.23-630.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4295_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h340),
    .Y(\$procmux$4295_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4296  (
    .A(1'hx),
    .B(\$procmux$4294_Y ),
    .S(\$procmux$4297_CMP ),
    .Y(\$procmux$4296_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.31-210.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$43  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$426 ),
    .S(\$procmux$44_CMP ),
    .Y(\$procmux$43_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:628.18-628.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4312  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4313_CMP ),
    .Y(\$procmux$4312_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:628.18-628.32|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4313_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h304),
    .Y(\$procmux$4313_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4314  (
    .A(1'hx),
    .B(\$procmux$4312_Y ),
    .S(\$procmux$4315_CMP ),
    .Y(\$procmux$4314_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:45.7-45.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:44.5-50.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$433  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1650 ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load$1649 ),
    .S(\$procmux$434_CMP ),
    .Y(\$procmux$433_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4332  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4333_CMP ),
    .Y(\$procmux$4332_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:612.22-625.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4333_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h300),
    .Y(\$procmux$4333_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4334  (
    .A(1'hx),
    .B(\$procmux$4332_Y ),
    .S(\$procmux$4335_CMP ),
    .Y(\$procmux$4334_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$4337  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1441 ),
    .S(\$procmux$4338_CMP ),
    .Y(\$procmux$4337_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4340  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1440 ),
    .S(\$procmux$4341_CMP ),
    .Y(\$procmux$4340_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd6)
  ) \$procmux$4343  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1439 ),
    .S(\$procmux$4344_CMP ),
    .Y(\$procmux$4343_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4346  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1438 ),
    .S(\$procmux$4347_CMP ),
    .Y(\$procmux$4346_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4349  (
    .A(32'd0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1437 ),
    .S(\$procmux$4350_CMP ),
    .Y(\$procmux$4349_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.24-41.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:38.5-41.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$435  (
    .A({ \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [63:32], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532  }),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 , \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [31:0] }),
    .S(\$procmux$436_CMP ),
    .Y(\$procmux$435_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4352  (
    .A(32'd0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1436 ),
    .S(\$procmux$4353_CMP ),
    .Y(\$procmux$4352_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4355  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1435 ),
    .S(\$procmux$4356_CMP ),
    .Y(\$procmux$4355_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4358  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1434 ),
    .S(\$procmux$4359_CMP ),
    .Y(\$procmux$4358_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4361  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1433 ),
    .S(\$procmux$4362_CMP ),
    .Y(\$procmux$4361_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4364  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1432 ),
    .S(\$procmux$4365_CMP ),
    .Y(\$procmux$4364_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4367  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1431 ),
    .S(\$procmux$4368_CMP ),
    .Y(\$procmux$4367_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$437  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$438_CMP ),
    .Y(\$procmux$437_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4370  (
    .A(\$33y ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1430 ),
    .S(\$procmux$4371_CMP ),
    .Y(\$procmux$4370_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4373  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1429 ),
    .S(\$procmux$4374_CMP ),
    .Y(\$procmux$4373_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4376  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1428 ),
    .S(\$procmux$4377_CMP ),
    .Y(\$procmux$4376_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4379  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1427 ),
    .S(\$procmux$4380_CMP ),
    .Y(\$procmux$4379_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4382  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1426 ),
    .S(\$procmux$4383_CMP ),
    .Y(\$procmux$4382_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4385  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1425 ),
    .S(\$procmux$4386_CMP ),
    .Y(\$procmux$4385_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610.7-712.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:609.5-713.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4388  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1424 ),
    .S(\$procmux$4389_CMP ),
    .Y(\$procmux$4388_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:560.9-560.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:555.7-561.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4392  (
    .A(\$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1374 ),
    .B(1'h1),
    .S(\$procmux$4393_CMP ),
    .Y(\$procmux$4392_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1274.7-1274.85|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1272.5-1277.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$440  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [2], 1'h0, \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [0] }),
    .S(\$procmux$441_CMP ),
    .Y(\$procmux$440_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$442  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$443_CMP ),
    .Y(\$procmux$442_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:418.9-422.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4433  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$4434_CMP ),
    .Y(\$procmux$4433_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:418.9-422.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4434_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h757),
    .Y(\$procmux$4434_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$444  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q ),
    .S(\$procmux$445_CMP ),
    .Y(\$procmux$444_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$446  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$447_CMP ),
    .Y(\$procmux$446_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:407.9-414.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4474  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$4475_CMP ),
    .Y(\$procmux$4474_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:407.9-414.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4475_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h747),
    .Y(\$procmux$4475_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:546.9-546.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$pmux  #(
    .S_WIDTH(32'd49),
    .WIDTH(32'd1)
  ) \$procmux$4477  (
    .A(1'h1),
    .B({ 17'h00000, \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1355 , \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1356 , 30'h00000000 }),
    .S({ \$procmux$4526_CMP , \$procmux$4525_CMP , \$procmux$4524_CMP , \$procmux$4523_CMP , \$procmux$4522_CMP , \$procmux$4521_CMP , \$procmux$4520_CMP , \$procmux$4519_CTRL , \$procmux$4518_CMP , \$procmux$4517_CMP , \$procmux$4516_CMP , \$procmux$4515_CMP , \$procmux$4514_CMP , \$procmux$4513_CMP , \$procmux$4512_CMP , \$procmux$4511_CMP , \$procmux$4510_CMP , \$procmux$4509_CMP , \$procmux$4508_CMP , \$procmux$4507_CMP , \$procmux$4506_CMP , \$procmux$4505_CMP , \$procmux$4504_CMP , \$procmux$4503_CMP , \$procmux$4502_CMP , \$procmux$4501_CMP , \$procmux$4500_CMP , \$procmux$4499_CMP , \$procmux$4498_CMP , \$procmux$4497_CMP , \$procmux$4496_CMP , \$procmux$4495_CMP , \$procmux$4494_CMP , \$procmux$4493_CMP , \$procmux$4492_CMP , \$procmux$4491_CMP , \$procmux$4490_CMP , \$procmux$4489_CMP , \$procmux$4488_CMP , \$procmux$4487_CMP , \$procmux$4486_CMP , \$procmux$4485_CMP , \$procmux$4484_CMP , \$procmux$4483_CMP , \$procmux$4482_CTRL , \$procmux$4481_CTRL , \$procmux$4480_CTRL , \$procmux$4479_CMP , \$procmux$4478_CMP  }),
    .Y(\$procmux$4477_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:546.9-546.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4478_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7c1),
    .Y(\$procmux$4478_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:539.9-541.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4479_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7c0),
    .Y(\$procmux$4479_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$448  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q ),
    .S(\$procmux$449_CMP ),
    .Y(\$procmux$448_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_ANY  (
    .A(\$procmux$4480_CMP ),
    .Y(\$procmux$4480_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb80),
    .Y(\$procmux$4480_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb82),
    .Y(\$procmux$4480_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8b),
    .Y(\$procmux$4480_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8c),
    .Y(\$procmux$4480_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8d),
    .Y(\$procmux$4480_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8e),
    .Y(\$procmux$4480_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8f),
    .Y(\$procmux$4480_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb90),
    .Y(\$procmux$4480_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb91),
    .Y(\$procmux$4480_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb92),
    .Y(\$procmux$4480_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb93),
    .Y(\$procmux$4480_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb94),
    .Y(\$procmux$4480_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb83),
    .Y(\$procmux$4480_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb95),
    .Y(\$procmux$4480_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb96),
    .Y(\$procmux$4480_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb97),
    .Y(\$procmux$4480_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb98),
    .Y(\$procmux$4480_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb99),
    .Y(\$procmux$4480_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9a),
    .Y(\$procmux$4480_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9b),
    .Y(\$procmux$4480_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9c),
    .Y(\$procmux$4480_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9d),
    .Y(\$procmux$4480_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9e),
    .Y(\$procmux$4480_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb84),
    .Y(\$procmux$4480_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9f),
    .Y(\$procmux$4480_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb85),
    .Y(\$procmux$4480_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb86),
    .Y(\$procmux$4480_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb87),
    .Y(\$procmux$4480_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb88),
    .Y(\$procmux$4480_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb89),
    .Y(\$procmux$4480_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4480_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8a),
    .Y(\$procmux$4480_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_ANY  (
    .A(\$procmux$4481_CMP ),
    .Y(\$procmux$4481_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb00),
    .Y(\$procmux$4481_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb02),
    .Y(\$procmux$4481_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0b),
    .Y(\$procmux$4481_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0c),
    .Y(\$procmux$4481_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0d),
    .Y(\$procmux$4481_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0e),
    .Y(\$procmux$4481_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0f),
    .Y(\$procmux$4481_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb10),
    .Y(\$procmux$4481_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb11),
    .Y(\$procmux$4481_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb12),
    .Y(\$procmux$4481_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb13),
    .Y(\$procmux$4481_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb14),
    .Y(\$procmux$4481_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb03),
    .Y(\$procmux$4481_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb15),
    .Y(\$procmux$4481_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb16),
    .Y(\$procmux$4481_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb17),
    .Y(\$procmux$4481_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb18),
    .Y(\$procmux$4481_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb19),
    .Y(\$procmux$4481_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1a),
    .Y(\$procmux$4481_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1b),
    .Y(\$procmux$4481_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1c),
    .Y(\$procmux$4481_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1d),
    .Y(\$procmux$4481_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1e),
    .Y(\$procmux$4481_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb04),
    .Y(\$procmux$4481_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1f),
    .Y(\$procmux$4481_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb05),
    .Y(\$procmux$4481_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb06),
    .Y(\$procmux$4481_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb07),
    .Y(\$procmux$4481_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb08),
    .Y(\$procmux$4481_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb09),
    .Y(\$procmux$4481_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4481_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0a),
    .Y(\$procmux$4481_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd29),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_ANY  (
    .A(\$procmux$4482_CMP ),
    .Y(\$procmux$4482_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h323),
    .Y(\$procmux$4482_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h324),
    .Y(\$procmux$4482_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32d),
    .Y(\$procmux$4482_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32e),
    .Y(\$procmux$4482_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32f),
    .Y(\$procmux$4482_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h330),
    .Y(\$procmux$4482_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h331),
    .Y(\$procmux$4482_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h332),
    .Y(\$procmux$4482_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h333),
    .Y(\$procmux$4482_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h334),
    .Y(\$procmux$4482_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h335),
    .Y(\$procmux$4482_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h336),
    .Y(\$procmux$4482_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h325),
    .Y(\$procmux$4482_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h337),
    .Y(\$procmux$4482_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h338),
    .Y(\$procmux$4482_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h339),
    .Y(\$procmux$4482_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33a),
    .Y(\$procmux$4482_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33b),
    .Y(\$procmux$4482_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33c),
    .Y(\$procmux$4482_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33d),
    .Y(\$procmux$4482_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33e),
    .Y(\$procmux$4482_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33f),
    .Y(\$procmux$4482_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h326),
    .Y(\$procmux$4482_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h327),
    .Y(\$procmux$4482_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h328),
    .Y(\$procmux$4482_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h329),
    .Y(\$procmux$4482_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32a),
    .Y(\$procmux$4482_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32b),
    .Y(\$procmux$4482_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4482_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32c),
    .Y(\$procmux$4482_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:469.26-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4483_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h320),
    .Y(\$procmux$4483_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:463.22-466.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4484_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b3),
    .Y(\$procmux$4484_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:459.22-462.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4485_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b2),
    .Y(\$procmux$4485_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:455.16-458.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4486_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b1),
    .Y(\$procmux$4486_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:451.17-454.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4487_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4487_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:449.22-449.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4488_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3bf),
    .Y(\$procmux$4488_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:448.22-448.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4489_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3be),
    .Y(\$procmux$4489_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:447.22-447.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4490_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3bd),
    .Y(\$procmux$4490_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:446.22-446.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4491_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3bc),
    .Y(\$procmux$4491_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:445.22-445.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4492_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3bb),
    .Y(\$procmux$4492_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:444.22-444.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4493_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3ba),
    .Y(\$procmux$4493_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:443.22-443.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4494_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b9),
    .Y(\$procmux$4494_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:442.22-442.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4495_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b8),
    .Y(\$procmux$4495_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:441.22-441.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4496_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b7),
    .Y(\$procmux$4496_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:440.22-440.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4497_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b6),
    .Y(\$procmux$4497_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:439.22-439.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4498_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b5),
    .Y(\$procmux$4498_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:438.22-438.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4499_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b4),
    .Y(\$procmux$4499_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.31-210.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$45  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o$418 ),
    .S(\$procmux$46_CMP ),
    .Y(\$procmux$45_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$450  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$451_CMP ),
    .Y(\$procmux$450_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:437.22-437.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4500_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b3),
    .Y(\$procmux$4500_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:436.22-436.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4501_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b2),
    .Y(\$procmux$4501_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:435.22-435.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4502_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b1),
    .Y(\$procmux$4502_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:434.22-434.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4503_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3b0),
    .Y(\$procmux$4503_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:432.22-433.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4504_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3a3),
    .Y(\$procmux$4504_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:430.22-431.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4505_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3a2),
    .Y(\$procmux$4505_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:428.22-429.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4506_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3a1),
    .Y(\$procmux$4506_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:426.22-427.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4507_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h3a0),
    .Y(\$procmux$4507_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:418.9-422.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4508_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h757),
    .Y(\$procmux$4508_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:407.9-414.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4509_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h747),
    .Y(\$procmux$4509_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:398.16-404.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4510_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h344),
    .Y(\$procmux$4510_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:395.18-395.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4511_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h343),
    .Y(\$procmux$4511_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:390.19-392.63|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4512_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h342),
    .Y(\$procmux$4512_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:387.17-387.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4513_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h341),
    .Y(\$procmux$4513_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:384.18-384.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4514_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h305),
    .Y(\$procmux$4514_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:381.21-381.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4515_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h340),
    .Y(\$procmux$4515_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:378.9-378.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4516_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h306),
    .Y(\$procmux$4516_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:368.16-374.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4517_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h304),
    .Y(\$procmux$4517_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:365.17-365.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4518_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h301),
    .Y(\$procmux$4518_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:362.34-362.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4519_ANY  (
    .A(\$procmux$4519_CMP ),
    .Y(\$procmux$4519_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:362.34-362.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4519_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h30a),
    .Y(\$procmux$4519_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:362.34-362.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4519_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h31a),
    .Y(\$procmux$4519_CMP [1])
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$452  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q ),
    .B(\u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4:2]),
    .S(\$procmux$453_CMP ),
    .Y(\$procmux$452_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:358.21-358.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4520_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h310),
    .Y(\$procmux$4520_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:348.20-355.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4521_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h300),
    .Y(\$procmux$4521_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:345.23-345.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4522_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf15),
    .Y(\$procmux$4522_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:343.20-343.46|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4523_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf14),
    .Y(\$procmux$4523_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:341.19-341.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4524_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf13),
    .Y(\$procmux$4524_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:339.20-339.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4525_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf12),
    .Y(\$procmux$4525_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:337.22-337.51|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4526_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf11),
    .Y(\$procmux$4526_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$454  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$455_CMP ),
    .Y(\$procmux$454_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:463.22-466.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$4541  (
    .A(1'h0),
    .B(4'hf),
    .S({ \$procmux$4545_CMP , \$procmux$4544_CMP , \$procmux$4543_CMP , \$procmux$4542_CMP  }),
    .Y(\$procmux$4541_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:463.22-466.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4542_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b3),
    .Y(\$procmux$4542_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:459.22-462.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4543_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b2),
    .Y(\$procmux$4543_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:455.16-458.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4544_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b1),
    .Y(\$procmux$4544_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:451.17-454.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4545_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4545_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:539.9-541.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$pmux  #(
    .S_WIDTH(32'd19),
    .WIDTH(32'd32)
  ) \$procmux$4548  (
    .A(32'd0),
    .B({ 42'h00000005800, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [0], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [1], 4'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [3:2], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [5], 36'h080202208, \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q [14:0], 4'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q [15], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q [16], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q [17], 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q , \$1353y , \$1354y , \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q [4:0], \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q , 20'h00000, irq_external_i, 3'h0, irq_timer_i, 3'h0, irq_software_i, 3'h0, \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q , 29'h00000000, \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q , \$1361y , \$1366y [31:0], \$1371y [63:32], 24'h000000, \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q  }),
    .S({ \$procmux$4567_CMP , \$procmux$4566_CMP , \$procmux$4565_CMP , \$procmux$4564_CMP , \$procmux$4563_CMP , \$procmux$4562_CMP , \$procmux$4561_CMP , \$procmux$4560_CMP , \$procmux$4559_CMP , \$procmux$4558_CMP , \$procmux$4557_CMP , \$procmux$4556_CMP , \$procmux$4555_CMP , \$procmux$4554_CMP , \$procmux$4553_CMP , \$procmux$4552_CTRL , \$procmux$4551_CTRL , \$procmux$4550_CTRL , \$procmux$4549_CMP  }),
    .Y(\$procmux$4548_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:539.9-541.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4549_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7c0),
    .Y(\$procmux$4549_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_ANY  (
    .A(\$procmux$4550_CMP ),
    .Y(\$procmux$4550_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb80),
    .Y(\$procmux$4550_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb82),
    .Y(\$procmux$4550_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8b),
    .Y(\$procmux$4550_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8c),
    .Y(\$procmux$4550_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8d),
    .Y(\$procmux$4550_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8e),
    .Y(\$procmux$4550_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8f),
    .Y(\$procmux$4550_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb90),
    .Y(\$procmux$4550_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb91),
    .Y(\$procmux$4550_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb92),
    .Y(\$procmux$4550_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb93),
    .Y(\$procmux$4550_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb94),
    .Y(\$procmux$4550_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb83),
    .Y(\$procmux$4550_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb95),
    .Y(\$procmux$4550_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb96),
    .Y(\$procmux$4550_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb97),
    .Y(\$procmux$4550_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb98),
    .Y(\$procmux$4550_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb99),
    .Y(\$procmux$4550_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9a),
    .Y(\$procmux$4550_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9b),
    .Y(\$procmux$4550_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9c),
    .Y(\$procmux$4550_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9d),
    .Y(\$procmux$4550_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9e),
    .Y(\$procmux$4550_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb84),
    .Y(\$procmux$4550_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb9f),
    .Y(\$procmux$4550_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb85),
    .Y(\$procmux$4550_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb86),
    .Y(\$procmux$4550_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb87),
    .Y(\$procmux$4550_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb88),
    .Y(\$procmux$4550_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb89),
    .Y(\$procmux$4550_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:504.9-504.61|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4550_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb8a),
    .Y(\$procmux$4550_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd31),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_ANY  (
    .A(\$procmux$4551_CMP ),
    .Y(\$procmux$4551_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb00),
    .Y(\$procmux$4551_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb02),
    .Y(\$procmux$4551_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0b),
    .Y(\$procmux$4551_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0c),
    .Y(\$procmux$4551_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0d),
    .Y(\$procmux$4551_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0e),
    .Y(\$procmux$4551_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0f),
    .Y(\$procmux$4551_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb10),
    .Y(\$procmux$4551_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb11),
    .Y(\$procmux$4551_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb12),
    .Y(\$procmux$4551_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb13),
    .Y(\$procmux$4551_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb14),
    .Y(\$procmux$4551_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb03),
    .Y(\$procmux$4551_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb15),
    .Y(\$procmux$4551_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb16),
    .Y(\$procmux$4551_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb17),
    .Y(\$procmux$4551_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb18),
    .Y(\$procmux$4551_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb19),
    .Y(\$procmux$4551_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1a),
    .Y(\$procmux$4551_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1b),
    .Y(\$procmux$4551_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1c),
    .Y(\$procmux$4551_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1d),
    .Y(\$procmux$4551_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP29  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1e),
    .Y(\$procmux$4551_CMP [29])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb04),
    .Y(\$procmux$4551_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP30  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb1f),
    .Y(\$procmux$4551_CMP [30])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb05),
    .Y(\$procmux$4551_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb06),
    .Y(\$procmux$4551_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb07),
    .Y(\$procmux$4551_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb08),
    .Y(\$procmux$4551_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb09),
    .Y(\$procmux$4551_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:491.9-491.60|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4551_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hb0a),
    .Y(\$procmux$4551_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd29),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_ANY  (
    .A(\$procmux$4552_CMP ),
    .Y(\$procmux$4552_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h323),
    .Y(\$procmux$4552_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP1  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h324),
    .Y(\$procmux$4552_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP10  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32d),
    .Y(\$procmux$4552_CMP [10])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP11  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32e),
    .Y(\$procmux$4552_CMP [11])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP12  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32f),
    .Y(\$procmux$4552_CMP [12])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP13  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h330),
    .Y(\$procmux$4552_CMP [13])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP14  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h331),
    .Y(\$procmux$4552_CMP [14])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP15  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h332),
    .Y(\$procmux$4552_CMP [15])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP16  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h333),
    .Y(\$procmux$4552_CMP [16])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP17  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h334),
    .Y(\$procmux$4552_CMP [17])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP18  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h335),
    .Y(\$procmux$4552_CMP [18])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP19  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h336),
    .Y(\$procmux$4552_CMP [19])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP2  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h325),
    .Y(\$procmux$4552_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP20  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h337),
    .Y(\$procmux$4552_CMP [20])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP21  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h338),
    .Y(\$procmux$4552_CMP [21])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP22  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h339),
    .Y(\$procmux$4552_CMP [22])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP23  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33a),
    .Y(\$procmux$4552_CMP [23])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP24  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33b),
    .Y(\$procmux$4552_CMP [24])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP25  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33c),
    .Y(\$procmux$4552_CMP [25])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP26  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33d),
    .Y(\$procmux$4552_CMP [26])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP27  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33e),
    .Y(\$procmux$4552_CMP [27])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP28  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h33f),
    .Y(\$procmux$4552_CMP [28])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP3  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h326),
    .Y(\$procmux$4552_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP4  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h327),
    .Y(\$procmux$4552_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP5  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h328),
    .Y(\$procmux$4552_CMP [5])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP6  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h329),
    .Y(\$procmux$4552_CMP [6])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP7  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32a),
    .Y(\$procmux$4552_CMP [7])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP8  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32b),
    .Y(\$procmux$4552_CMP [8])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:478.9-478.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4552_CMP9  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h32c),
    .Y(\$procmux$4552_CMP [9])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:469.26-469.56|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4553_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h320),
    .Y(\$procmux$4553_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:463.22-466.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4554_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b3),
    .Y(\$procmux$4554_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:459.22-462.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4555_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b2),
    .Y(\$procmux$4555_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:455.16-458.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4556_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b1),
    .Y(\$procmux$4556_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:451.17-454.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4557_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h7b0),
    .Y(\$procmux$4557_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:398.16-404.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4558_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h344),
    .Y(\$procmux$4558_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:395.18-395.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4559_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h343),
    .Y(\$procmux$4559_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$456  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .S(\$procmux$457_CMP ),
    .Y(\$procmux$456_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:390.19-392.63|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4560_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h342),
    .Y(\$procmux$4560_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:387.17-387.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4561_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h341),
    .Y(\$procmux$4561_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:384.18-384.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4562_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h305),
    .Y(\$procmux$4562_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:381.21-381.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4563_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h340),
    .Y(\$procmux$4563_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:368.16-374.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4564_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h304),
    .Y(\$procmux$4564_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:365.17-365.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4565_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h301),
    .Y(\$procmux$4565_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:348.20-355.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4566_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'h300),
    .Y(\$procmux$4566_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:339.20-339.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335.5-552.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd12),
    .Y_WIDTH(32'd1)
  ) \$procmux$4567_CMP0  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ),
    .B(12'hf12),
    .Y(\$procmux$4567_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4568  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4569_CMP ),
    .Y(\$procmux$4568_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1019.9-1019.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:1018.7-1020.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4570  (
    .A(\u_ibex_top.u_ibex_core.pc_at_fetch_disable ),
    .B(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ),
    .S(\$procmux$4571_CMP ),
    .Y(\$procmux$4570_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4572  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4573_CMP ),
    .Y(\$procmux$4572_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4574  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ),
    .B({ \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 }),
    .S(\$procmux$4575_CMP ),
    .Y(\$procmux$4574_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4576  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$239 ),
    .S(\$procmux$4577_CMP ),
    .Y(\$procmux$4576_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4578  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o ),
    .B(\$201y ),
    .S(\$procmux$4579_CMP ),
    .Y(\$procmux$4578_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$458  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$459_CMP ),
    .Y(\$procmux$458_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4580  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ),
    .B(\$195y ),
    .S(\$procmux$4581_CMP ),
    .Y(\$procmux$4580_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4582  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ),
    .B(\$240y ),
    .S(\$procmux$4583_CMP ),
    .Y(\$procmux$4582_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd16)
  ) \$procmux$4584  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [15:0]),
    .S(\$procmux$4585_CMP ),
    .Y(\$procmux$4584_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4586  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$238 ),
    .S(\$procmux$4587_CMP ),
    .Y(\$procmux$4586_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.30-533.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:523.7-533.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4588  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$238 ),
    .S(\$procmux$4589_CMP ),
    .Y(\$procmux$4588_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4590  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4591_CMP ),
    .Y(\$procmux$4590_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4592  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4593_CMP ),
    .Y(\$procmux$4592_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4594  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4595_CMP ),
    .Y(\$procmux$4594_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4596  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4597_CMP ),
    .Y(\$procmux$4596_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4598  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4599_CMP ),
    .Y(\$procmux$4598_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$460  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .S(\$procmux$461_CMP ),
    .Y(\$procmux$460_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4600  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4601_CMP ),
    .Y(\$procmux$4600_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4602  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$4603_CMP ),
    .Y(\$procmux$4602_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4604  (
    .A(2'hx),
    .B(\u_ibex_top.pending_dside_accesses_q [1:0]),
    .S(\$procmux$4605_CMP ),
    .Y(\$procmux$4604_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4606  (
    .A(\u_ibex_top.pending_dside_accesses_q [3:2]),
    .B(\$u_ibex_top.pending_dside_accesses_shifted[3:2]$1956 ),
    .S(\$procmux$4607_CMP ),
    .Y(\$procmux$4606_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:242.19-242.47|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:240.17-246.20" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4612  (
    .A({ 12'h000, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 15'h00e7 }),
    .B(32'd1048691),
    .S(\$procmux$4613_CMP ),
    .Y(\$procmux$4612_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:238.17-238.97|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:235.15-247.18" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4615  (
    .A(\$procmux$4612_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$4616_CMP ),
    .Y(\$procmux$4615_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4618  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4615_Y ),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4618_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$462  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$463_CMP ),
    .Y(\$procmux$462_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4620  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4618_Y ),
    .S(\$procmux$4621_CMP ),
    .Y(\$procmux$4620_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4621_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4621_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4622  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4620_Y ),
    .S(\$procmux$4623_CMP ),
    .Y(\$procmux$4622_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4623_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4623_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:238.17-238.97|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:235.15-247.18" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4629  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$232 ),
    .B({ 7'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 3'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h33 }),
    .S(\$procmux$4630_CMP ),
    .Y(\$procmux$4629_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4632  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4629_Y ),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4632_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4634  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4632_Y ),
    .S(\$procmux$4635_CMP ),
    .Y(\$procmux$4634_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4635_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4635_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4636  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4634_Y ),
    .S(\$procmux$4637_CMP ),
    .Y(\$procmux$4636_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4637_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4637_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$464  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1513 ),
    .S(\$procmux$465_CMP ),
    .Y(\$procmux$464_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4644  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$228 ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$233 ),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4644_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4646  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4644_Y ),
    .S(\$procmux$4647_CMP ),
    .Y(\$procmux$4646_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4647_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4647_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4648  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4646_Y ),
    .S(\$procmux$4649_CMP ),
    .Y(\$procmux$4648_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4649_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4649_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:232.44-232.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:232.17-232.67" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4654  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4655_CMP ),
    .Y(\$procmux$4654_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:228.17-228.88|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4657  (
    .A(\$procmux$4654_Y ),
    .B(1'hx),
    .S(\$procmux$4658_CMP ),
    .Y(\$procmux$4657_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4659  (
    .A(\$procmux$4657_Y ),
    .B(1'hx),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4659_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$466  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$467_CMP ),
    .Y(\$procmux$466_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4661  (
    .A(1'hx),
    .B(\$procmux$4659_Y ),
    .S(\$procmux$4662_CMP ),
    .Y(\$procmux$4661_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4662_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4662_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4663  (
    .A(1'hx),
    .B(\$procmux$4661_Y ),
    .S(\$procmux$4664_CMP ),
    .Y(\$procmux$4663_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4664_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4664_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:228.17-228.88|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4671  (
    .A({ 12'h000, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 15'h0067 }),
    .B({ 7'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], 8'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h33 }),
    .S(\$procmux$4672_CMP ),
    .Y(\$procmux$4671_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4673  (
    .A(\$procmux$4671_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4673_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4675  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4673_Y ),
    .S(\$procmux$4676_CMP ),
    .Y(\$procmux$4675_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4676_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4676_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4677  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4675_Y ),
    .S(\$procmux$4678_CMP ),
    .Y(\$procmux$4677_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4678_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4678_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$468  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [31:9], \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1521 , \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [5:2], \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1520  }),
    .S(\$procmux$469_CMP ),
    .Y(\$procmux$468_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:228.17-228.88|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4685  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$227 ),
    .B(1'h0),
    .S(\$procmux$4686_CMP ),
    .Y(\$procmux$4685_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4687  (
    .A(\$procmux$4685_Y ),
    .B(1'hx),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4687_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4689  (
    .A(1'hx),
    .B(\$procmux$4687_Y ),
    .S(\$procmux$4690_CMP ),
    .Y(\$procmux$4689_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4690_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4690_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4691  (
    .A(1'hx),
    .B(\$procmux$4689_Y ),
    .S(\$procmux$4692_CMP ),
    .Y(\$procmux$4691_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4692_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4692_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:225.15-233.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4698  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$229 ),
    .B(1'h0),
    .S(\$procmux$5329_Y [12]),
    .Y(\$procmux$4698_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.31-210.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$47  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$417 ),
    .S(\$procmux$48_CMP ),
    .Y(\$procmux$47_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$470  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$471_CMP ),
    .Y(\$procmux$470_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4700  (
    .A(1'hx),
    .B(\$procmux$4698_Y ),
    .S(\$procmux$4701_CMP ),
    .Y(\$procmux$4700_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4701_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4701_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4702  (
    .A(1'hx),
    .B(\$procmux$4700_Y ),
    .S(\$procmux$4703_CMP ),
    .Y(\$procmux$4702_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4703_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4703_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:220.41-220.64|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:220.13-220.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4708  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4709_CMP ),
    .Y(\$procmux$4708_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216.19-221.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4710  (
    .A(1'hx),
    .B(\$procmux$4708_Y ),
    .S(\$procmux$4711_CMP ),
    .Y(\$procmux$4710_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216.19-221.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4711_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h2),
    .Y(\$procmux$4711_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4712  (
    .A(1'hx),
    .B(\$procmux$4710_Y ),
    .S(\$procmux$4713_CMP ),
    .Y(\$procmux$4712_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4713_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4713_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:213.39-213.62|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:213.13-213.62" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4719  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4720_CMP ),
    .Y(\$procmux$4719_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$472  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q ),
    .B(\$1401y ),
    .S(\$procmux$473_CMP ),
    .Y(\$procmux$472_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:209.19-214.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4721  (
    .A(1'hx),
    .B(\$procmux$4719_Y ),
    .S(\$procmux$4722_CMP ),
    .Y(\$procmux$4721_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:209.19-214.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4722_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4722_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4723  (
    .A(1'hx),
    .B(\$procmux$4721_Y ),
    .S(\$procmux$4724_CMP ),
    .Y(\$procmux$4723_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4724_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4724_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$4726  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$221 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$223 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$235 , 1'h1 }),
    .S({ \$procmux$4733_CMP , \$procmux$4731_CMP , \$procmux$4729_CMP , \$procmux$4727_CTRL  }),
    .Y(\$procmux$4726_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$4727_ANY  (
    .A(\$procmux$4727_CMP ),
    .Y(\$procmux$4727_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4727_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h1),
    .Y(\$procmux$4727_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4727_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4727_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4727_CMP2  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h5),
    .Y(\$procmux$4727_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:261.13-261.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4727_CMP3  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h7),
    .Y(\$procmux$4727_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4729_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4729_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216.19-221.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4731_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h2),
    .Y(\$procmux$4731_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:209.19-214.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4733_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4733_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4734  (
    .A(1'hx),
    .B(\$procmux$4726_Y ),
    .S(\$procmux$4735_CMP ),
    .Y(\$procmux$4734_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4735_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4735_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:253.13-254.62|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$4738  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ),
    .B({ 7'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 3'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 11'h130, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [3:2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:4], 10'h012, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h03, \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$234 , 4'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [8:7], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], 8'h12, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:9], 9'h023 }),
    .S({ \$procmux$4745_CMP , \$procmux$4743_CMP , \$procmux$4741_CMP , \$procmux$4739_CMP  }),
    .Y(\$procmux$4738_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:253.13-254.62|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4739_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h6),
    .Y(\$procmux$4739_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:224.13-248.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4741_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4741_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216.19-221.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4743_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h2),
    .Y(\$procmux$4743_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:209.19-214.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4745_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4745_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4746  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4738_Y ),
    .S(\$procmux$4747_CMP ),
    .Y(\$procmux$4746_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4747_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4747_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4751  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4752_CTRL ),
    .Y(\$procmux$4751_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$4752_ANY  (
    .A(\$procmux$4752_CMP ),
    .Y(\$procmux$4752_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4752_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h4),
    .Y(\$procmux$4752_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4752_CMP1  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h5),
    .Y(\$procmux$4752_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4752_CMP2  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h6),
    .Y(\$procmux$4752_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:173.21-173.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4752_CMP3  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h7),
    .Y(\$procmux$4752_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4753  (
    .A(1'hx),
    .B(\$procmux$4751_Y ),
    .S(\$procmux$4754_CMP ),
    .Y(\$procmux$4753_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4754_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h3),
    .Y(\$procmux$4754_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4755  (
    .A(1'hx),
    .B(\$procmux$4753_Y ),
    .S(\$procmux$4756_CMP ),
    .Y(\$procmux$4755_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4756_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4756_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4757  (
    .A(1'hx),
    .B(\$procmux$4755_Y ),
    .S(\$procmux$4758_CMP ),
    .Y(\$procmux$4757_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4758_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4758_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$476  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .B(1'h0),
    .S(\$procmux$477_CMP ),
    .Y(\$procmux$476_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:163.21-164.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$4763  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ),
    .B({ 9'h081, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h01, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 16'h6601, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h11, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 16'h6601, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h19, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 16'h6601, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h1d, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 7'h33 }),
    .S({ \$procmux$4767_CMP , \$procmux$4766_CMP , \$procmux$4765_CMP , \$procmux$4764_CMP  }),
    .Y(\$procmux$4763_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:163.21-164.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4764_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h3),
    .Y(\$procmux$4764_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:157.21-158.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4765_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h2),
    .Y(\$procmux$4765_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:151.21-152.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4766_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .B(3'h1),
    .Y(\$procmux$4766_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:145.21-146.74|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4767_CMP0  (
    .A({ \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:5] }),
    .Y(\$procmux$4767_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4768  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4763_Y ),
    .S(\$procmux$4769_CMP ),
    .Y(\$procmux$4768_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4769_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h3),
    .Y(\$procmux$4769_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4770  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4768_Y ),
    .S(\$procmux$4771_CMP ),
    .Y(\$procmux$4770_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4771_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4771_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4772  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4770_Y ),
    .S(\$procmux$4773_CMP ),
    .Y(\$procmux$4772_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4773_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4773_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$4778  (
    .A(32'hxxxxxxxx),
    .B({ 1'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [10], 5'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h15, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 7'h13, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h1d, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 7'h13, \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$214  }),
    .S({ \$procmux$4782_CTRL , \$procmux$4780_CMP , \$procmux$4779_CMP  }),
    .Y(\$procmux$4778_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4779_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h3),
    .Y(\$procmux$4779_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$478  (
    .A(1'hx),
    .B(\$procmux$476_Y ),
    .S(\$procmux$479_CMP ),
    .Y(\$procmux$478_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:137.17-138.74|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4780_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h2),
    .Y(\$procmux$4780_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4782_ANY  (
    .A(\$procmux$4782_CMP ),
    .Y(\$procmux$4782_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4782_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .Y(\$procmux$4782_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4782_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h1),
    .Y(\$procmux$4782_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4783  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4778_Y ),
    .S(\$procmux$4784_CMP ),
    .Y(\$procmux$4783_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4784_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4784_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4785  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4783_Y ),
    .S(\$procmux$4786_CMP ),
    .Y(\$procmux$4785_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4786_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4786_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:132.43-132.66|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:132.17-132.66" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4792  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4793_CMP ),
    .Y(\$procmux$4792_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4794  (
    .A(1'hx),
    .B(\$procmux$4792_Y ),
    .S(\$procmux$4795_CTRL ),
    .Y(\$procmux$4794_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4795_ANY  (
    .A(\$procmux$4795_CMP ),
    .Y(\$procmux$4795_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4795_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .Y(\$procmux$4795_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4795_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h1),
    .Y(\$procmux$4795_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4796  (
    .A(1'hx),
    .B(\$procmux$4794_Y ),
    .S(\$procmux$4797_CMP ),
    .Y(\$procmux$4796_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4797_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4797_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4798  (
    .A(1'hx),
    .B(\$procmux$4796_Y ),
    .S(\$procmux$4799_CMP ),
    .Y(\$procmux$4798_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4799_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4799_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$480  (
    .A(1'hx),
    .B(\$procmux$478_Y ),
    .S(\$procmux$481_CMP ),
    .Y(\$procmux$480_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4804  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$213 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$215  }),
    .S({ \$procmux$4807_CTRL , \$procmux$4805_CMP  }),
    .Y(\$procmux$4804_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142.17-179.24|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4805_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h3),
    .Y(\$procmux$4805_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4807_ANY  (
    .A(\$procmux$4807_CMP ),
    .Y(\$procmux$4807_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4807_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .Y(\$procmux$4807_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:126.22-133.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4807_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:10]),
    .B(2'h1),
    .Y(\$procmux$4807_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4808  (
    .A(1'hx),
    .B(\$procmux$4804_Y ),
    .S(\$procmux$4809_CMP ),
    .Y(\$procmux$4808_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4809_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4809_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4810  (
    .A(1'hx),
    .B(\$procmux$4808_Y ),
    .S(\$procmux$4811_CMP ),
    .Y(\$procmux$4810_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4811_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4811_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:120.54-120.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:120.13-120.77" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4817  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4818_CMP ),
    .Y(\$procmux$4817_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4819  (
    .A(1'hx),
    .B(\$procmux$4817_Y ),
    .S(\$procmux$4820_CMP ),
    .Y(\$procmux$4819_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4820_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4820_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4821  (
    .A(1'hx),
    .B(\$procmux$4819_Y ),
    .S(\$procmux$4822_CMP ),
    .Y(\$procmux$4821_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4822_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4822_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:116.15-117.83|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:114.13-118.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4827  (
    .A({ \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h37 }),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:3], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [5], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6], 24'h010113 }),
    .S(\$procmux$4828_CMP ),
    .Y(\$procmux$4827_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4829  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4827_Y ),
    .S(\$procmux$4830_CMP ),
    .Y(\$procmux$4829_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4830_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4830_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4831  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4829_Y ),
    .S(\$procmux$4832_CMP ),
    .Y(\$procmux$4831_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4832_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4832_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:191.13-193.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd32)
  ) \$procmux$4835  (
    .A(32'hxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 3'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h13, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [8], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [10:9], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [7], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [2], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [5:3], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], 4'h0, \$207y , 7'h6f, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:2], 8'h00, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:7], 7'h13, \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$209 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$216 , \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6:5], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [2], 7'h01, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 2'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [13], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:10], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:3], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], 7'h63 }),
    .S({ \$procmux$4843_CMP , \$procmux$4842_CTRL , \$procmux$4841_CMP , \$procmux$4840_CMP , \$procmux$4838_CMP , \$procmux$4836_CTRL  }),
    .Y(\$procmux$4835_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:191.13-193.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4836_ANY  (
    .A(\$procmux$4836_CMP ),
    .Y(\$procmux$4836_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:191.13-193.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4836_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h6),
    .Y(\$procmux$4836_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:191.13-193.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4836_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h7),
    .Y(\$procmux$4836_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4838_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4838_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$484  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$427 ),
    .B(1'h0),
    .S(\$procmux$485_CMP ),
    .Y(\$procmux$484_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4840_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4840_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:105.13-106.62|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4841_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h2),
    .Y(\$procmux$4841_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:97.13-99.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4842_ANY  (
    .A(\$procmux$4842_CMP ),
    .Y(\$procmux$4842_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:97.13-99.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4842_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h1),
    .Y(\$procmux$4842_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:97.13-99.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4842_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h5),
    .Y(\$procmux$4842_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:90.13-91.77|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4843_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4843_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4844  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4835_Y ),
    .S(\$procmux$4845_CMP ),
    .Y(\$procmux$4844_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4845_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4845_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4850  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$211 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$217  }),
    .S({ \$procmux$4853_CMP , \$procmux$4851_CMP  }),
    .Y(\$procmux$4850_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124.13-185.20|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4851_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4851_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:109.19-121.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4853_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4853_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4854  (
    .A(1'hx),
    .B(\$procmux$4850_Y ),
    .S(\$procmux$4855_CMP ),
    .Y(\$procmux$4854_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4855_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4855_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$486  (
    .A(1'hx),
    .B(\$procmux$484_Y ),
    .S(\$procmux$487_CMP ),
    .Y(\$procmux$486_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.41-50.64|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.13-50.64" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4862  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4863_CMP ),
    .Y(\$procmux$4862_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:46.19-51.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4864  (
    .A(1'hx),
    .B(\$procmux$4862_Y ),
    .S(\$procmux$4865_CMP ),
    .Y(\$procmux$4864_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:46.19-51.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4865_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4865_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4866  (
    .A(1'hx),
    .B(\$procmux$4864_Y ),
    .S(\$procmux$4867_CMP ),
    .Y(\$procmux$4866_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4867_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4867_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4871  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$204 , 1'h1 }),
    .S({ \$procmux$4874_CMP , \$procmux$4872_CTRL  }),
    .Y(\$procmux$4871_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_ANY  (
    .A(\$procmux$4872_CMP ),
    .Y(\$procmux$4872_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h1),
    .Y(\$procmux$4872_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_CMP1  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h3),
    .Y(\$procmux$4872_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_CMP2  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h4),
    .Y(\$procmux$4872_CMP [2])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_CMP3  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h5),
    .Y(\$procmux$4872_CMP [3])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:71.13-71.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4872_CMP4  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h7),
    .Y(\$procmux$4872_CMP [4])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:46.19-51.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4874_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4874_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4875  (
    .A(1'hx),
    .B(\$procmux$4871_Y ),
    .S(\$procmux$4876_CMP ),
    .Y(\$procmux$4875_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4876_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4876_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$488  (
    .A(1'hx),
    .B(\$procmux$486_Y ),
    .S(\$procmux$489_CMP ),
    .Y(\$procmux$488_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:61.13-63.47|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$4881  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ),
    .B({ 2'h0, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [10:7], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12:11], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [5], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6], 12'h041, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 12'h260, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [5], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12:10], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6], 4'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 5'h09, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 12'h060, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [5], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [12], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [4:2], 2'h1, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [9:7], 3'h2, \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [11:10], \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 [6], 9'h023 }),
    .S({ \$procmux$4885_CMP , \$procmux$4883_CMP , \$procmux$4882_CMP  }),
    .Y(\$procmux$4881_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:61.13-63.47|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4882_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h6),
    .Y(\$procmux$4882_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:55.13-56.96|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4883_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .B(3'h2),
    .Y(\$procmux$4883_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:46.19-51.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4885_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:13]),
    .Y(\$procmux$4885_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4886  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$4881_Y ),
    .S(\$procmux$4887_CMP ),
    .Y(\$procmux$4886_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4887_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4887_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$4890  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$206 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$219 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$237  }),
    .S({ \$procmux$4895_CMP , \$procmux$4893_CMP , \$procmux$4891_CMP  }),
    .Y(\$procmux$4890_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4891_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4891_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4893_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4893_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4895_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4895_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$4898  (
    .A(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ),
    .B({ \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$205 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$218 , \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$236  }),
    .S({ \$procmux$4903_CMP , \$procmux$4901_CMP , \$procmux$4899_CMP  }),
    .Y(\$procmux$4898_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4899_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h2),
    .Y(\$procmux$4899_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.31-210.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:205.14-210.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$49  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(\$947y [2:1]),
    .S(\$procmux$50_CMP ),
    .Y(\$procmux$49_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4901_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .B(2'h1),
    .Y(\$procmux$4901_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$4903_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0]),
    .Y(\$procmux$4903_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4904  (
    .A(2'hx),
    .B(2'h0),
    .S(\$procmux$4905_CMP ),
    .Y(\$procmux$4904_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1199.11-1203.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1198.9-1204.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4906  (
    .A(\u_ibex_top.pending_dside_accesses_q [1:0]),
    .B(\$u_ibex_top.pending_dside_accesses_shifted[1:0]$1968 ),
    .S(\$procmux$4907_CMP ),
    .Y(\$procmux$4906_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:185.9-185.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:184.7-186.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4908  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q ),
    .B(\$162y ),
    .S(\$procmux$4909_CMP ),
    .Y(\$procmux$4908_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:161.9-161.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:160.7-162.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4910  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q ),
    .B({ 26'h0000000, \$166y [5:0] }),
    .S(\$procmux$4911_CMP ),
    .Y(\$procmux$4910_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1221.57-1224.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1220.11-1224.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4912  (
    .A(\$u_ibex_top.pending_dside_accesses_shifted[1:0]$1969 ),
    .B({ 1'h1, \$1975y  }),
    .S(\$procmux$4913_CMP ),
    .Y(\$procmux$4912_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.85-1214.14|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:1211.11-1214.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$4914  (
    .A(\$u_ibex_top.pending_dside_accesses_shifted[3:2]$1957 ),
    .B({ 1'h1, \$1962y  }),
    .S(\$procmux$4915_CMP ),
    .Y(\$procmux$4914_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4916  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]),
    .B(\$34y ),
    .S(\$procmux$4917_CMP ),
    .Y(\$procmux$4916_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4918  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]),
    .B({ 26'h0000000, instr_rdata_i_low }),
    .S(\$procmux$4919_CMP ),
    .Y(\$procmux$4918_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$492  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$428 ),
    .B(1'h0),
    .S(\$procmux$493_CMP ),
    .Y(\$procmux$492_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4920  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]),
    .B(\$118y ),
    .S(\$procmux$4921_CMP ),
    .Y(\$procmux$4920_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4922  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]),
    .B(\$117y ),
    .S(\$procmux$4923_CMP ),
    .Y(\$procmux$4922_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4924  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]),
    .B(\$104y ),
    .S(\$procmux$4925_CMP ),
    .Y(\$procmux$4924_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.26-252.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:249.9-252.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4926  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]),
    .B(\$103y ),
    .S(\$procmux$4927_CMP ),
    .Y(\$procmux$4926_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4929  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h0),
    .S(\$procmux$4930_CMP ),
    .Y(\$procmux$4929_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4931  (
    .A(3'hx),
    .B(\$procmux$4929_Y ),
    .S(\$procmux$4932_CMP ),
    .Y(\$procmux$4931_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4932_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$4932_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4934  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B(data_err_i),
    .S(\$procmux$4935_CMP ),
    .Y(\$procmux$4934_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4936  (
    .A(1'hx),
    .B(\$procmux$4934_Y ),
    .S(\$procmux$4937_CMP ),
    .Y(\$procmux$4936_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4937_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$4937_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4939  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .B(1'h0),
    .S(\$procmux$4940_CMP ),
    .Y(\$procmux$4939_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$494  (
    .A(1'hx),
    .B(\$procmux$492_Y ),
    .S(\$procmux$495_CMP ),
    .Y(\$procmux$494_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4941  (
    .A(1'hx),
    .B(\$procmux$4939_Y ),
    .S(\$procmux$4942_CMP ),
    .Y(\$procmux$4941_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4942_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$4942_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4944  (
    .A(1'h0),
    .B(\$1225y ),
    .S(\$procmux$4945_CMP ),
    .Y(\$procmux$4944_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4946  (
    .A(1'hx),
    .B(\$procmux$4944_Y ),
    .S(\$procmux$4947_CMP ),
    .Y(\$procmux$4946_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4947_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$4947_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4949  (
    .A(1'h0),
    .B(\$1224y ),
    .S(\$procmux$4950_CMP ),
    .Y(\$procmux$4949_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4951  (
    .A(1'hx),
    .B(\$procmux$4949_Y ),
    .S(\$procmux$4952_CMP ),
    .Y(\$procmux$4951_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4952_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$4952_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4955  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h0),
    .S(\$procmux$4956_CMP ),
    .Y(\$procmux$4955_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4957  (
    .A(3'hx),
    .B(\$procmux$4955_Y ),
    .S(\$procmux$4958_CMP ),
    .Y(\$procmux$4957_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4958_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$4958_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$496  (
    .A(1'hx),
    .B(\$procmux$494_Y ),
    .S(\$procmux$497_CMP ),
    .Y(\$procmux$496_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4961  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(1'h0),
    .S(\$procmux$4962_CMP ),
    .Y(\$procmux$4961_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4963  (
    .A(1'hx),
    .B(\$procmux$4961_Y ),
    .S(\$procmux$4964_CMP ),
    .Y(\$procmux$4963_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4964_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$4964_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4967  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$4968_CMP ),
    .Y(\$procmux$4967_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4969  (
    .A(1'hx),
    .B(\$procmux$4967_Y ),
    .S(\$procmux$4970_CMP ),
    .Y(\$procmux$4969_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4970_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$4970_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4973  (
    .A(1'h0),
    .B(\$1219y ),
    .S(\$procmux$4974_CMP ),
    .Y(\$procmux$4973_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4975  (
    .A(1'hx),
    .B(\$procmux$4973_Y ),
    .S(\$procmux$4976_CMP ),
    .Y(\$procmux$4975_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4976_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$4976_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.27-445.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.11-445.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4980  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .S(\$procmux$4981_CMP ),
    .Y(\$procmux$4980_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4983  (
    .A(\$procmux$4980_Y ),
    .B(3'hx),
    .S(\$procmux$4984_CMP ),
    .Y(\$procmux$4983_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4985  (
    .A(3'hx),
    .B(\$procmux$4983_Y ),
    .S(\$procmux$4986_CMP ),
    .Y(\$procmux$4985_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4986_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$4986_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.27-445.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:441.11-445.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4990  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(1'h0),
    .S(\$procmux$4991_CMP ),
    .Y(\$procmux$4990_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4993  (
    .A(\$procmux$4990_Y ),
    .B(1'hx),
    .S(\$procmux$4994_CMP ),
    .Y(\$procmux$4993_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4995  (
    .A(1'hx),
    .B(\$procmux$4993_Y ),
    .S(\$procmux$4996_CMP ),
    .Y(\$procmux$4995_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$4996_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$4996_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$500  (
    .A(\$788y ),
    .B(1'h0),
    .S(\$procmux$501_CMP ),
    .Y(\$procmux$500_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5002  (
    .A(\$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1211 ),
    .B(\$1205y ),
    .S(\$procmux$5003_CMP ),
    .Y(\$procmux$5002_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5004  (
    .A(3'hx),
    .B(\$procmux$5002_Y ),
    .S(\$procmux$5005_CMP ),
    .Y(\$procmux$5004_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5005_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5005_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5011  (
    .A(\$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1210 ),
    .B(\$1209y ),
    .S(\$procmux$5012_CMP ),
    .Y(\$procmux$5011_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5013  (
    .A(1'hx),
    .B(\$procmux$5011_Y ),
    .S(\$procmux$5014_CMP ),
    .Y(\$procmux$5013_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5014_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5014_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5019  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B(\$1203y ),
    .S(\$procmux$5020_CMP ),
    .Y(\$procmux$5019_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$502  (
    .A(1'hx),
    .B(\$procmux$500_Y ),
    .S(\$procmux$503_CMP ),
    .Y(\$procmux$502_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5021  (
    .A(1'hx),
    .B(\$procmux$5019_Y ),
    .S(\$procmux$5022_CMP ),
    .Y(\$procmux$5021_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5022_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5022_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5027  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .B(1'h0),
    .S(\$procmux$5028_CMP ),
    .Y(\$procmux$5027_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5029  (
    .A(1'hx),
    .B(\$procmux$5027_Y ),
    .S(\$procmux$5030_CMP ),
    .Y(\$procmux$5029_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5030_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5030_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5035  (
    .A(1'h0),
    .B(\$1204y ),
    .S(\$procmux$5036_CMP ),
    .Y(\$procmux$5035_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5037  (
    .A(1'hx),
    .B(\$procmux$5035_Y ),
    .S(\$procmux$5038_CMP ),
    .Y(\$procmux$5037_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5038_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5038_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$504  (
    .A(1'hx),
    .B(\$procmux$502_Y ),
    .S(\$procmux$505_CMP ),
    .Y(\$procmux$504_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5043  (
    .A(1'h0),
    .B(\$1208y ),
    .S(\$procmux$5044_CMP ),
    .Y(\$procmux$5043_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5045  (
    .A(1'hx),
    .B(\$procmux$5043_Y ),
    .S(\$procmux$5046_CMP ),
    .Y(\$procmux$5045_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5046_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5046_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5051  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .S(\$procmux$5052_CMP ),
    .Y(\$procmux$5051_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5053  (
    .A(3'hx),
    .B(\$procmux$5051_Y ),
    .S(\$procmux$5054_CMP ),
    .Y(\$procmux$5053_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5054_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5054_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5059  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(1'h1),
    .S(\$procmux$5060_CMP ),
    .Y(\$procmux$5059_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:853.13-853.54|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:852.11-854.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$506  (
    .A(\$490y ),
    .B(\$838y ),
    .S(\$procmux$507_CMP ),
    .Y(\$procmux$506_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5061  (
    .A(1'hx),
    .B(\$procmux$5059_Y ),
    .S(\$procmux$5062_CMP ),
    .Y(\$procmux$5061_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5062_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5062_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5067  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$5068_CMP ),
    .Y(\$procmux$5067_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5069  (
    .A(1'hx),
    .B(\$procmux$5067_Y ),
    .S(\$procmux$5070_CMP ),
    .Y(\$procmux$5069_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5070_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5070_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5075  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$5076_CMP ),
    .Y(\$procmux$5075_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5077  (
    .A(1'hx),
    .B(\$procmux$5075_Y ),
    .S(\$procmux$5078_CMP ),
    .Y(\$procmux$5077_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5078_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5078_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$508  (
    .A(1'hx),
    .B(\$procmux$506_Y ),
    .S(\$procmux$509_CMP ),
    .Y(\$procmux$508_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd3)
  ) \$procmux$5081  (
    .A(3'h0),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1193 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1201 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1217 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1223 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1230  }),
    .S({ \$procmux$5090_CMP , \$procmux$5088_CMP , \$procmux$5086_CMP , \$procmux$5084_CMP , \$procmux$5082_CMP  }),
    .Y(\$procmux$5081_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5082_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5082_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5084_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5084_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5086_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5086_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5088_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5088_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5090_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5090_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5097  (
    .A(\$1183y ),
    .B(\$1182y ),
    .S(\$procmux$5098_CMP ),
    .Y(\$procmux$5097_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5099  (
    .A(3'hx),
    .B(\$procmux$5097_Y ),
    .S(\$procmux$5100_CMP ),
    .Y(\$procmux$5099_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:194.7-194.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:193.14-195.8" */
  \$mux  #(
    .WIDTH(32'd24)
  ) \$procmux$51  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q ),
    .B(24'h000000),
    .S(\$procmux$52_CMP ),
    .Y(\$procmux$51_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$510  (
    .A(1'hx),
    .B(\$procmux$508_Y ),
    .S(\$procmux$511_CMP ),
    .Y(\$procmux$510_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5101  (
    .A(3'hx),
    .B(\$procmux$5099_Y ),
    .S(\$procmux$5102_CMP ),
    .Y(\$procmux$5101_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5102_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5102_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5109  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(\$1179y ),
    .S(\$procmux$5110_CMP ),
    .Y(\$procmux$5109_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5111  (
    .A(1'hx),
    .B(\$procmux$5109_Y ),
    .S(\$procmux$5112_CMP ),
    .Y(\$procmux$5111_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5113  (
    .A(1'hx),
    .B(\$procmux$5111_Y ),
    .S(\$procmux$5114_CMP ),
    .Y(\$procmux$5113_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5114_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5114_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5121  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$5122_CMP ),
    .Y(\$procmux$5121_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5123  (
    .A(1'hx),
    .B(\$procmux$5121_Y ),
    .S(\$procmux$5124_CMP ),
    .Y(\$procmux$5123_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5125  (
    .A(1'hx),
    .B(\$procmux$5123_Y ),
    .S(\$procmux$5126_CMP ),
    .Y(\$procmux$5125_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5126_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5126_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$513  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$836 , \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$844  }),
    .S({ \$procmux$516_CMP , \$procmux$514_CMP  }),
    .Y(\$procmux$513_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5133  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$5134_CMP ),
    .Y(\$procmux$5133_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5135  (
    .A(1'hx),
    .B(\$procmux$5133_Y ),
    .S(\$procmux$5136_CMP ),
    .Y(\$procmux$5135_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5137  (
    .A(1'hx),
    .B(\$procmux$5135_Y ),
    .S(\$procmux$5138_CMP ),
    .Y(\$procmux$5137_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5138_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5138_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5145  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$426 ),
    .S(\$procmux$5146_CMP ),
    .Y(\$procmux$5145_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5147  (
    .A(1'hx),
    .B(\$procmux$5145_Y ),
    .S(\$procmux$5148_CMP ),
    .Y(\$procmux$5147_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5148_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5148_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5155  (
    .A(1'h0),
    .B(\$1181y ),
    .S(\$procmux$5156_CMP ),
    .Y(\$procmux$5155_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5157  (
    .A(1'hx),
    .B(\$procmux$5155_Y ),
    .S(\$procmux$5158_CMP ),
    .Y(\$procmux$5157_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5158_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5158_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5165  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$5166_CMP ),
    .Y(\$procmux$5165_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5167  (
    .A(1'hx),
    .B(\$procmux$5165_Y ),
    .S(\$procmux$5168_CMP ),
    .Y(\$procmux$5167_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5168_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5168_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$516_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$516_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$517  (
    .A(1'hx),
    .B(\$procmux$513_Y ),
    .S(\$procmux$518_CMP ),
    .Y(\$procmux$517_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5175  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1187 ),
    .S(\$procmux$5176_CMP ),
    .Y(\$procmux$5175_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$5177  (
    .A(3'hx),
    .B(\$procmux$5175_Y ),
    .S(\$procmux$5178_CMP ),
    .Y(\$procmux$5177_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5178_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5178_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5185  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B(1'h0),
    .S(\$procmux$5186_CMP ),
    .Y(\$procmux$5185_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5187  (
    .A(1'hx),
    .B(\$procmux$5185_Y ),
    .S(\$procmux$5188_CMP ),
    .Y(\$procmux$5187_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5188_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5188_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5196  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$5197_CMP ),
    .Y(\$procmux$5196_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5197_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5197_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$520  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$834 , \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$839  }),
    .S({ \$procmux$523_CMP , \$procmux$521_CMP  }),
    .Y(\$procmux$520_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5204  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1186 ),
    .S(\$procmux$5205_CMP ),
    .Y(\$procmux$5204_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5206  (
    .A(1'hx),
    .B(\$procmux$5204_Y ),
    .S(\$procmux$5207_CMP ),
    .Y(\$procmux$5206_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5207_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5207_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5214  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1185 ),
    .S(\$procmux$5215_CMP ),
    .Y(\$procmux$5214_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5216  (
    .A(1'hx),
    .B(\$procmux$5214_Y ),
    .S(\$procmux$5217_CMP ),
    .Y(\$procmux$5216_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5217_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5217_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5224  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1184 ),
    .S(\$procmux$5225_CMP ),
    .Y(\$procmux$5224_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5226  (
    .A(1'hx),
    .B(\$procmux$5224_Y ),
    .S(\$procmux$5227_CMP ),
    .Y(\$procmux$5226_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5227_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5227_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5234  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1196 ),
    .S(\$procmux$5235_CMP ),
    .Y(\$procmux$5234_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5235_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5235_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$523_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$523_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$524  (
    .A(1'hx),
    .B(\$procmux$520_Y ),
    .S(\$procmux$525_CMP ),
    .Y(\$procmux$524_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5242  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1195 ),
    .S(\$procmux$5243_CMP ),
    .Y(\$procmux$5242_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5243_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5243_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$5246  (
    .A(1'h0),
    .B({ 1'h1, \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q , 1'h1 }),
    .S({ \$procmux$5251_CMP , \$procmux$5249_CMP , \$procmux$5247_CMP  }),
    .Y(\$procmux$5246_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5247_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5247_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5249_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5249_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5251_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5251_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$5255  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1194 , 3'h7 }),
    .S({ \$procmux$5262_CMP , \$procmux$5260_CMP , \$procmux$5258_CMP , \$procmux$5256_CMP  }),
    .Y(\$procmux$5255_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5256_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5256_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5258_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5258_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5260_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5260_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5262_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5262_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$5265  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1192 , \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1216 , \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1229  }),
    .S({ \$procmux$5270_CMP , \$procmux$5268_CMP , \$procmux$5266_CMP  }),
    .Y(\$procmux$5265_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5266_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5266_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5268_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5268_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$527  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$833 , \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$843  }),
    .S({ \$procmux$530_CMP , \$procmux$528_CMP  }),
    .Y(\$procmux$527_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5270_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5270_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$5273  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_q ),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1191 , \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1215 , \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1228  }),
    .S({ \$procmux$5278_CMP , \$procmux$5276_CMP , \$procmux$5274_CMP  }),
    .Y(\$procmux$5273_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5274_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5274_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5276_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5276_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5278_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5278_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$5282  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1190 , \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1200 , \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1214 , \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1222  }),
    .S({ \$procmux$5289_CMP , \$procmux$5287_CMP , \$procmux$5285_CMP , \$procmux$5283_CMP  }),
    .Y(\$procmux$5282_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5283_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5283_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5285_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5285_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5287_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5287_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5289_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5289_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$5292  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1213 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1227  }),
    .S({ \$procmux$5295_CMP , \$procmux$5293_CMP  }),
    .Y(\$procmux$5292_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5293_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5293_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5295_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5295_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$5299  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1189 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1199 , \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1221  }),
    .S({ \$procmux$5304_CMP , \$procmux$5302_CMP , \$procmux$5300_CMP  }),
    .Y(\$procmux$5299_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:180.16-180.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$53  (
    .A(32'hxxxxxxxx),
    .B({ \$21y , \$21y [23:0], \$21y [31:24], \$21y [15:0], \$21y [31:16], \$21y [7:0], \$21y [31:8] }),
    .S({ \$procmux$57_CMP , \$procmux$56_CMP , \$procmux$55_CMP , \$procmux$54_CMP  }),
    .Y(\$procmux$53_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5300_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5300_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5302_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5302_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5304_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5304_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$procmux$5307  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1188 , \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1198 , \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1212 , \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1220 , \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1226  }),
    .S({ \$procmux$5316_CMP , \$procmux$5314_CMP , \$procmux$5312_CMP , \$procmux$5310_CMP , \$procmux$5308_CMP  }),
    .Y(\$procmux$5307_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5308_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h4),
    .Y(\$procmux$5308_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$530_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$530_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$531  (
    .A(1'hx),
    .B(\$procmux$527_Y ),
    .S(\$procmux$532_CMP ),
    .Y(\$procmux$531_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5310_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h3),
    .Y(\$procmux$5310_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:419.24-447.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5312_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h2),
    .Y(\$procmux$5312_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:405.21-417.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5314_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .B(3'h1),
    .Y(\$procmux$5314_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:385.13-403.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5316_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ),
    .Y(\$procmux$5316_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:163.9-163.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:162.7-164.10" */
  \$mux  #(
    .WIDTH(32'd31)
  ) \$procmux$5317  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ),
    .B(\$85y ),
    .S(\$procmux$5318_CMP ),
    .Y(\$procmux$5317_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5321  (
    .A(1'h0),
    .B(\$65y ),
    .S(\$procmux$5322_CMP ),
    .Y(\$procmux$5321_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5325  (
    .A(\$47y ),
    .B(\$59y ),
    .S(\$procmux$5326_CMP ),
    .Y(\$procmux$5325_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$5329  (
    .A(\$46y ),
    .B(\$49y ),
    .S(\$procmux$5330_CMP ),
    .Y(\$procmux$5329_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5333  (
    .A(\$48y ),
    .B(\$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$75 ),
    .S(\$procmux$5334_CMP ),
    .Y(\$procmux$5333_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:121.9-121.29|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:120.7-124.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5337  (
    .A(\$67y ),
    .B(\$48y ),
    .S(\$procmux$5338_CMP ),
    .Y(\$procmux$5337_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5339  (
    .A(1'hx),
    .B(\$procmux$5337_Y ),
    .S(\$procmux$5340_CMP ),
    .Y(\$procmux$5339_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$534  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$832 , \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$842  }),
    .S({ \$procmux$537_CMP , \$procmux$535_CMP  }),
    .Y(\$procmux$534_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$5341  (
    .A(32'hxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext$1150 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1160 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1170  }),
    .S({ \$procmux$5344_CMP , \$procmux$5343_CMP , \$procmux$5342_CTRL  }),
    .Y(\$procmux$5341_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_ANY  (
    .A(\$procmux$5342_CMP ),
    .Y(\$procmux$5342_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(2'h2),
    .Y(\$procmux$5342_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5342_CMP1  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(2'h3),
    .Y(\$procmux$5342_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:324.20-324.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5343_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .B(2'h1),
    .Y(\$procmux$5343_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:323.20-323.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5344_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ),
    .Y(\$procmux$5344_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:213.16-213.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$5347  (
    .A(32'd128),
    .B({ 25'h0000000, \$947y [7:1], \$u_ibex_top.u_ibex_core.if_stage_i.exc_pc$29 , \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q , \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q  }),
    .S({ \$procmux$5351_CMP , \$procmux$5350_CMP , \$procmux$5349_CMP , \$procmux$5348_CMP  }),
    .Y(\$procmux$5347_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:213.16-213.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5348_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ),
    .B(3'h4),
    .Y(\$procmux$5348_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:212.16-212.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5349_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ),
    .B(3'h3),
    .Y(\$procmux$5349_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:211.16-211.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5350_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ),
    .B(3'h2),
    .Y(\$procmux$5350_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:210.16-210.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$5351_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal ),
    .B(3'h1),
    .Y(\$procmux$5351_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$5352  (
    .A(32'hxxxxxxxx),
    .B({ \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 8'h00, \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8], 1'h0, \$u_ibex_top.u_ibex_core.if_stage_i.irq_vec$28 , 66'h01a1108001a110808 }),
    .S({ \$procmux$5356_CMP , \$procmux$5355_CMP , \$procmux$5354_CMP , \$procmux$5353_CMP  }),
    .Y(\$procmux$5352_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5353_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(2'h3),
    .Y(\$procmux$5353_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:195.23-195.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5354_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(2'h2),
    .Y(\$procmux$5354_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:194.23-194.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5355_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .B(2'h1),
    .Y(\$procmux$5355_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:193.23-193.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5356_CMP0  (
    .A(\u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i ),
    .Y(\$procmux$5356_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:189.7-189.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:187.5-190.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$5357  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$735 [4:0]),
    .B(5'h1f),
    .S(\$procmux$5358_CMP ),
    .Y(\$procmux$5357_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.7-23.35|../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:22.5-24.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5359  (
    .A(\$10y ),
    .B(\u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ),
    .S(clk_i),
    .Y(\$procmux$5359_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.7-23.35|../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:22.5-24.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5361  (
    .A(\$10y ),
    .B(1'hx),
    .S(clk_i),
    .Y(\$procmux$5361_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.7-23.35|../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:22.5-24.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$5363  (
    .A(1'h1),
    .B(1'h0),
    .S(clk_i),
    .Y(\$procmux$5363_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$5367  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$5368_CMP ),
    .Y(\$procmux$5367_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5368_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$5368_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:301.9-305.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$5372  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$5373_CMP ),
    .Y(\$procmux$5372_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:301.9-305.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5373_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$5373_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:293.9-297.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$5378  (
    .A(32'hxxxxxxxx),
    .B(32'd0),
    .S(\$procmux$5379_CMP ),
    .Y(\$procmux$5378_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:293.9-297.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5379_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h1),
    .Y(\$procmux$5379_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$537_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$537_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$538  (
    .A(1'hx),
    .B(\$procmux$534_Y ),
    .S(\$procmux$539_CMP ),
    .Y(\$procmux$538_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd32)
  ) \$procmux$5381  (
    .A(32'hxxxxxxxx),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1163 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1165 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1167 , \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1169  }),
    .S({ \$procmux$5388_CMP , \$procmux$5386_CMP , \$procmux$5384_CMP , \$procmux$5382_CMP  }),
    .Y(\$procmux$5381_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5382_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$5382_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:301.9-305.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5384_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h2),
    .Y(\$procmux$5384_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:293.9-297.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5386_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h1),
    .Y(\$procmux$5386_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:285.9-289.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5388_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .Y(\$procmux$5388_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:285.9-289.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$5394  (
    .A(32'hxxxxxxxx),
    .B({ 28'h0000000, data_rdata_i_low }),
    .S(\$procmux$5395_CMP ),
    .Y(\$procmux$5394_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:285.9-289.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$5395_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .Y(\$procmux$5395_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$541  (
    .A(1'hx),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$831 , \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$841  }),
    .S({ \$procmux$544_CMP , \$procmux$542_CMP  }),
    .Y(\$procmux$541_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$544_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$544_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$545  (
    .A(1'hx),
    .B(\$procmux$541_Y ),
    .S(\$procmux$546_CMP ),
    .Y(\$procmux$545_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:180.16-180.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$54_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$procmux$54_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.32-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$552  (
    .A(1'h1),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .S(\$1117y ),
    .Y(\$procmux$552_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$554  (
    .A(1'hx),
    .B(\$procmux$552_Y ),
    .S(\$procmux$555_CMP ),
    .Y(\$procmux$554_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$556  (
    .A(\$procmux$554_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$556_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$557_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$557_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$558  (
    .A(1'hx),
    .B(\$procmux$556_Y ),
    .S(\$procmux$559_CMP ),
    .Y(\$procmux$558_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:179.16-179.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$55_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h2),
    .Y(\$procmux$55_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.32-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$565  (
    .A(1'h0),
    .B(\$490y ),
    .S(\$1117y ),
    .Y(\$procmux$565_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$567  (
    .A(1'hx),
    .B(\$procmux$565_Y ),
    .S(\$procmux$568_CMP ),
    .Y(\$procmux$567_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$569  (
    .A(\$procmux$567_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$569_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:178.16-178.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$56_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h1),
    .Y(\$procmux$56_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$570_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$570_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$571  (
    .A(1'hx),
    .B(\$procmux$569_Y ),
    .S(\$procmux$572_CMP ),
    .Y(\$procmux$571_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.32-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$578  (
    .A(1'h1),
    .B(1'h0),
    .S(\$1117y ),
    .Y(\$procmux$578_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:177.16-177.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$57_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$procmux$57_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:160.20-160.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd4)
  ) \$procmux$58  (
    .A(4'hx),
    .B(16'h1248),
    .S({ \$procmux$62_CMP , \$procmux$61_CMP , \$procmux$60_CMP , \$procmux$59_CMP  }),
    .Y(\$procmux$58_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$580  (
    .A(1'hx),
    .B(\$procmux$578_Y ),
    .S(\$procmux$581_CMP ),
    .Y(\$procmux$580_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$582  (
    .A(\$procmux$580_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$582_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$583_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$583_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$584  (
    .A(1'hx),
    .B(\$procmux$582_Y ),
    .S(\$procmux$585_CMP ),
    .Y(\$procmux$584_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:840.33-844.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd1)
  ) \$procmux$588  (
    .A(1'h0),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$818 , \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$822 , \$825y , 2'h3 }),
    .S({ \$procmux$594_CMP , \$procmux$593_CMP , \$procmux$591_CMP , \$procmux$590_CMP , \$procmux$589_CMP  }),
    .Y(\$procmux$588_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$595  (
    .A(\$procmux$588_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$595_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$596_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$596_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$597  (
    .A(1'hx),
    .B(\$procmux$595_Y ),
    .S(\$procmux$598_CMP ),
    .Y(\$procmux$597_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:160.20-160.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$59_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$procmux$59_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:798.15-805.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$605  (
    .A(1'hx),
    .B(1'h1),
    .S(\$procmux$606_CMP ),
    .Y(\$procmux$605_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$607  (
    .A(\$procmux$605_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$607_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$608_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$608_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$609  (
    .A(1'hx),
    .B(\$procmux$607_Y ),
    .S(\$procmux$610_CMP ),
    .Y(\$procmux$609_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:159.20-159.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$60_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h2),
    .Y(\$procmux$60_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:817.28-832.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$615  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$616_CMP ),
    .Y(\$procmux$615_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$617  (
    .A(\$procmux$615_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$617_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$618_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$618_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$619  (
    .A(1'hx),
    .B(\$procmux$617_Y ),
    .S(\$procmux$620_CMP ),
    .Y(\$procmux$619_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:158.20-158.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$61_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h1),
    .Y(\$procmux$61_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$625  (
    .A(1'h0),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$625_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$626_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$626_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$627  (
    .A(1'hx),
    .B(\$procmux$625_Y ),
    .S(\$procmux$628_CMP ),
    .Y(\$procmux$627_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:157.20-157.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$62_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$procmux$62_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$63  (
    .A(4'hx),
    .B(\$procmux$58_Y ),
    .S(\$procmux$64_CTRL ),
    .Y(\$procmux$63_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:840.33-844.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$631  (
    .A(\$490y ),
    .B({ \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$821 , 1'h0 }),
    .S({ \$procmux$634_CMP , \$procmux$632_CMP  }),
    .Y(\$procmux$631_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$635  (
    .A(\$procmux$631_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$635_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$636_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$636_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$637  (
    .A(1'hx),
    .B(\$procmux$635_Y ),
    .S(\$procmux$638_CMP ),
    .Y(\$procmux$637_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:833.26-839.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$642  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$643_CMP ),
    .Y(\$procmux$642_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$644  (
    .A(\$procmux$642_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$644_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$645_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$645_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$646  (
    .A(1'hx),
    .B(\$procmux$644_Y ),
    .S(\$procmux$647_CMP ),
    .Y(\$procmux$646_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$64_ANY  (
    .A(\$procmux$64_CMP ),
    .Y(\$procmux$64_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$64_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h2),
    .Y(\$procmux$64_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$64_CMP1  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h3),
    .Y(\$procmux$64_CMP [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:817.28-832.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$652  (
    .A(1'h0),
    .B(\$827y ),
    .S(\$procmux$653_CMP ),
    .Y(\$procmux$652_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$654  (
    .A(\$procmux$652_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$654_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$655_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$655_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$656  (
    .A(1'hx),
    .B(\$procmux$654_Y ),
    .S(\$procmux$657_CMP ),
    .Y(\$procmux$656_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:809.15-815.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$664  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$820 ),
    .S(\$procmux$665_CMP ),
    .Y(\$procmux$664_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$666  (
    .A(\$procmux$664_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$666_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$667_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$667_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$668  (
    .A(1'hx),
    .B(\$procmux$666_Y ),
    .S(\$procmux$669_CMP ),
    .Y(\$procmux$668_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:833.26-839.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$673  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$423 ),
    .S(\$procmux$674_CMP ),
    .Y(\$procmux$673_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$675  (
    .A(\$procmux$673_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$675_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$676_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$676_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$677  (
    .A(1'hx),
    .B(\$procmux$675_Y ),
    .S(\$procmux$678_CMP ),
    .Y(\$procmux$677_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$68  (
    .A(\$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1127 ),
    .B(4'h1),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$procmux$68_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:817.28-832.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$683  (
    .A(1'h0),
    .B(\$828y ),
    .S(\$procmux$684_CMP ),
    .Y(\$procmux$683_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$685  (
    .A(\$procmux$683_Y ),
    .B(1'hx),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$685_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$686_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$686_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$687  (
    .A(1'hx),
    .B(\$procmux$685_Y ),
    .S(\$procmux$688_CMP ),
    .Y(\$procmux$687_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$691  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$837 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$691_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$692_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$692_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$693  (
    .A(1'hx),
    .B(\$procmux$691_Y ),
    .S(\$procmux$694_CMP ),
    .Y(\$procmux$693_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$697  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$835 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$697_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$698_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$698_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$699  (
    .A(1'hx),
    .B(\$procmux$697_Y ),
    .S(\$procmux$700_CMP ),
    .Y(\$procmux$699_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$7  (
    .A(32'hxxxxxxxx),
    .B({ 20'h00000, data_rdata_i_low, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q [23:16] }),
    .S(\$procmux$8_CMP ),
    .Y(\$procmux$7_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$70  (
    .A(4'hx),
    .B(\$procmux$68_Y ),
    .S(\$procmux$71_CMP ),
    .Y(\$procmux$70_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$703  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$830 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$703_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$704_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$704_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$705  (
    .A(1'hx),
    .B(\$procmux$703_Y ),
    .S(\$procmux$706_CMP ),
    .Y(\$procmux$705_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$709  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$829 ),
    .B(1'h0),
    .S(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$709_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$710_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .Y(\$procmux$710_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$711  (
    .A(1'hx),
    .B(\$procmux$709_Y ),
    .S(\$procmux$712_CMP ),
    .Y(\$procmux$711_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$714  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$853 ),
    .S(\$procmux$715_CMP ),
    .Y(\$procmux$714_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$717  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$852 ),
    .S(\$procmux$718_CMP ),
    .Y(\$procmux$717_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$71_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h1),
    .Y(\$procmux$71_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$720  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$851 ),
    .S(\$procmux$721_CMP ),
    .Y(\$procmux$720_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$723  (
    .A(\$490y ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$850 ),
    .S(\$procmux$724_CMP ),
    .Y(\$procmux$723_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$726  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$849 ),
    .S(\$procmux$727_CMP ),
    .Y(\$procmux$726_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$729  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$848 ),
    .S(\$procmux$730_CMP ),
    .Y(\$procmux$729_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$732  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$847 ),
    .S(\$procmux$733_CMP ),
    .Y(\$procmux$732_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$735  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$846 ),
    .S(\$procmux$736_CMP ),
    .Y(\$procmux$735_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$738  (
    .A(1'h0),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$845 ),
    .S(\$procmux$739_CMP ),
    .Y(\$procmux$738_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:146.22-146.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd4)
  ) \$procmux$74  (
    .A(4'hx),
    .B(16'h36c8),
    .S({ \$procmux$78_CMP , \$procmux$77_CMP , \$procmux$76_CMP , \$procmux$75_CMP  }),
    .Y(\$procmux$74_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:772.7-772.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:771.14-773.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$740  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$861 ),
    .S(\$procmux$741_CMP ),
    .Y(\$procmux$740_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$742  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$743_CMP ),
    .Y(\$procmux$742_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$744  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1510 ),
    .S(\$procmux$745_CMP ),
    .Y(\$procmux$744_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$746  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$747_CMP ),
    .Y(\$procmux$746_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$748  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1519 ),
    .S(\$procmux$749_CMP ),
    .Y(\$procmux$748_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$750  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$751_CMP ),
    .Y(\$procmux$750_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$752  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q ),
    .B(\$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ),
    .S(\$procmux$753_CMP ),
    .Y(\$procmux$752_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$754  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$755_CMP ),
    .Y(\$procmux$754_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:32.7-32.28|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:31.14-33.8" */
  \$mux  #(
    .WIDTH(32'd18)
  ) \$procmux$756  (
    .A(\u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q ),
    .B({ \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [3], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [7], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [11], \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 [30:16] }),
    .S(\$procmux$757_CMP ),
    .Y(\$procmux$756_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:100.9-100.31|../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:99.16-101.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$758  (
    .A(\u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q ),
    .B(\$1320y ),
    .S(\$procmux$759_CMP ),
    .Y(\$procmux$758_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:146.22-146.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$75_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$procmux$75_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:842.7-842.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:840.5-843.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$761  (
    .A(1'h1),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$725 ),
    .S(\$17y [0]),
    .Y(\$procmux$761_Y )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:830.11-830.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.9-831.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$765  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$709 ),
    .B(4'h8),
    .S(\$procmux$766_CMP ),
    .Y(\$procmux$765_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$767  (
    .A(4'hx),
    .B(\$procmux$765_Y ),
    .S(\$procmux$768_CMP ),
    .Y(\$procmux$767_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$768_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$768_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:145.22-145.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$76_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h2),
    .Y(\$procmux$76_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:811.13-811.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:810.20-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$770  (
    .A(4'h5),
    .B(4'h2),
    .S(\$procmux$771_CMP ),
    .Y(\$procmux$770_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$773  (
    .A(\$procmux$770_Y ),
    .B(4'hx),
    .S(\$procmux$774_CMP ),
    .Y(\$procmux$773_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$776  (
    .A(\$procmux$773_Y ),
    .B(4'hx),
    .S(\$procmux$777_CMP ),
    .Y(\$procmux$776_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$779  (
    .A(\$procmux$776_Y ),
    .B(4'hx),
    .S(\$procmux$780_CMP ),
    .Y(\$procmux$779_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:144.22-144.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$77_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h1),
    .Y(\$procmux$77_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$781  (
    .A(4'hx),
    .B(\$procmux$779_Y ),
    .S(\$procmux$782_CMP ),
    .Y(\$procmux$781_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$782_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$782_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$785  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$786_CMP ),
    .Y(\$procmux$785_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$788  (
    .A(\$procmux$785_Y ),
    .B(1'hx),
    .S(\$procmux$789_CMP ),
    .Y(\$procmux$788_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:143.22-143.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$78_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$procmux$78_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142.11-148.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$79  (
    .A(\$procmux$74_Y ),
    .B(4'hx),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$procmux$79_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$791  (
    .A(\$procmux$788_Y ),
    .B(1'hx),
    .S(\$procmux$792_CMP ),
    .Y(\$procmux$791_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$793  (
    .A(1'hx),
    .B(\$procmux$791_Y ),
    .S(\$procmux$794_CMP ),
    .Y(\$procmux$793_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$794_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$794_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$797  (
    .A(3'h0),
    .B(3'h4),
    .S(\$procmux$798_CMP ),
    .Y(\$procmux$797_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$800  (
    .A(\$procmux$797_Y ),
    .B(3'hx),
    .S(\$procmux$801_CMP ),
    .Y(\$procmux$800_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$803  (
    .A(\$procmux$800_Y ),
    .B(3'hx),
    .S(\$procmux$804_CMP ),
    .Y(\$procmux$803_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$805  (
    .A(3'hx),
    .B(\$procmux$803_Y ),
    .S(\$procmux$806_CMP ),
    .Y(\$procmux$805_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$806_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$806_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$809  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$810_CMP ),
    .Y(\$procmux$809_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$81  (
    .A(4'hx),
    .B(\$procmux$79_Y ),
    .S(\$procmux$82_CMP ),
    .Y(\$procmux$81_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$812  (
    .A(\$procmux$809_Y ),
    .B(1'hx),
    .S(\$procmux$813_CMP ),
    .Y(\$procmux$812_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$815  (
    .A(\$procmux$812_Y ),
    .B(1'hx),
    .S(\$procmux$816_CMP ),
    .Y(\$procmux$815_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$817  (
    .A(1'hx),
    .B(\$procmux$815_Y ),
    .S(\$procmux$818_CMP ),
    .Y(\$procmux$817_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$818_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$818_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$822  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$693 ),
    .B(4'h5),
    .S(\$procmux$823_CMP ),
    .Y(\$procmux$822_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$825  (
    .A(\$procmux$822_Y ),
    .B(4'hx),
    .S(\$procmux$826_CMP ),
    .Y(\$procmux$825_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$828  (
    .A(\$procmux$825_Y ),
    .B(4'hx),
    .S(\$procmux$829_CMP ),
    .Y(\$procmux$828_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$82_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h1),
    .Y(\$procmux$82_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$830  (
    .A(4'hx),
    .B(\$procmux$828_Y ),
    .S(\$procmux$831_CMP ),
    .Y(\$procmux$830_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$831_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$831_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.35-810.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:805.20-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$834  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .B(1'h0),
    .S(\$procmux$835_CMP ),
    .Y(\$procmux$834_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$837  (
    .A(\$procmux$834_Y ),
    .B(1'hx),
    .S(\$procmux$838_CMP ),
    .Y(\$procmux$837_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd4)
  ) \$procmux$84  (
    .A(4'hx),
    .B({ \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1125 , \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1128 , \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1129  }),
    .S({ \$procmux$89_CMP , \$procmux$87_CMP , \$procmux$85_CTRL  }),
    .Y(\$procmux$84_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$840  (
    .A(\$procmux$837_Y ),
    .B(1'hx),
    .S(\$procmux$841_CMP ),
    .Y(\$procmux$840_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$842  (
    .A(1'hx),
    .B(\$procmux$840_Y ),
    .S(\$procmux$843_CMP ),
    .Y(\$procmux$842_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$843_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$843_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$848  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$697 ),
    .B(3'h3),
    .S(\$procmux$849_CMP ),
    .Y(\$procmux$848_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$851  (
    .A(\$procmux$848_Y ),
    .B(3'hx),
    .S(\$procmux$852_CMP ),
    .Y(\$procmux$851_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$853  (
    .A(3'hx),
    .B(\$procmux$851_Y ),
    .S(\$procmux$854_CMP ),
    .Y(\$procmux$853_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$854_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$854_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$859  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$696 ),
    .B(1'h1),
    .S(\$procmux$860_CMP ),
    .Y(\$procmux$859_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$85_ANY  (
    .A(\$procmux$85_CMP ),
    .Y(\$procmux$85_CTRL )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$85_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h2),
    .Y(\$procmux$85_CMP [0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156.9-162.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$85_CMP1  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h3),
    .Y(\$procmux$85_CMP [1])
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$862  (
    .A(\$procmux$859_Y ),
    .B(1'hx),
    .S(\$procmux$863_CMP ),
    .Y(\$procmux$862_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$864  (
    .A(1'hx),
    .B(\$procmux$862_Y ),
    .S(\$procmux$865_CMP ),
    .Y(\$procmux$864_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$865_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$865_CMP )
  );
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:803.15-803.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:802.13-804.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$868  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B(1'h0),
    .S(\$procmux$869_CMP ),
    .Y(\$procmux$868_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$870  (
    .A(1'hx),
    .B(\$procmux$868_Y ),
    .S(\$procmux$871_CMP ),
    .Y(\$procmux$870_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$873  (
    .A(\$procmux$870_Y ),
    .B(1'hx),
    .S(\$procmux$874_CMP ),
    .Y(\$procmux$873_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$875  (
    .A(1'hx),
    .B(\$procmux$873_Y ),
    .S(\$procmux$876_CMP ),
    .Y(\$procmux$875_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$876_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$876_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:141.9-151.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$87_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .B(2'h1),
    .Y(\$procmux$87_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$880  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$698 ),
    .B(1'h0),
    .S(\$procmux$881_CMP ),
    .Y(\$procmux$880_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$883  (
    .A(\$procmux$880_Y ),
    .B(1'hx),
    .S(\$procmux$884_CMP ),
    .Y(\$procmux$883_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$885  (
    .A(1'hx),
    .B(\$procmux$883_Y ),
    .S(\$procmux$886_CMP ),
    .Y(\$procmux$885_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$886_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$886_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$890  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$891_CMP ),
    .Y(\$procmux$890_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$893  (
    .A(\$procmux$890_Y ),
    .B(1'hx),
    .S(\$procmux$894_CMP ),
    .Y(\$procmux$893_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$895  (
    .A(1'hx),
    .B(\$procmux$893_Y ),
    .S(\$procmux$896_CMP ),
    .Y(\$procmux$895_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$896_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$896_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119.5-166.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$89_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i ),
    .Y(\$procmux$89_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$8_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ),
    .B(2'h3),
    .Y(\$procmux$8_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$900  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$695 ),
    .B(4'h5),
    .S(\$procmux$901_CMP ),
    .Y(\$procmux$900_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$903  (
    .A(\$procmux$900_Y ),
    .B(4'hx),
    .S(\$procmux$904_CMP ),
    .Y(\$procmux$903_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$905  (
    .A(4'hx),
    .B(\$procmux$903_Y ),
    .S(\$procmux$906_CMP ),
    .Y(\$procmux$905_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$906_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$906_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$910  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$694 ),
    .B(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ),
    .S(\$procmux$911_CMP ),
    .Y(\$procmux$910_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$913  (
    .A(\$procmux$910_Y ),
    .B(1'hx),
    .S(\$procmux$914_CMP ),
    .Y(\$procmux$913_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$915  (
    .A(1'hx),
    .B(\$procmux$913_Y ),
    .S(\$procmux$916_CMP ),
    .Y(\$procmux$915_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$916_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$916_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:134.22-134.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd4)
  ) \$procmux$92  (
    .A(4'hx),
    .B(16'h0137),
    .S({ \$procmux$96_CMP , \$procmux$95_CMP , \$procmux$94_CMP , \$procmux$93_CMP  }),
    .Y(\$procmux$92_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.26-805.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:798.11-812.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$920  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$692 ),
    .S(\$procmux$921_CMP ),
    .Y(\$procmux$920_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$923  (
    .A(\$procmux$920_Y ),
    .B(1'hx),
    .S(\$procmux$924_CMP ),
    .Y(\$procmux$923_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$925  (
    .A(1'hx),
    .B(\$procmux$923_Y ),
    .S(\$procmux$926_CMP ),
    .Y(\$procmux$925_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$926_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$926_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$931  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$703 ),
    .B(3'h2),
    .S(\$procmux$932_CMP ),
    .Y(\$procmux$931_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$933  (
    .A(3'hx),
    .B(\$procmux$931_Y ),
    .S(\$procmux$934_CMP ),
    .Y(\$procmux$933_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$934_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$934_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$939  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$702 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$687 ),
    .S(\$procmux$940_CMP ),
    .Y(\$procmux$939_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:134.22-134.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$93_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h3),
    .Y(\$procmux$93_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$941  (
    .A(1'hx),
    .B(\$procmux$939_Y ),
    .S(\$procmux$942_CMP ),
    .Y(\$procmux$941_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$942_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$942_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$947  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$701 ),
    .B(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$686 ),
    .S(\$procmux$948_CMP ),
    .Y(\$procmux$947_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$949  (
    .A(4'hx),
    .B(\$procmux$947_Y ),
    .S(\$procmux$950_CMP ),
    .Y(\$procmux$949_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:133.22-133.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$94_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h2),
    .Y(\$procmux$94_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$950_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$950_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$957  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$958_CMP ),
    .Y(\$procmux$957_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$959  (
    .A(1'hx),
    .B(\$procmux$957_Y ),
    .S(\$procmux$960_CMP ),
    .Y(\$procmux$959_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:132.22-132.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$95_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .B(2'h1),
    .Y(\$procmux$95_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$961  (
    .A(1'hx),
    .B(\$procmux$959_Y ),
    .S(\$procmux$962_CMP ),
    .Y(\$procmux$961_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$963  (
    .A(1'hx),
    .B(\$procmux$961_Y ),
    .S(\$procmux$964_CMP ),
    .Y(\$procmux$963_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$964_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$964_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:131.22-131.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130.11-136.18" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$96_CMP0  (
    .A(\u_ibex_top.u_ibex_core.load_store_unit_i.data_offset ),
    .Y(\$procmux$96_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$971  (
    .A(\$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$672 ),
    .B(1'h0),
    .S(\$procmux$972_CMP ),
    .Y(\$procmux$971_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$973  (
    .A(1'hx),
    .B(\$procmux$971_Y ),
    .S(\$procmux$974_CMP ),
    .Y(\$procmux$973_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$975  (
    .A(1'hx),
    .B(\$procmux$973_Y ),
    .S(\$procmux$976_CMP ),
    .Y(\$procmux$975_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$977  (
    .A(1'hx),
    .B(\$procmux$975_Y ),
    .S(\$procmux$978_CMP ),
    .Y(\$procmux$977_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$978_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$978_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:121.9-137.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$98  (
    .A(4'hx),
    .B(\$procmux$92_Y ),
    .S(\u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ),
    .Y(\$procmux$98_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$985  (
    .A(7'h03),
    .B(7'h00),
    .S(\$procmux$986_CMP ),
    .Y(\$procmux$985_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$987  (
    .A(7'hxx),
    .B(\$procmux$985_Y ),
    .S(\$procmux$988_CMP ),
    .Y(\$procmux$987_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$989  (
    .A(7'hxx),
    .B(\$procmux$987_Y ),
    .S(\$procmux$990_CMP ),
    .Y(\$procmux$989_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$991  (
    .A(7'hxx),
    .B(\$procmux$989_Y ),
    .S(\$procmux$992_CMP ),
    .Y(\$procmux$991_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$992_CMP0  (
    .A(\u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ),
    .B(4'h6),
    .Y(\$procmux$992_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.53-780.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:771.15-784.18" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$999  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1000_CMP ),
    .Y(\$procmux$999_Y )
  );
  /* src = "src/ibex_wrap.sv:155.22" */
  sg13g2_IOPadOut4mA pad_alert_minor_o_inst (
    .c2p(1'h0),
    .pad(alert_minor)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:100.18" */
  sg13g2_IOPadIn pad_clk_inst (
    .p2c(clk_i),
    .pad(clk)
  );
  /* src = "src/ibex_wrap.sv:150.22" */
  sg13g2_IOPadOut4mA pad_core_sleep_o_inst (
    .c2p(core_sleep_o),
    .pad(core_sleep)
  );
  /* src = "src/ibex_wrap.sv:253.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_0_inst (
    .c2p(1'h0),
    .pad(data_addr_0)
  );
  /* src = "src/ibex_wrap.sv:258.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_1_inst (
    .c2p(1'h0),
    .pad(data_addr_1)
  );
  /* src = "src/ibex_wrap.sv:263.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_2_inst (
    .c2p(data_addr_o_low[2]),
    .pad(data_addr_2)
  );
  /* src = "src/ibex_wrap.sv:268.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_3_inst (
    .c2p(data_addr_o_low[3]),
    .pad(data_addr_3)
  );
  /* src = "src/ibex_wrap.sv:273.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_4_inst (
    .c2p(data_addr_o_low[4]),
    .pad(data_addr_4)
  );
  /* src = "src/ibex_wrap.sv:278.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_5_inst (
    .c2p(data_addr_o_low[5]),
    .pad(data_addr_5)
  );
  /* src = "src/ibex_wrap.sv:283.22" */
  sg13g2_IOPadOut4mA pad_data_addr_o_6_inst (
    .c2p(data_addr_o_low[6]),
    .pad(data_addr_6)
  );
  /* src = "src/ibex_wrap.sv:248.18" */
  sg13g2_IOPadIn pad_data_err_i_inst (
    .p2c(data_err_i),
    .pad(data_err)
  );
  /* src = "src/ibex_wrap.sv:233.18" */
  sg13g2_IOPadIn pad_data_gnt_i_inst (
    .p2c(data_gnt_i),
    .pad(data_gnt)
  );
  /* src = "src/ibex_wrap.sv:292.18" */
  sg13g2_IOPadIn pad_data_rdata_i_0_inst (
    .p2c(data_rdata_i_low[0]),
    .pad(data_rdata_0)
  );
  /* src = "src/ibex_wrap.sv:297.18" */
  sg13g2_IOPadIn pad_data_rdata_i_1_inst (
    .p2c(data_rdata_i_low[1]),
    .pad(data_rdata_1)
  );
  /* src = "src/ibex_wrap.sv:302.18" */
  sg13g2_IOPadIn pad_data_rdata_i_2_inst (
    .p2c(data_rdata_i_low[2]),
    .pad(data_rdata_2)
  );
  /* src = "src/ibex_wrap.sv:307.18" */
  sg13g2_IOPadIn pad_data_rdata_i_3_inst (
    .p2c(data_rdata_i_low[3]),
    .pad(data_rdata_3)
  );
  /* src = "src/ibex_wrap.sv:228.22" */
  sg13g2_IOPadOut4mA pad_data_req_o_inst (
    .c2p(data_req_o),
    .pad(data_req)
  );
  /* src = "src/ibex_wrap.sv:238.18" */
  sg13g2_IOPadIn pad_data_rvalid_i_inst (
    .p2c(data_rvalid_i),
    .pad(data_rvalid)
  );
  /* src = "src/ibex_wrap.sv:312.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_0_inst (
    .c2p(data_wdata_o_low[0]),
    .pad(data_wdata_0)
  );
  /* src = "src/ibex_wrap.sv:317.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_1_inst (
    .c2p(data_wdata_o_low[1]),
    .pad(data_wdata_1)
  );
  /* src = "src/ibex_wrap.sv:322.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_2_inst (
    .c2p(data_wdata_o_low[2]),
    .pad(data_wdata_2)
  );
  /* src = "src/ibex_wrap.sv:327.22" */
  sg13g2_IOPadOut4mA pad_data_wdata_o_3_inst (
    .c2p(data_wdata_o_low[3]),
    .pad(data_wdata_3)
  );
  /* src = "src/ibex_wrap.sv:243.22" */
  sg13g2_IOPadOut4mA pad_data_we_o_inst (
    .c2p(data_we_o),
    .pad(data_we)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:120.18" */
  sg13g2_IOPadIn pad_debug_req_i_inst (
    .p2c(debug_req_i),
    .pad(debug_req)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:125.18" */
  sg13g2_IOPadIn pad_fetch_enable_i_0_inst (
    .p2c(fetch_enable_i_0),
    .pad(fetch_enable_0)
  );
  /* src = "src/ibex_wrap.sv:164.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_0_inst (
    .c2p(1'h0),
    .pad(instr_addr_0)
  );
  /* src = "src/ibex_wrap.sv:169.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_1_inst (
    .c2p(1'h0),
    .pad(instr_addr_1)
  );
  /* src = "src/ibex_wrap.sv:174.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_2_inst (
    .c2p(instr_addr_o_low[2]),
    .pad(instr_addr_2)
  );
  /* src = "src/ibex_wrap.sv:179.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_3_inst (
    .c2p(instr_addr_o_low[3]),
    .pad(instr_addr_3)
  );
  /* src = "src/ibex_wrap.sv:184.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_4_inst (
    .c2p(instr_addr_o_low[4]),
    .pad(instr_addr_4)
  );
  /* src = "src/ibex_wrap.sv:189.22" */
  sg13g2_IOPadOut4mA pad_instr_addr_o_5_inst (
    .c2p(instr_addr_o_low[5]),
    .pad(instr_addr_5)
  );
  /* src = "src/ibex_wrap.sv:145.18" */
  sg13g2_IOPadIn pad_instr_err_i_inst (
    .p2c(instr_err_i),
    .pad(instr_err)
  );
  /* src = "src/ibex_wrap.sv:135.18" */
  sg13g2_IOPadIn pad_instr_gnt_i_inst (
    .p2c(instr_gnt_i),
    .pad(instr_gnt)
  );
  /* src = "src/ibex_wrap.sv:194.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_0_inst (
    .p2c(instr_rdata_i_low[0]),
    .pad(instr_rdata_0)
  );
  /* src = "src/ibex_wrap.sv:199.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_1_inst (
    .p2c(instr_rdata_i_low[1]),
    .pad(instr_rdata_1)
  );
  /* src = "src/ibex_wrap.sv:204.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_2_inst (
    .p2c(instr_rdata_i_low[2]),
    .pad(instr_rdata_2)
  );
  /* src = "src/ibex_wrap.sv:209.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_3_inst (
    .p2c(instr_rdata_i_low[3]),
    .pad(instr_rdata_3)
  );
  /* src = "src/ibex_wrap.sv:214.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_4_inst (
    .p2c(instr_rdata_i_low[4]),
    .pad(instr_rdata_4)
  );
  /* src = "src/ibex_wrap.sv:219.18" */
  sg13g2_IOPadIn pad_instr_rdata_i_5_inst (
    .p2c(instr_rdata_i_low[5]),
    .pad(instr_rdata_5)
  );
  /* src = "src/ibex_wrap.sv:130.22" */
  sg13g2_IOPadOut4mA pad_instr_req_o_inst (
    .c2p(instr_req_o),
    .pad(instr_req)
  );
  /* src = "src/ibex_wrap.sv:140.18" */
  sg13g2_IOPadIn pad_instr_rvalid_i_inst (
    .p2c(instr_rvalid_i),
    .pad(instr_rvalid)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:342.18" */
  sg13g2_IOPadIn pad_irq_external_i_inst (
    .p2c(irq_external_i),
    .pad(irq_external)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:347.18" */
  sg13g2_IOPadIn pad_irq_nm_i_inst (
    .p2c(irq_nm_i),
    .pad(irq_nm)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:332.18" */
  sg13g2_IOPadIn pad_irq_software_i_inst (
    .p2c(irq_software_i),
    .pad(irq_software)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:337.18" */
  sg13g2_IOPadIn pad_irq_timer_i_inst (
    .p2c(irq_timer_i),
    .pad(irq_timer)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:105.18" */
  sg13g2_IOPadIn pad_rst_ni_inst (
    .p2c(rst_ni),
    .pad(rst_n)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:110.18" */
  sg13g2_IOPadIn pad_scan_rst_ni_inst (
    .p2c(scan_rst_ni),
    .pad(scan_rst_n)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:115.18" */
  sg13g2_IOPadIn pad_test_en_i_inst (
    .p2c(test_en_i),
    .pad(test_en)
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:356.39" */
  sg13g2_IOPadVdd pad_vdd0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:357.39" */
  sg13g2_IOPadVdd pad_vdd1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:358.39" */
  sg13g2_IOPadVdd pad_vdd2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:359.39" */
  sg13g2_IOPadVdd pad_vdd3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:364.41" */
  sg13g2_IOPadIOVdd pad_vddio0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:365.41" */
  sg13g2_IOPadIOVdd pad_vddio1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:366.41" */
  sg13g2_IOPadIOVdd pad_vddio2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:367.41" */
  sg13g2_IOPadIOVdd pad_vddio3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:360.39" */
  sg13g2_IOPadVss pad_vss0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:361.39" */
  sg13g2_IOPadVss pad_vss1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:362.39" */
  sg13g2_IOPadVss pad_vss2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:363.39" */
  sg13g2_IOPadVss pad_vss3 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:368.41" */
  sg13g2_IOPadIOVss pad_vssio0 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:369.41" */
  sg13g2_IOPadIOVss pad_vssio1 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:370.41" */
  sg13g2_IOPadIOVss pad_vssio2 (
  );
  /* keep = "true" */
  /* src = "src/ibex_wrap.sv:371.41" */
  sg13g2_IOPadIOVss pad_vssio3 (
  );
  assign instr_addr_full = { 26'h0000000, instr_addr_o_low };
  assign instr_rdata_full = { 26'h0000000, instr_rdata_i_low };
  assign data_addr_full = { 25'h0000000, data_addr_o_low };
  assign data_rdata_full = { 28'h0000000, data_rdata_i_low };
  assign data_wdata_o_low = data_wdata_full[3:0];
  assign \u_ibex_top.clock_en  = \$5y ;
  assign \u_ibex_top.g_clock_en_non_secure.unused_core_busy  = \$6y ;
  assign \u_ibex_top.core_sleep_o  = \$7y ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_o  = \$15y ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_i  = \u_ibex_top.core_clock_gate_i.clk_i ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_i  = \u_ibex_top.core_clock_gate_i.en_i ;
  assign \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.test_en_i  = \u_ibex_top.core_clock_gate_i.test_en_i ;
  assign \u_ibex_top.core_clock_gate_i.clk_o  = \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.clk_o ;
  assign \u_ibex_top.core_clock_gate_i.clk_i  = \u_ibex_top.clk_i ;
  assign \u_ibex_top.core_clock_gate_i.en_i  = \u_ibex_top.clock_en ;
  assign \u_ibex_top.core_clock_gate_i.test_en_i  = \u_ibex_top.test_en_i ;
  assign \u_ibex_top.clk  = \u_ibex_top.core_clock_gate_i.clk_o ;
  assign \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.inv  = \$16y ;
  assign \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.out_o  = \$17y ;
  assign \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.in_i  = \u_ibex_top.u_fetch_enable_buf.in_i ;
  assign \u_ibex_top.u_fetch_enable_buf.out_o  = \u_ibex_top.u_fetch_enable_buf.gen_generic.u_impl_generic.out_o ;
  assign \u_ibex_top.u_fetch_enable_buf.in_i  = \u_ibex_top.fetch_enable_i ;
  assign \u_ibex_top.fetch_enable_buf  = \u_ibex_top.u_fetch_enable_buf.out_o ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv  = \$18y ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.out_o  = \$19y ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.in_i  = \u_ibex_top.u_rf_rdata_a_ecc_buf.in_i ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.out_o  = \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.out_o ;
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.in_i  = \u_ibex_top.rf_rdata_a_ecc ;
  assign \u_ibex_top.rf_rdata_a_ecc_buf  = \u_ibex_top.u_rf_rdata_a_ecc_buf.out_o ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv  = \$20y ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.out_o  = \$21y ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.in_i  = \u_ibex_top.u_rf_rdata_b_ecc_buf.in_i ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.out_o  = \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.out_o ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.in_i  = \u_ibex_top.rf_rdata_b_ecc ;
  assign \u_ibex_top.rf_rdata_b_ecc_buf  = \u_ibex_top.u_rf_rdata_b_ecc_buf.out_o ;
  assign \u_ibex_top.data_rdata_core  = \u_ibex_top.data_rdata_i ;
  assign \u_ibex_top.instr_rdata_core  = \u_ibex_top.instr_rdata_i ;
  assign \u_ibex_top.gen_non_mem_rdata_ecc.unused_intg  = \$22y ;
  assign \u_ibex_top.u_ibex_core.core_busy_o  = \$25y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_boot_addr  = \u_ibex_top.u_ibex_core.if_stage_i.boot_addr_i [7:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_csr_mtvec  = \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_i [7:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_exc_cause  = \$26y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.exc_pc  = \$u_ibex_top.u_ibex_core.if_stage_i.exc_pc$29 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.irq_vec  = \$u_ibex_top.u_ibex_core.if_stage_i.irq_vec$28 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_internal  = \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n  = \$u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n$31 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_init_o  = \$33y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_err  = \$34y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err_o  = \$35y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_branch  = \$36y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_addr  = \$37y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid  = \$39y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.busy_o  = \$42y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_clear  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev [0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_rev [1] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready  = \$45y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata  = \$46y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err  = \$47y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid  = \$48y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned  = \$49y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned  = \$59y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2  = \$65y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned  = \$67y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed  = \$70y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed  = \$73y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o  = \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$76 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o  = \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o  = \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o$78 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o  = \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o$79 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en  = \$81y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two  = \$82y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next  = \$84y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d  = \$85y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unused_addr_in  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.busy_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2:1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo  = \$91y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0] = \$92y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0] = \$94y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0] = \$95y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [0] = \$97y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0] = \$102y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0] = \$103y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0] = \$104y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1] = \$106y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1] = \$108y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1] = \$109y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [1] = \$111y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1] = \$116y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32] = \$117y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1] = \$118y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2] = \$120y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2] = \$122y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2] = \$123y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [2] = \$125y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2] = \$126y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [95:64] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [2] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clk_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rst_ni  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.clear_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_clear ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_busy  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.busy_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_addr_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_err_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_err_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.ready_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_plus2_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req  = \$144y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req  = \$145y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d  = \$147y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d  = \$149y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en  = \$153y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_d  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en  = \$158y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d  = \$162y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr  = \$166y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_w_aligned  = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [0] = \$168y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [0] = \$173y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1] = \$176y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1] = \$182y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s  = \$183y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s  = \$184y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_valid  = \$186y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_addr  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_w_aligned ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.clk_i  = \u_ibex_top.u_ibex_core.if_stage_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rst_ni  = \u_ibex_top.u_ibex_core.if_stage_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i  = \u_ibex_top.u_ibex_core.if_stage_i.req_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_i  = \u_ibex_top.u_ibex_core.if_stage_i.prefetch_branch ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_i  = \u_ibex_top.u_ibex_core.if_stage_i.prefetch_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.ready_i  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_ready ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid_raw  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_rdata  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.addr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_err  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_err_plus2  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.err_plus2_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_req_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_gnt_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_gnt_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rdata_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_err_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_rvalid_i  = \u_ibex_top.u_ibex_core.if_stage_i.instr_rvalid_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.prefetch_busy  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.busy_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_icen  = \u_ibex_top.u_ibex_core.if_stage_i.icache_enable_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_icinv  = \u_ibex_top.u_ibex_core.if_stage_i.icache_inval_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_tag_ram_input  = \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_data_ram_input  = \u_ibex_top.u_ibex_core.if_stage_i.ic_data_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.unused_scr_key_valid  = \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_valid_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_wdata_o  = 22'h000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_req_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_write_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_addr_o  = 8'h00;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_wdata_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_req_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.icache_ecc_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fetch_addr_n0  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.branch_req  = \$190y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_if_o  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_busy_o  = \u_ibex_top.u_ibex_core.if_stage_i.prefetch_busy ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_pmp_err  = \$194y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err  = \$195y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err_plus2  = \$201y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.unused_valid  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.valid_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o  = \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$238 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o  = \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$239 ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o  = \$240y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.clk_i  = \u_ibex_top.u_ibex_core.if_stage_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.rst_ni  = \u_ibex_top.u_ibex_core.if_stage_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.valid_i  = \$249y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_rdata ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_decompressed  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_en  = \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_en_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_mask  = \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_mask_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed_en  = \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_en_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_no_dummy_instr.unused_dummy_seed  = \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_out  = \u_ibex_top.u_ibex_core.if_stage_i.instr_decompressed ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_out  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_instr_out  = \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_err_out  = \u_ibex_top.u_ibex_core.if_stage_i.if_instr_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.stall_dummy_instr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_id_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d  = \$255y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d  = \$256y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we  = \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_d ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mismatch_alert_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_bp_taken_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_taken  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.predict_branch_pc  = 32'd0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_valid  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_rdata  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_rdata ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_addr  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_instr_bus_err  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_ready  = \$270y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fcov_dummy_instr_type  = 2'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_dummy_instr_type  = \u_ibex_top.u_ibex_core.if_stage_i.fcov_dummy_instr_type ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.fcov_insert_dummy_instr  = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.unused_fcov_insert_dummy_instr  = \u_ibex_top.u_ibex_core.if_stage_i.fcov_insert_dummy_instr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.boot_addr_i  = \u_ibex_top.u_ibex_core.boot_addr_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.req_i  = \u_ibex_top.u_ibex_core.instr_req_gated ;
  assign \u_ibex_top.u_ibex_core.instr_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_req_o ;
  assign \u_ibex_top.u_ibex_core.instr_addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.instr_addr_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_gnt_i  = \u_ibex_top.u_ibex_core.instr_gnt_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rvalid_i  = \u_ibex_top.u_ibex_core.instr_rvalid_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_i  = \u_ibex_top.u_ibex_core.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_bus_err_i  = \u_ibex_top.u_ibex_core.instr_err_i ;
  assign \u_ibex_top.u_ibex_core.instr_intg_err  = \u_ibex_top.u_ibex_core.if_stage_i.instr_intg_err_o ;
  assign \u_ibex_top.u_ibex_core.ic_tag_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_req_o ;
  assign \u_ibex_top.u_ibex_core.ic_tag_write_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_write_o ;
  assign \u_ibex_top.u_ibex_core.ic_tag_addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_addr_o ;
  assign \u_ibex_top.u_ibex_core.ic_tag_wdata_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_wdata_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_tag_rdata_i  = \u_ibex_top.u_ibex_core.ic_tag_rdata_i ;
  assign \u_ibex_top.u_ibex_core.ic_data_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_data_req_o ;
  assign \u_ibex_top.u_ibex_core.ic_data_write_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_data_write_o ;
  assign \u_ibex_top.u_ibex_core.ic_data_addr_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_data_addr_o ;
  assign \u_ibex_top.u_ibex_core.ic_data_wdata_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_data_wdata_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_data_rdata_i  = \u_ibex_top.u_ibex_core.ic_data_rdata_i ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_valid_i  = \u_ibex_top.u_ibex_core.ic_scr_key_valid_i ;
  assign \u_ibex_top.u_ibex_core.ic_scr_key_req_o  = \u_ibex_top.u_ibex_core.if_stage_i.ic_scr_key_req_o ;
  assign \u_ibex_top.u_ibex_core.instr_valid_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_new_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_new_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_rdata_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_rdata_alu_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_rdata_c_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_is_compressed_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_bp_taken_id  = \u_ibex_top.u_ibex_core.if_stage_i.instr_bp_taken_o ;
  assign \u_ibex_top.u_ibex_core.instr_fetch_err  = \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o ;
  assign \u_ibex_top.u_ibex_core.instr_fetch_err_plus2  = \u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o ;
  assign \u_ibex_top.u_ibex_core.illegal_c_insn_id  = \u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_id  = \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_id_o ;
  assign \u_ibex_top.u_ibex_core.pc_if  = \u_ibex_top.u_ibex_core.if_stage_i.pc_if_o ;
  assign \u_ibex_top.u_ibex_core.pc_id  = \u_ibex_top.u_ibex_core.if_stage_i.pc_id_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_i  = \u_ibex_top.u_ibex_core.pmp_req_err [2];
  assign \u_ibex_top.u_ibex_core.if_stage_i.pmp_err_if_plus2_i  = \u_ibex_top.u_ibex_core.pmp_req_err [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_clear_i  = \u_ibex_top.u_ibex_core.instr_valid_clear ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_set_i  = \u_ibex_top.u_ibex_core.pc_set ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.pc_mux_i  = \u_ibex_top.u_ibex_core.pc_mux_id ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_mispredict_i  = \u_ibex_top.u_ibex_core.nt_branch_mispredict ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.nt_branch_addr_i  = \u_ibex_top.u_ibex_core.nt_branch_addr ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.exc_pc_mux_i  = \u_ibex_top.u_ibex_core.exc_pc_mux_id ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.exc_cause  = \u_ibex_top.u_ibex_core.exc_cause ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_en_i  = \u_ibex_top.u_ibex_core.dummy_instr_en ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_mask_i  = \u_ibex_top.u_ibex_core.dummy_instr_mask ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_en_i  = \u_ibex_top.u_ibex_core.dummy_instr_seed_en ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.dummy_instr_seed_i  = \u_ibex_top.u_ibex_core.dummy_instr_seed ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.icache_enable_i  = \u_ibex_top.u_ibex_core.icache_enable ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.icache_inval_i  = \u_ibex_top.u_ibex_core.icache_inval ;
  assign \u_ibex_top.u_ibex_core.icache_ecc_error  = \u_ibex_top.u_ibex_core.if_stage_i.icache_ecc_error_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.branch_target_ex_i  = \u_ibex_top.u_ibex_core.branch_target_ex ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mepc_i  = \u_ibex_top.u_ibex_core.csr_mepc ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_depc_i  = \u_ibex_top.u_ibex_core.csr_depc ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_i  = \u_ibex_top.u_ibex_core.csr_mtvec ;
  assign \u_ibex_top.u_ibex_core.csr_mtvec_init  = \u_ibex_top.u_ibex_core.if_stage_i.csr_mtvec_init_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.id_in_ready_i  = \u_ibex_top.u_ibex_core.id_in_ready ;
  assign \u_ibex_top.u_ibex_core.pc_mismatch_alert  = \u_ibex_top.u_ibex_core.if_stage_i.pc_mismatch_alert_o ;
  assign \u_ibex_top.u_ibex_core.if_busy  = \u_ibex_top.u_ibex_core.if_stage_i.if_busy_o ;
  assign \u_ibex_top.u_ibex_core.perf_iside_wait  = \$277y ;
  assign \u_ibex_top.u_ibex_core.g_instr_req_gated_non_secure.unused_fetch_enable  = \$278y ;
  assign \u_ibex_top.u_ibex_core.instr_req_gated  = \$279y ;
  assign \u_ibex_top.u_ibex_core.instr_exec  = \u_ibex_top.u_ibex_core.fetch_enable_i [0];
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a  = \$284y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b  = \$289y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel  = \$290y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel  = \$291y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  = \$292y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_a  = \$294y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a  = \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_a_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.bt_a_mux_sel ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.g_nobtalu.unused_b_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.bt_b_mux_sel ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_a_operand_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_b_operand_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b  = \$u_ibex_top.u_ibex_core.id_stage_i.imm_b$299 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b  = \$302y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  = \$313y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o  = \$u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o$315 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_alu_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_i_type_o  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_s_type_o  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [11:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_type_o  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [7], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [30:25], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [11:8], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_u_type_o  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:12], 12'h000 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_j_type_o  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [19:12], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [20], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [30:21], 1'h0 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_addr_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:20];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.zimm_rs1_type_o  = { 27'h0000000, \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1  };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_clk  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.gen_no_rs3_flop.unused_rst_n  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_q  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_d ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [19:15];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs2  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [24:20];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs3  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [31:27];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_a_o  = \$318y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_b_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs2 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [11:7];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_waddr_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rd ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_reg_rv32e  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o$325 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$399 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$422 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$401 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [6:0];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$402 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$403 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$404 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$405 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$406 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$423 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$408 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$409 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$410 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o$411 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$412 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$413 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$424 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$425 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$426 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$417 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o$418 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$427 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$428 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.use_rs3_d  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.opcode_alu  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [6:0];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$479 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$480 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_a_mux_sel_o  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_b_mux_sel_o  = 3'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$481 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$482 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$483 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_multicycle_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$484 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$485 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_en_o  = \$486y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_en_o  = \$487y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn_o  = \$488y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we_o  = \$490y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.unused_instr_alu  = { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [19:15], \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [11:7] };
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.clk_i  = \u_ibex_top.u_ibex_core.id_stage_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rst_ni  = \u_ibex_top.u_ibex_core.id_stage_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_taken_i  = \u_ibex_top.u_ibex_core.id_stage_i.branch_taken ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.icache_inval_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rdata_alu_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_alu_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.illegal_c_insn_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_a_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_a_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_a_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.bt_b_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.bt_b_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_i_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_i_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_s_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_s_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_u_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_u_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_j_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_j_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.zimm_rs1_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.zimm_rs1_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_we_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_a_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_a_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_b_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_raddr_b_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_waddr_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operator  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_multicycle_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_multicycle_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_en_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_en_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_sel_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_sel_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_access_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_op_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_addr_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_we  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_type  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_in_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_in_dec  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.no_flush_csr_addr  = \$494y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_pipe_flush  = \$502y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_dret_insn  = \$504y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_umode_insn  = \$508y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o  = \$512y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mem_resp_intg_err  = \$513y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn  = \$514y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn  = \$515y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn  = \$516y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn  = \$517y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn  = \$518y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush  = \$519y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err  = \$520y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d  = \$522y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d  = \$528y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu  = \$529y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_exception_o  = \$531y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_flush_only  = \$532y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req_pc_change  = \$535y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req  = \$536y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  = \$538y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio$555 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$556 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$557 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$558 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$559 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$560 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wb_exception_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.g_no_intg_irq_int.unused_mem_resp_intg_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mem_resp_intg_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_cause  = 5'h00;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_int_mtval  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.do_single_step_d  = \$564y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_d  = \$567y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode  = \$570y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebreak_into_debug  = \$574y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm  = \$575y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_enabled  = \$577y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  = \$585y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$601 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_irq_timer  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [16];
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_d  = \$606y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$723 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$724 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$747 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$726 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$727 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$728 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$729 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o$730 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o$731 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$732 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$733 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nt_branch_mispredict_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$734 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$735 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$736 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o$737 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$738 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$739 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$740 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$741 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$742 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$743 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$744 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o  = \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$745 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall  = \$748y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o  = \$753y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o  = \$756y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_all_debug_req  = \$762y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_all_debug_req  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_all_debug_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_wakeup  = \$768y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_wakeup  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_wakeup ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_interrupt_taken  = \$771y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_interrupt_taken  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_interrupt_taken ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_if  = \$774y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_entry_if  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_if ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_id  = \$777y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_entry_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_entry_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_pipe_flush  = \$780y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_pipe_flush  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_pipe_flush ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_req  = \$782y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_req  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_single_step_taken  = \$784y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.unused_fcov_debug_single_step_taken  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.fcov_debug_single_step_taken ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.clk_i  = \u_ibex_top.u_ibex_core.id_stage_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.rst_ni  = \u_ibex_top.u_ibex_core.id_stage_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ctrl_busy_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.ecall_insn_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.mret_insn_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.dret_insn_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.wfi_insn_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.ebrk_insn ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_pipe_flush_i  = \u_ibex_top.u_ibex_core.id_stage_i.csr_pipe_flush ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_compressed_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_c_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_bp_taken_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_bp_taken_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_plus2_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_plus2_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_id_i  = \u_ibex_top.u_ibex_core.id_stage_i.pc_id_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_in_ready_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_run  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_exec_i  = \u_ibex_top.u_ibex_core.id_stage_i.instr_exec_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_set_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_mux_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_mispredict_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nt_branch_mispredict_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.exc_pc_mux_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.exc_cause_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.lsu_addr_last_i  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_last_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_err_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mem_resp_intg_err_i  = \u_ibex_top.u_ibex_core.id_stage_i.mem_resp_intg_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.wb_exception  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wb_exception_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_exception  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_exception_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_set_i  = \u_ibex_top.u_ibex_core.id_stage_i.branch_set ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.branch_not_set_i  = \u_ibex_top.u_ibex_core.id_stage_i.branch_not_set ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i  = \u_ibex_top.u_ibex_core.id_stage_i.jump_set ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mstatus_mie_i  = \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_mie_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_pending_i  = \u_ibex_top.u_ibex_core.id_stage_i.irq_pending_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i  = \u_ibex_top.u_ibex_core.id_stage_i.irqs_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irq_nm_ext_i  = \u_ibex_top.u_ibex_core.id_stage_i.irq_nm_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nmi_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_req_i  = \u_ibex_top.u_ibex_core.id_stage_i.debug_req_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_cause_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_csr_save_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_entering_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_single_step_i  = \u_ibex_top.u_ibex_core.id_stage_i.debug_single_step_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreakm_i  = \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreakm_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_ebreaku_i  = \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreaku_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.trigger_match_i  = \u_ibex_top.u_ibex_core.id_stage_i.trigger_match_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_if_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_wb_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_wb_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_mret_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_dret_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_save_cause_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_mtval_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.priv_mode_i  = \u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_id_i  = \u_ibex_top.u_ibex_core.id_stage_i.stall_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall_wb_i  = \u_ibex_top.u_ibex_core.id_stage_i.stall_wb ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.flush_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ready_wb_i  = \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_jump_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_tbranch_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_en_dec  = \$788y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req  = \$790y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_id  = \$791y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_id  = \$792y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_we_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_we ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_type_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_type ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext_o  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_wdata_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o  = \$794y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operator_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operator ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.mult_en_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.mult_en_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.div_en_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.div_en_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_a_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_fwd ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_b_ex_o  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw  = \u_ibex_top.u_ibex_core.id_stage_i.g_branch_set_flop.branch_set_raw_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d  = \$801y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set  = \$806y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set  = \$808y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_taken  = 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_addr_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d  = \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$854 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_not_set  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw  = \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$855 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv  = \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$856 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_branch  = \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$857 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_jump  = \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$858 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw  = \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$859 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_alu  = \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$860 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d  = \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$861 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o  = \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$862 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multdiv_ready_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_id  = \$868y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_done  = \$873y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle  = \$875y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done  = \$876y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.data_req_allowed  = \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_mem  = \$880y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_ld_hz  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec  = \$883y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_executing  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_fwd  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_fwd  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_a_wb_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_b_wb_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.expecting_load_resp_o  = \$889y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.expecting_store_resp_o  = \$893y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_data_req_done_ex  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_done_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_waddr_wb  = \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_write_wb  = \u_ibex_top.u_ibex_core.id_stage_i.rf_write_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_load_wb  = \u_ibex_top.u_ibex_core.id_stage_i.outstanding_load_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_outstanding_store_wb  = \u_ibex_top.u_ibex_core.id_stage_i.outstanding_store_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_wb_exception  = \u_ibex_top.u_ibex_core.id_stage_i.wb_exception ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_rf_wdata_fwd_wb  = \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_fwd_wb_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.gen_no_stall_mem.unused_id_exception  = \u_ibex_top.u_ibex_core.id_stage_i.id_exception ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_type_wb_o  = 2'h2;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_wb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_dside_wait_o  = \$896y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_id_done_o  = \u_ibex_top.u_ibex_core.id_stage_i.instr_done ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_perf_count_id_o  = \$905y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.en_wb_o  = \u_ibex_top.u_ibex_core.id_stage_i.instr_done ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_mul_wait_o  = \$906y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.perf_div_wait_o  = \$907y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.fcov_rf_rd_wb_hz  = 1'h0;
  assign \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_rf_rd_wb_hz  = \u_ibex_top.u_ibex_core.id_stage_i.fcov_rf_rd_wb_hz ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_taken  = \$910y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_branch_taken  = \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_taken ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_not_taken  = \$914y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.unused_fcov_branch_not_taken  = \u_ibex_top.u_ibex_core.id_stage_i.fcov_branch_not_taken ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.ctrl_busy  = \u_ibex_top.u_ibex_core.id_stage_i.ctrl_busy_o ;
  assign \u_ibex_top.u_ibex_core.illegal_insn_id  = \u_ibex_top.u_ibex_core.id_stage_i.illegal_insn_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_i  = \u_ibex_top.u_ibex_core.instr_valid_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_i  = \u_ibex_top.u_ibex_core.instr_rdata_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_alu_i  = \u_ibex_top.u_ibex_core.instr_rdata_alu_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_rdata_c_i  = \u_ibex_top.u_ibex_core.instr_rdata_c_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_is_compressed_i  = \u_ibex_top.u_ibex_core.instr_is_compressed_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_bp_taken_i  = \u_ibex_top.u_ibex_core.instr_bp_taken_id ;
  assign \u_ibex_top.u_ibex_core.instr_req_int  = \u_ibex_top.u_ibex_core.id_stage_i.instr_req_o ;
  assign \u_ibex_top.u_ibex_core.instr_first_cycle_id  = \u_ibex_top.u_ibex_core.id_stage_i.instr_first_cycle_id_o ;
  assign \u_ibex_top.u_ibex_core.instr_valid_clear  = \u_ibex_top.u_ibex_core.id_stage_i.instr_valid_clear_o ;
  assign \u_ibex_top.u_ibex_core.id_in_ready  = \u_ibex_top.u_ibex_core.id_stage_i.id_in_ready_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_exec_i  = \u_ibex_top.u_ibex_core.instr_exec ;
  assign \u_ibex_top.u_ibex_core.icache_inval  = \u_ibex_top.u_ibex_core.id_stage_i.icache_inval_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_decision_i  = \u_ibex_top.u_ibex_core.branch_decision ;
  assign \u_ibex_top.u_ibex_core.pc_set  = \u_ibex_top.u_ibex_core.id_stage_i.pc_set_o ;
  assign \u_ibex_top.u_ibex_core.pc_mux_id  = \u_ibex_top.u_ibex_core.id_stage_i.pc_mux_o ;
  assign \u_ibex_top.u_ibex_core.nt_branch_mispredict  = \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_mispredict_o ;
  assign \u_ibex_top.u_ibex_core.nt_branch_addr  = \u_ibex_top.u_ibex_core.id_stage_i.nt_branch_addr_o ;
  assign \u_ibex_top.u_ibex_core.exc_pc_mux_id  = \u_ibex_top.u_ibex_core.id_stage_i.exc_pc_mux_o ;
  assign \u_ibex_top.u_ibex_core.exc_cause  = \u_ibex_top.u_ibex_core.id_stage_i.exc_cause_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_c_insn_i  = \u_ibex_top.u_ibex_core.illegal_c_insn_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_i  = \u_ibex_top.u_ibex_core.instr_fetch_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_fetch_err_plus2_i  = \u_ibex_top.u_ibex_core.instr_fetch_err_plus2 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.pc_id_i  = \u_ibex_top.u_ibex_core.pc_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ex_valid_i  = \u_ibex_top.u_ibex_core.ex_valid ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i  = \u_ibex_top.u_ibex_core.lsu_resp_valid ;
  assign \u_ibex_top.u_ibex_core.alu_operator_ex  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operator_ex_o ;
  assign \u_ibex_top.u_ibex_core.alu_operand_a_ex  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a_ex_o ;
  assign \u_ibex_top.u_ibex_core.alu_operand_b_ex  = \u_ibex_top.u_ibex_core.id_stage_i.alu_operand_b_ex_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i  = \u_ibex_top.u_ibex_core.imd_val_we_ex ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imd_val_d_ex_i  = \u_ibex_top.u_ibex_core.imd_val_d_ex ;
  assign \u_ibex_top.u_ibex_core.imd_val_q_ex  = \u_ibex_top.u_ibex_core.id_stage_i.imd_val_q_ex_o ;
  assign \u_ibex_top.u_ibex_core.bt_a_operand  = \u_ibex_top.u_ibex_core.id_stage_i.bt_a_operand_o ;
  assign \u_ibex_top.u_ibex_core.bt_b_operand  = \u_ibex_top.u_ibex_core.id_stage_i.bt_b_operand_o ;
  assign \u_ibex_top.u_ibex_core.mult_en_ex  = \u_ibex_top.u_ibex_core.id_stage_i.mult_en_ex_o ;
  assign \u_ibex_top.u_ibex_core.div_en_ex  = \u_ibex_top.u_ibex_core.id_stage_i.div_en_ex_o ;
  assign \u_ibex_top.u_ibex_core.mult_sel_ex  = \u_ibex_top.u_ibex_core.id_stage_i.mult_sel_ex_o ;
  assign \u_ibex_top.u_ibex_core.div_sel_ex  = \u_ibex_top.u_ibex_core.id_stage_i.div_sel_ex_o ;
  assign \u_ibex_top.u_ibex_core.multdiv_operator_ex  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operator_ex_o ;
  assign \u_ibex_top.u_ibex_core.multdiv_signed_mode_ex  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_signed_mode_ex_o ;
  assign \u_ibex_top.u_ibex_core.multdiv_operand_a_ex  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_a_ex_o ;
  assign \u_ibex_top.u_ibex_core.multdiv_operand_b_ex  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_operand_b_ex_o ;
  assign \u_ibex_top.u_ibex_core.multdiv_ready_id  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_ready_id_o ;
  assign \u_ibex_top.u_ibex_core.csr_access  = \u_ibex_top.u_ibex_core.id_stage_i.csr_access_o ;
  assign \u_ibex_top.u_ibex_core.csr_op  = \u_ibex_top.u_ibex_core.id_stage_i.csr_op_o ;
  assign \u_ibex_top.u_ibex_core.csr_addr  = \u_ibex_top.u_ibex_core.id_stage_i.csr_addr_o ;
  assign \u_ibex_top.u_ibex_core.csr_op_en  = \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o ;
  assign \u_ibex_top.u_ibex_core.csr_save_if  = \u_ibex_top.u_ibex_core.id_stage_i.csr_save_if_o ;
  assign \u_ibex_top.u_ibex_core.csr_save_id  = \u_ibex_top.u_ibex_core.id_stage_i.csr_save_id_o ;
  assign \u_ibex_top.u_ibex_core.csr_save_wb  = \u_ibex_top.u_ibex_core.id_stage_i.csr_save_wb_o ;
  assign \u_ibex_top.u_ibex_core.csr_restore_mret_id  = \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_mret_id_o ;
  assign \u_ibex_top.u_ibex_core.csr_restore_dret_id  = \u_ibex_top.u_ibex_core.id_stage_i.csr_restore_dret_id_o ;
  assign \u_ibex_top.u_ibex_core.csr_save_cause  = \u_ibex_top.u_ibex_core.id_stage_i.csr_save_cause_o ;
  assign \u_ibex_top.u_ibex_core.csr_mtval  = \u_ibex_top.u_ibex_core.id_stage_i.csr_mtval_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.priv_mode_i  = \u_ibex_top.u_ibex_core.priv_mode_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_tw_i  = \u_ibex_top.u_ibex_core.csr_mstatus_tw ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.illegal_csr_insn_i  = \u_ibex_top.u_ibex_core.illegal_csr_insn_id ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.data_ind_timing_i  = \u_ibex_top.u_ibex_core.data_ind_timing ;
  assign \u_ibex_top.u_ibex_core.lsu_req  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_o ;
  assign \u_ibex_top.u_ibex_core.lsu_we  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_we_o ;
  assign \u_ibex_top.u_ibex_core.lsu_type  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_type_o ;
  assign \u_ibex_top.u_ibex_core.lsu_sign_ext  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_sign_ext_o ;
  assign \u_ibex_top.u_ibex_core.lsu_wdata  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_wdata_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req_done_i  = \u_ibex_top.u_ibex_core.lsu_req_done ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i  = \u_ibex_top.u_ibex_core.lsu_addr_incr_req ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_last_i  = \u_ibex_top.u_ibex_core.lsu_addr_last ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_mstatus_mie_i  = \u_ibex_top.u_ibex_core.csr_mstatus_mie ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irq_pending_i  = \u_ibex_top.u_ibex_core.irq_pending_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irqs_i  = \u_ibex_top.u_ibex_core.irqs ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.irq_nm_i  = \u_ibex_top.u_ibex_core.irq_nm_i ;
  assign \u_ibex_top.u_ibex_core.nmi_mode  = \u_ibex_top.u_ibex_core.id_stage_i.nmi_mode_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_err_i  = \u_ibex_top.u_ibex_core.lsu_load_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_load_resp_intg_err_i  = \u_ibex_top.u_ibex_core.lsu_load_resp_intg_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_err_i  = \u_ibex_top.u_ibex_core.lsu_store_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_store_resp_intg_err_i  = \u_ibex_top.u_ibex_core.lsu_store_resp_intg_err ;
  assign \u_ibex_top.u_ibex_core.expecting_load_resp_id  = \u_ibex_top.u_ibex_core.id_stage_i.expecting_load_resp_o ;
  assign \u_ibex_top.u_ibex_core.expecting_store_resp_id  = \u_ibex_top.u_ibex_core.id_stage_i.expecting_store_resp_o ;
  assign \u_ibex_top.u_ibex_core.debug_mode  = \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_o ;
  assign \u_ibex_top.u_ibex_core.debug_mode_entering  = \u_ibex_top.u_ibex_core.id_stage_i.debug_mode_entering_o ;
  assign \u_ibex_top.u_ibex_core.debug_cause  = \u_ibex_top.u_ibex_core.id_stage_i.debug_cause_o ;
  assign \u_ibex_top.u_ibex_core.debug_csr_save  = \u_ibex_top.u_ibex_core.id_stage_i.debug_csr_save_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_req_i  = \u_ibex_top.u_ibex_core.debug_req_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_single_step_i  = \u_ibex_top.u_ibex_core.debug_single_step ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreakm_i  = \u_ibex_top.u_ibex_core.debug_ebreakm ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.debug_ebreaku_i  = \u_ibex_top.u_ibex_core.debug_ebreaku ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.trigger_match_i  = \u_ibex_top.u_ibex_core.trigger_match ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.result_ex_i  = \u_ibex_top.u_ibex_core.result_ex ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.csr_rdata_i  = \u_ibex_top.u_ibex_core.csr_rdata ;
  assign \u_ibex_top.u_ibex_core.rf_raddr_a  = \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_a_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_a_i  = \u_ibex_top.u_ibex_core.rf_rdata_a ;
  assign \u_ibex_top.u_ibex_core.rf_raddr_b  = \u_ibex_top.u_ibex_core.id_stage_i.rf_raddr_b_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_rdata_b_i  = \u_ibex_top.u_ibex_core.rf_rdata_b ;
  assign \u_ibex_top.u_ibex_core.rf_ren_a  = \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_a_o ;
  assign \u_ibex_top.u_ibex_core.rf_ren_b  = \u_ibex_top.u_ibex_core.id_stage_i.rf_ren_b_o ;
  assign \u_ibex_top.u_ibex_core.rf_waddr_id  = \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_id_o ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_id  = \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o ;
  assign \u_ibex_top.u_ibex_core.rf_we_id  = \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  assign \u_ibex_top.u_ibex_core.rf_rd_a_wb_match  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_a_wb_match_o ;
  assign \u_ibex_top.u_ibex_core.rf_rd_b_wb_match  = \u_ibex_top.u_ibex_core.id_stage_i.rf_rd_b_wb_match_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_waddr_wb_i  = \u_ibex_top.u_ibex_core.rf_waddr_wb ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_fwd_wb_i  = \u_ibex_top.u_ibex_core.rf_wdata_fwd_wb ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_write_wb_i  = \u_ibex_top.u_ibex_core.rf_write_wb ;
  assign \u_ibex_top.u_ibex_core.en_wb  = \u_ibex_top.u_ibex_core.id_stage_i.en_wb_o ;
  assign \u_ibex_top.u_ibex_core.instr_type_wb  = \u_ibex_top.u_ibex_core.id_stage_i.instr_type_wb_o ;
  assign \u_ibex_top.u_ibex_core.instr_perf_count_id  = \u_ibex_top.u_ibex_core.id_stage_i.instr_perf_count_id_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.ready_wb_i  = \u_ibex_top.u_ibex_core.ready_wb ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.outstanding_load_wb_i  = \u_ibex_top.u_ibex_core.outstanding_load_wb ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.outstanding_store_wb_i  = \u_ibex_top.u_ibex_core.outstanding_store_wb ;
  assign \u_ibex_top.u_ibex_core.perf_jump  = \u_ibex_top.u_ibex_core.id_stage_i.perf_jump_o ;
  assign \u_ibex_top.u_ibex_core.perf_branch  = \u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o ;
  assign \u_ibex_top.u_ibex_core.perf_tbranch  = \u_ibex_top.u_ibex_core.id_stage_i.perf_tbranch_o ;
  assign \u_ibex_top.u_ibex_core.perf_dside_wait  = \u_ibex_top.u_ibex_core.id_stage_i.perf_dside_wait_o ;
  assign \u_ibex_top.u_ibex_core.perf_mul_wait  = \u_ibex_top.u_ibex_core.id_stage_i.perf_mul_wait_o ;
  assign \u_ibex_top.u_ibex_core.perf_div_wait  = \u_ibex_top.u_ibex_core.id_stage_i.perf_div_wait_o ;
  assign \u_ibex_top.u_ibex_core.instr_id_done  = \u_ibex_top.u_ibex_core.id_stage_i.instr_id_done_o ;
  assign \u_ibex_top.u_ibex_core.unused_illegal_insn_id  = \u_ibex_top.u_ibex_core.illegal_insn_id ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel  = \$935y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o [67:34] = \$936y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o [33:0] = \$937y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_we_o  = \$938y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_q  = { \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i [65:34], \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i [31:0] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.result_ex_o  = \$939y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.branch_decision_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_cmp_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_a_operand  = \u_ibex_top.u_ibex_core.ex_block_i.bt_a_operand_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.g_no_branch_target_alu.unused_bt_b_operand  = \u_ibex_top.u_ibex_core.ex_block_i.bt_b_operand_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.branch_target_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [0] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [31];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [1] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [30];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [2] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [29];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [3] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [28];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [4] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [27];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [5] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [26];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [6] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [25];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [7] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [24];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [8] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [23];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [9] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [22];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [10] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [21];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [11] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [20];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [12] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [19];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [13] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [18];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [14] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [17];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [15] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [16] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [15];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [17] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [14];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [18] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [13];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [19] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [12];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [20] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [11];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [21] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [10];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [22] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [9];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [23] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [8];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [24] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [7];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [25] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [6];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [26] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [5];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [27] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [4];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [28] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [3];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [29] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [2];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [30] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_rev [31] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i [0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift1  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift2  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_a_shift3  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate$941 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a$943 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg  = \$944y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b$946 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o  = \$947y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o [32:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed$949 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal  = \$950y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal_result_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal$956 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result$960 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_op  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_len  = { \$962y , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [27:24] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_off  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [20:16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [0] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [31];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [1] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [30];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [2] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [29];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [3] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [28];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [4] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [27];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [5] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [26];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [6] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [25];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [7] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [24];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [8] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [23];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [9] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [22];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [10] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [21];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [11] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [20];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [12] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [19];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [13] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [18];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [14] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [17];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [15] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [16] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [15];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [17] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [14];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [18] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [13];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [19] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [12];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [20] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [11];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [21] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [10];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [22] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [9];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [23] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [8];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [24] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [7];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [25] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [6];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [26] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [5];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [27] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [4];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [28] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [3];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [29] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [2];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [30] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask_rev [31] = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_mask [0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt [5] = \$963y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl  = \$964y [5:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt [4:0] = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt[4:0]$971 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_sbmode  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$974 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith  = \$975y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_ones  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_funnel  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$980 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext_signed  = \$983y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext  = \$983y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_result_ext  = \$983y [32];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result  = \$984y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_rev  = { \$983y [0], \$983y [1], \$983y [2], \$983y [3], \$983y [4], \$983y [5], \$983y [6], \$983y [7], \$983y [8], \$983y [9], \$983y [10], \$983y [11], \$983y [12], \$983y [13], \$983y [14], \$983y [15], \$983y [16], \$983y [17], \$983y [18], \$983y [19], \$983y [20], \$983y [21], \$983y [22], \$983y [23], \$983y [24], \$983y [25], \$983y [26], \$983y [27], \$983y [28], \$983y [29], \$983y [30], \$983y [31] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate$986 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_operand_b  = \$987y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or_result  = \$988y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and_result  = \$989y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_xor_result  = \$990y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_or  = \$993y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_and  = \$996y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result$998 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_butterfly_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.butterfly_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_invbutterfly_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.invbutterfly_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bitcnt_result  = 6'h00;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.minmax_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.pack_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.sext_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.singlebit_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.rev_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shuffle_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.xperm_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.butterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.invbutterfly_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.clmul_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multicycle_result  = 32'd0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o  = 2'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o$1000 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.unused_shift_amt_compl  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl [5];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_operator_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_a_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_b_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_instr_first_cycle_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_a ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_b ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_sel_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_sel ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_q ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_d  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_imd_val_we  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_cmp_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_is_equal_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal_result_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mult_sel_i  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_sel_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal  = \$1002y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal  = \$1004y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_en  = \$1016y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o [67:34] = \$1017y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o [0] = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_en ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o [33:0] = { 2'h0, \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o [1] = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_q  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [31:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_imd_val  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [33:32];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_mac_res_ext  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext [34];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mult  = \$1018y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_result_o  = \$1019y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res  = \$1020y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_res  = \$1021y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_res  = \$1022y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_signed  = \$1024y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res_uns  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_signed ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_ext [33:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a  = \$1025y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b  = \$1026y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_sign_b  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_op_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_a  = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_sign_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i [15:0];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult2_op_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i [31:16];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum [17:0] = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i [67:50];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum [33:18] = { \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y , \$1027y  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1036 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1037 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1038 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a$1039 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b$1040 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a$1041 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b$1042 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1$1043 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2$1044 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3$1045 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1046 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.unused_mult1_res_uns  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult1_res_uns [33:32];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_mul_fsm_idle  = \$1052y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.res_adder_h  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i [32:1];
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_alu_adder_ext  = { \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i [33], \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i [0] };
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder  = \$1053y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient  = \$1055y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.one_shift  = \$1056y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal$1061 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a  = \$1062y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_b  = \$1063y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_change_sign  = \$1066y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rem_change_sign  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sign_a ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1100 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d$1101 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d$1102 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d$1103 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid$1104 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d$1105 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold$1106 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1107 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1108 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o$1109 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o  = \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o$1110 ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.valid_o  = \$1111y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_fsm_idle  = \$1114y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.unused_sva_fsm_idle  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_fsm_idle ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.clk_i  = \u_ibex_top.u_ibex_core.ex_block_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.rst_ni  = \u_ibex_top.u_ibex_core.ex_block_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i  = \u_ibex_top.u_ibex_core.ex_block_i.mult_en_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_i  = \u_ibex_top.u_ibex_core.ex_block_i.div_en_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_sel_i  = \u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_sel_i  = \u_ibex_top.u_ibex_core.ex_block_i.div_sel_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.operator_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operator_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.signed_mode_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_signed_mode_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_a_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_b_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_b_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_ext_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_adder_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.equal_to_zero_i  = \u_ibex_top.u_ibex_core.ex_block_i.alu_is_equal_result ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.data_ind_timing_i  = \u_ibex_top.u_ibex_core.ex_block_i.data_ind_timing_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_a  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_alu_operand_b  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_q_i  = \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_d  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_d_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_imd_val_we  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.imd_val_we_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_ready_id_i  = \u_ibex_top.u_ibex_core.ex_block_i.multdiv_ready_id_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_result  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.multdiv_result_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_valid  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.valid_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.ex_valid_o  = \$1117y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.sva_multdiv_fsm_idle  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sva_fsm_idle ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.unused_sva_multdiv_fsm_idle  = \u_ibex_top.u_ibex_core.ex_block_i.sva_multdiv_fsm_idle ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operator_i  = \u_ibex_top.u_ibex_core.alu_operator_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_a_i  = \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_operand_b_i  = \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_instr_first_cycle_i  = \u_ibex_top.u_ibex_core.instr_first_cycle_id ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.bt_a_operand_i  = \u_ibex_top.u_ibex_core.bt_a_operand ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.bt_b_operand_i  = \u_ibex_top.u_ibex_core.bt_b_operand ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operator_i  = \u_ibex_top.u_ibex_core.multdiv_operator_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.mult_en_i  = \u_ibex_top.u_ibex_core.mult_en_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.div_en_i  = \u_ibex_top.u_ibex_core.div_en_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.mult_sel_i  = \u_ibex_top.u_ibex_core.mult_sel_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.div_sel_i  = \u_ibex_top.u_ibex_core.div_sel_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_signed_mode_i  = \u_ibex_top.u_ibex_core.multdiv_signed_mode_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_a_i  = \u_ibex_top.u_ibex_core.multdiv_operand_a_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_operand_b_i  = \u_ibex_top.u_ibex_core.multdiv_operand_b_ex ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.multdiv_ready_id_i  = \u_ibex_top.u_ibex_core.multdiv_ready_id ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.data_ind_timing_i  = \u_ibex_top.u_ibex_core.data_ind_timing ;
  assign \u_ibex_top.u_ibex_core.imd_val_we_ex  = \u_ibex_top.u_ibex_core.ex_block_i.imd_val_we_o ;
  assign \u_ibex_top.u_ibex_core.imd_val_d_ex  = \u_ibex_top.u_ibex_core.ex_block_i.imd_val_d_o ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.imd_val_q_i  = \u_ibex_top.u_ibex_core.imd_val_q_ex ;
  assign \u_ibex_top.u_ibex_core.alu_adder_result_ex  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ex_o ;
  assign \u_ibex_top.u_ibex_core.result_ex  = \u_ibex_top.u_ibex_core.ex_block_i.result_ex_o ;
  assign \u_ibex_top.u_ibex_core.branch_target_ex  = \u_ibex_top.u_ibex_core.ex_block_i.branch_target_o ;
  assign \u_ibex_top.u_ibex_core.branch_decision  = \u_ibex_top.u_ibex_core.ex_block_i.branch_decision_o ;
  assign \u_ibex_top.u_ibex_core.ex_valid  = \u_ibex_top.u_ibex_core.ex_block_i.ex_valid_o ;
  assign \u_ibex_top.u_ibex_core.data_req_o  = \$1119y ;
  assign \u_ibex_top.u_ibex_core.lsu_resp_err  = \$1120y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr  = \u_ibex_top.u_ibex_core.load_store_unit_i.adder_result_ex_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_offset  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr [1:0];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_be  = \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1130 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata  = \$u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata$1132 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d  = \$1144y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext  = \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext$1150 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext  = \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1160 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext  = \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1170 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext  = \$u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext$1172 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_intg_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access  = \$1179y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update  = \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1231 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update  = \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1232 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update  = \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1233 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d  = \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1234 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d  = \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1235 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d  = \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1236 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns  = \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1237 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o  = \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1238 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o  = \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o$1239 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o  = \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1240 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o  = \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1241 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_done_o  = \$1245y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err  = \$1250y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o  = \$1253y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o  = \$1261y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned  = { \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr [31:2], 2'h0 };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_w_aligned ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_be_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_be ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o  = \$1264y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o  = \$1266y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.load_resp_intg_err_o  = \$1269y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.store_resp_intg_err_o  = \$1271y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o  = \$1272y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_1  = \$1276y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_rvalid_2  = \$1279y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_2_en_d  = \$1281y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_mis_bus_err_1_d  = \$1284y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_error_exception  = \$1290y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_error_exception  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_error_exception ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_pmp_exception  = \$1292y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_pmp_exception  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_pmp_exception ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_first_req  = \$1294y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_first_req  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_first_req ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_second_req  = \$1297y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_second_req  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_second_req ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_1  = \$1301y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_1  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_1 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_2  = \$1305y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.unused_fcov_ls_mis_pmp_err_2  = \u_ibex_top.u_ibex_core.load_store_unit_i.fcov_ls_mis_pmp_err_2 ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.data_req_out  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i  = \u_ibex_top.u_ibex_core.data_gnt_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i  = \u_ibex_top.u_ibex_core.data_rvalid_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_bus_err_i  = \u_ibex_top.u_ibex_core.data_err_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_pmp_err_i  = \u_ibex_top.u_ibex_core.pmp_req_err [0];
  assign \u_ibex_top.u_ibex_core.data_addr_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o ;
  assign \u_ibex_top.u_ibex_core.data_we_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o ;
  assign \u_ibex_top.u_ibex_core.data_be_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_be_o ;
  assign \u_ibex_top.u_ibex_core.data_wdata_o  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_i  = \u_ibex_top.u_ibex_core.data_rdata_i ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_we_i  = \u_ibex_top.u_ibex_core.lsu_we ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_type_i  = \u_ibex_top.u_ibex_core.lsu_type ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_wdata_i  = \u_ibex_top.u_ibex_core.lsu_wdata ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_sign_ext_i  = \u_ibex_top.u_ibex_core.lsu_sign_ext ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_lsu  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_o ;
  assign \u_ibex_top.u_ibex_core.lsu_rdata_valid  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i  = \u_ibex_top.u_ibex_core.lsu_req ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.adder_result_ex_i  = \u_ibex_top.u_ibex_core.alu_adder_result_ex ;
  assign \u_ibex_top.u_ibex_core.lsu_addr_incr_req  = \u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o ;
  assign \u_ibex_top.u_ibex_core.lsu_addr_last  = \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_o ;
  assign \u_ibex_top.u_ibex_core.lsu_req_done  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_done_o ;
  assign \u_ibex_top.u_ibex_core.lsu_resp_valid  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_resp_valid_o ;
  assign \u_ibex_top.u_ibex_core.lsu_load_err_raw  = \u_ibex_top.u_ibex_core.load_store_unit_i.load_err_o ;
  assign \u_ibex_top.u_ibex_core.lsu_load_resp_intg_err  = \u_ibex_top.u_ibex_core.load_store_unit_i.load_resp_intg_err_o ;
  assign \u_ibex_top.u_ibex_core.lsu_store_err_raw  = \u_ibex_top.u_ibex_core.load_store_unit_i.store_err_o ;
  assign \u_ibex_top.u_ibex_core.lsu_store_resp_intg_err  = \u_ibex_top.u_ibex_core.load_store_unit_i.store_resp_intg_err_o ;
  assign \u_ibex_top.u_ibex_core.lsu_busy  = \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o ;
  assign \u_ibex_top.u_ibex_core.perf_load  = \u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o ;
  assign \u_ibex_top.u_ibex_core.perf_store  = \u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_wb_o  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux [63:32] = \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [0] = \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux_we [1] = \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_lsu_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_wb_o  = \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_spec_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_spec_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_o  = \$1316y ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_o  = \$1317y ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.ready_wb_o  = 1'h1;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_clk  = \u_ibex_top.u_ibex_core.wb_stage_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_rst  = \u_ibex_top.u_ibex_core.wb_stage_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_instr_type_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.instr_type_wb_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_pc_id  = \u_ibex_top.u_ibex_core.wb_stage_i.pc_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.g_bypass_wb.unused_dummy_instr_id  = \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_load_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_store_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.pc_wb_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_write_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_fwd_wb_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_done_wb_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_mux [31:0] = \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_lsu_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_o  = \$1320y ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_wb_o  = \$1321y ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.fcov_wb_valid  = 1'h0;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.unused_fcov_wb_valid  = \u_ibex_top.u_ibex_core.wb_stage_i.fcov_wb_valid ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.en_wb_i  = \u_ibex_top.u_ibex_core.en_wb ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_type_wb_i  = \u_ibex_top.u_ibex_core.instr_type_wb ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.pc_id_i  = \u_ibex_top.u_ibex_core.pc_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_is_compressed_id_i  = \u_ibex_top.u_ibex_core.instr_is_compressed_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.instr_perf_count_id_i  = \u_ibex_top.u_ibex_core.instr_perf_count_id ;
  assign \u_ibex_top.u_ibex_core.ready_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.ready_wb_o ;
  assign \u_ibex_top.u_ibex_core.rf_write_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_write_wb_o ;
  assign \u_ibex_top.u_ibex_core.outstanding_load_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_load_wb_o ;
  assign \u_ibex_top.u_ibex_core.outstanding_store_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.outstanding_store_wb_o ;
  assign \u_ibex_top.u_ibex_core.pc_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.pc_wb_o ;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_o ;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_o ;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_wb_spec  = \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_wb_spec_o ;
  assign \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb_spec  = \u_ibex_top.u_ibex_core.wb_stage_i.perf_instr_ret_compressed_wb_spec_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_id_i  = \u_ibex_top.u_ibex_core.rf_waddr_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_id_i  = \u_ibex_top.u_ibex_core.rf_wdata_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_id_i  = \u_ibex_top.u_ibex_core.rf_we_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_id_i  = \u_ibex_top.u_ibex_core.dummy_instr_id ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_lsu_i  = \u_ibex_top.u_ibex_core.rf_wdata_lsu ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_lsu_i  = \u_ibex_top.u_ibex_core.rf_we_lsu ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_fwd_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_fwd_wb_o ;
  assign \u_ibex_top.u_ibex_core.rf_waddr_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_waddr_wb_o ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_wdata_wb_o ;
  assign \u_ibex_top.u_ibex_core.rf_we_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.rf_we_wb_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.dummy_instr_wb_o ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_valid_i  = \u_ibex_top.u_ibex_core.lsu_resp_valid ;
  assign \u_ibex_top.u_ibex_core.wb_stage_i.lsu_resp_err_i  = \u_ibex_top.u_ibex_core.lsu_resp_err ;
  assign \u_ibex_top.u_ibex_core.instr_done_wb  = \u_ibex_top.u_ibex_core.wb_stage_i.instr_done_wb_o ;
  assign \u_ibex_top.u_ibex_core.lsu_load_err  = \u_ibex_top.u_ibex_core.lsu_load_err_raw ;
  assign \u_ibex_top.u_ibex_core.lsu_store_err  = \u_ibex_top.u_ibex_core.lsu_store_err_raw ;
  assign \u_ibex_top.u_ibex_core.rf_we_lsu  = \u_ibex_top.u_ibex_core.lsu_rdata_valid ;
  assign \u_ibex_top.u_ibex_core.g_no_check_mem_response.unused_expecting_load_resp_id  = \u_ibex_top.u_ibex_core.expecting_load_resp_id ;
  assign \u_ibex_top.u_ibex_core.g_no_check_mem_response.unused_expecting_store_resp_id  = \u_ibex_top.u_ibex_core.expecting_store_resp_id ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_id_o  = \u_ibex_top.u_ibex_core.dummy_instr_id ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_wb_o  = \u_ibex_top.u_ibex_core.dummy_instr_wb ;
  assign \u_ibex_top.u_ibex_core.rf_raddr_a_o  = \u_ibex_top.u_ibex_core.rf_raddr_a ;
  assign \u_ibex_top.u_ibex_core.rf_waddr_wb_o  = \u_ibex_top.u_ibex_core.rf_waddr_wb ;
  assign \u_ibex_top.u_ibex_core.rf_we_wb_o  = \u_ibex_top.u_ibex_core.rf_we_wb ;
  assign \u_ibex_top.u_ibex_core.rf_raddr_b_o  = \u_ibex_top.u_ibex_core.rf_raddr_b ;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_ren_a  = \u_ibex_top.u_ibex_core.rf_ren_a ;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_ren_b  = \u_ibex_top.u_ibex_core.rf_ren_b ;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_a_wb_match  = \u_ibex_top.u_ibex_core.rf_rd_a_wb_match ;
  assign \u_ibex_top.u_ibex_core.gen_no_regfile_ecc.unused_rf_rd_b_wb_match  = \u_ibex_top.u_ibex_core.rf_rd_b_wb_match ;
  assign \u_ibex_top.u_ibex_core.rf_wdata_wb_ecc_o  = \u_ibex_top.u_ibex_core.rf_wdata_wb ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_a  = \u_ibex_top.u_ibex_core.rf_rdata_a_ecc_i ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_b  = \u_ibex_top.u_ibex_core.rf_rdata_b_ecc_i ;
  assign \u_ibex_top.u_ibex_core.rf_ecc_err_comb  = 1'h0;
  assign \u_ibex_top.u_ibex_core.crash_dump_o [159:128] = \u_ibex_top.u_ibex_core.pc_id ;
  assign \u_ibex_top.u_ibex_core.crash_dump_o [127:96] = \u_ibex_top.u_ibex_core.pc_if ;
  assign \u_ibex_top.u_ibex_core.crash_dump_o [95:64] = \u_ibex_top.u_ibex_core.lsu_addr_last ;
  assign \u_ibex_top.u_ibex_core.crash_dump_o [63:32] = \u_ibex_top.u_ibex_core.csr_mepc ;
  assign \u_ibex_top.u_ibex_core.crash_dump_o [31:0] = \u_ibex_top.u_ibex_core.crash_dump_mtval ;
  assign \u_ibex_top.u_ibex_core.alert_minor_o  = \u_ibex_top.u_ibex_core.icache_ecc_error ;
  assign \u_ibex_top.u_ibex_core.alert_major_internal_o  = \$1324y ;
  assign \u_ibex_top.u_ibex_core.alert_major_bus_o  = \$1326y ;
  assign \u_ibex_top.u_ibex_core.outstanding_load_id  = \$1329y ;
  assign \u_ibex_top.u_ibex_core.outstanding_store_id  = \$1331y ;
  assign \u_ibex_top.u_ibex_core.outstanding_load_resp  = \u_ibex_top.u_ibex_core.outstanding_load_id ;
  assign \u_ibex_top.u_ibex_core.outstanding_store_resp  = \u_ibex_top.u_ibex_core.outstanding_store_id ;
  assign \u_ibex_top.u_ibex_core.fetch_enable_raw  = \u_ibex_top.u_ibex_core.fetch_enable_i [0];
  assign \u_ibex_top.u_ibex_core.csr_wdata  = \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_boot_addr  = \u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i [7:0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_csr_addr  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr [7:5];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr [4:0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg  = \$1344y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_priv  = \$1345y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write  = \$1347y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o  = \$1351y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mip [17] = \u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mip [16] = \u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mip [15] = \u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mip [14:0] = \u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int  = \$u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int$1372 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr  = \$u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr$1373 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr  = \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1397 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.exception_pc  = \$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1505 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1506 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1443 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1444 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1507 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1508 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1509 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtval_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1510 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtval_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1511 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d  = \$1401y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1448 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1512 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.depc_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1513 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.depc_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1514 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1451 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1452 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_en  = \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1515 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1453 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we  = \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1454 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we  = \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1455 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we  = \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1516 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d$1517 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d  = { \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:1]$1518 , \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457 [0] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcause_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1519 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d  = { \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [31:9], \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1521 , \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458 [5:2], \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1520  };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_d  = \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [4:2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_d  = \u_ibex_top.u_ibex_core.cs_registers_i.mcause_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d  = { \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1522 , \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459 [5:0] };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o  = \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1523 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o  = \u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_lsu_o  = \$1527y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int  = \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_wr  = \$1536y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int  = \$1539y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o  = \u_ibex_top.u_ibex_core.cs_registers_i.depc_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mtval_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_mie_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [5];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q [0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o  = \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o  = \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q [15];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o  = \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q [12];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irqs_o  = \$1540y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o  = \$1541y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstatus_err  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rd_error_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mepc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_d [17] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_d [16] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [7];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_d [15] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [11];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_d [14:0] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [30:16];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mie_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mie_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mie_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mscratch_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mcause_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcause_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mtval_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mtval_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtval_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_err  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rd_error_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.depc_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.depc_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.depc_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mstack_en ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [511:480] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [127:120] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [479:448] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [119:112] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [447:416] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [111:104] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [415:384] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [103:96] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [383:352] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [95:88] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [351:320] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [87:80] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [319:288] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [79:72] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [287:256] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [71:64] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [255:224] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [63:56] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [223:192] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [55:48] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [191:160] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [47:40] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [159:128] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [39:32] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [127:96] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [31:24] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [95:64] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [23:16] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [63:32] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [15:8] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_addr_rdata [31:0] = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_cfg_rdata [7:0] = 8'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o [23:18] = 6'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o [135:102] = 34'h000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o [17:12] = 6'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o [101:68] = 34'h000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o [11:6] = 6'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o [67:34] = 34'h000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o [5:0] = 6'h00;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o [33:0] = 34'h000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_csr_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg  = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o  = \u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d$1614 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr  = { 19'h00000, \u_ibex_top.u_ibex_core.cs_registers_i.div_wait_i , \u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i , \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i , \u_ibex_top.u_ibex_core.cs_registers_i.branch_taken_i , \u_ibex_top.u_ibex_core.cs_registers_i.branch_i , \u_ibex_top.u_ibex_core.cs_registers_i.jump_i , \u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i , \u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i , \u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i , \u_ibex_top.u_ibex_core.cs_registers_i.dside_wait_i , \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_i , 2'h1 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent  = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_upd  = \$1646y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load$1649 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.we  = \$1648y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1651 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter  = \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_upd_o  = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_o  = \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_inc_i  = \$1656y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we [0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_we_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we [0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [2047:1984] = \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_upd  = \$1657y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load  = \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load$1660 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.we  = \$1659y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d  = \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1662 ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_upd_o  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_upd ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_inc_i  = \$1667y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_we_i  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_i  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.minstret_next  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_upd_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1919:1856] = \$1670y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1983:1920] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_we_1  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounterh_we_1  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_incr_1  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1855:1792] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1791:1728] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1727:1664] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1663:1600] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1599:1536] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1535:1472] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1471:1408] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1407:1344] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_cntrs[7].gen_unimp.gen_no_compressed_instr_cnt.unused_instr_ret_compressed_spec_i  = \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1343:1280] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1279:1216] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1215:1152] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1151:1088] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1087:1024] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [1023:960] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [959:896] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [895:832] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [831:768] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [767:704] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [703:640] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [639:576] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [575:512] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [511:448] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [447:384] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [383:320] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [319:256] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [255:192] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [191:128] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [127:64] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter [63:0] = 64'h0000000000000000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit  = { 29'h00000000, \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q  };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_we  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we [31:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounterh_we  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we [31:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.g_mcountinhibit_reduced.unused_mhphcounter_incr  = \u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr [31:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tselect_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_control_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.tmatch_value_rdata  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int [7:0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dit.unused_dit  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [1] = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [1];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_en  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_dummy.unused_dummy_mask  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [5:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [2] = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [5:3] = 3'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o  = 32'd0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [2];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [5:3];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_icen  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.gen_no_icache.unused_ic_scr_key_valid  = \u_ibex_top.u_ibex_core.cs_registers_i.ic_scr_key_valid_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_valid_q  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_ic_scr_key_err  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [7] = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [7];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata [6] = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_wdata_raw [6];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.icache_enable_o  = \$1676y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o  = \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_error_o  = 1'h0;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.clk_i  = \u_ibex_top.u_ibex_core.cs_registers_i.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rst_ni  = \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_en_i  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q  = \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_err  = \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_error_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o  = \$1685y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.clk_i  = \u_ibex_top.u_ibex_core.clk_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.rst_ni  = \u_ibex_top.u_ibex_core.rst_ni ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.hart_id_i  = \u_ibex_top.u_ibex_core.hart_id_i ;
  assign \u_ibex_top.u_ibex_core.priv_mode_id  = \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o ;
  assign \u_ibex_top.u_ibex_core.priv_mode_lsu  = \u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_lsu_o ;
  assign \u_ibex_top.u_ibex_core.csr_mstatus_tw  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o ;
  assign \u_ibex_top.u_ibex_core.csr_mtvec  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i  = \u_ibex_top.u_ibex_core.csr_mtvec_init ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i  = \u_ibex_top.u_ibex_core.boot_addr_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i  = \u_ibex_top.u_ibex_core.csr_access ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i  = \u_ibex_top.u_ibex_core.csr_addr ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i  = \u_ibex_top.u_ibex_core.csr_wdata ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i  = \u_ibex_top.u_ibex_core.csr_op ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i  = \u_ibex_top.u_ibex_core.csr_op_en ;
  assign \u_ibex_top.u_ibex_core.csr_rdata  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i  = \u_ibex_top.u_ibex_core.irq_software_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i  = \u_ibex_top.u_ibex_core.irq_timer_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i  = \u_ibex_top.u_ibex_core.irq_external_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i  = \u_ibex_top.u_ibex_core.irq_fast_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i  = \u_ibex_top.u_ibex_core.nmi_mode ;
  assign \u_ibex_top.u_ibex_core.irq_pending_o  = \u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o ;
  assign \u_ibex_top.u_ibex_core.irqs  = \u_ibex_top.u_ibex_core.cs_registers_i.irqs_o ;
  assign \u_ibex_top.u_ibex_core.csr_mstatus_mie  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_mie_o ;
  assign \u_ibex_top.u_ibex_core.csr_mepc  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o ;
  assign \u_ibex_top.u_ibex_core.crash_dump_mtval  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o ;
  assign \u_ibex_top.u_ibex_core.csr_pmp_cfg  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o ;
  assign \u_ibex_top.u_ibex_core.csr_pmp_addr  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o ;
  assign \u_ibex_top.u_ibex_core.csr_pmp_mseccfg  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  = \u_ibex_top.u_ibex_core.debug_mode ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_entering_i  = \u_ibex_top.u_ibex_core.debug_mode_entering ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_cause_i  = \u_ibex_top.u_ibex_core.debug_cause ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  = \u_ibex_top.u_ibex_core.debug_csr_save ;
  assign \u_ibex_top.u_ibex_core.csr_depc  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o ;
  assign \u_ibex_top.u_ibex_core.debug_single_step  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o ;
  assign \u_ibex_top.u_ibex_core.debug_ebreakm  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o ;
  assign \u_ibex_top.u_ibex_core.debug_ebreaku  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o ;
  assign \u_ibex_top.u_ibex_core.trigger_match  = \u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_if_i  = \u_ibex_top.u_ibex_core.pc_if ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_id_i  = \u_ibex_top.u_ibex_core.pc_id ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.pc_wb_i  = \u_ibex_top.u_ibex_core.pc_wb ;
  assign \u_ibex_top.u_ibex_core.data_ind_timing  = \u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_en  = \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_mask  = \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_seed_en  = \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o ;
  assign \u_ibex_top.u_ibex_core.dummy_instr_seed  = \u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o ;
  assign \u_ibex_top.u_ibex_core.icache_enable  = \u_ibex_top.u_ibex_core.cs_registers_i.icache_enable_o ;
  assign \u_ibex_top.u_ibex_core.csr_shadow_err  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.ic_scr_key_valid_i  = \u_ibex_top.u_ibex_core.ic_scr_key_valid_i ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i  = \u_ibex_top.u_ibex_core.csr_save_if ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_id_i  = \u_ibex_top.u_ibex_core.csr_save_id ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_wb_i  = \u_ibex_top.u_ibex_core.csr_save_wb ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_mret_i  = \u_ibex_top.u_ibex_core.csr_restore_mret_id ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_dret_i  = \u_ibex_top.u_ibex_core.csr_restore_dret_id ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i  = \u_ibex_top.u_ibex_core.csr_save_cause ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i  = \u_ibex_top.u_ibex_core.exc_cause ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_i  = \u_ibex_top.u_ibex_core.csr_mtval ;
  assign \u_ibex_top.u_ibex_core.illegal_csr_insn_id  = \u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o ;
  assign \u_ibex_top.u_ibex_core.double_fault_seen_o  = \u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_i  = \u_ibex_top.u_ibex_core.perf_instr_ret_wb ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i  = \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_spec_i  = \u_ibex_top.u_ibex_core.perf_instr_ret_wb_spec ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i  = \u_ibex_top.u_ibex_core.perf_instr_ret_compressed_wb_spec ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i  = \u_ibex_top.u_ibex_core.perf_iside_wait ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.jump_i  = \u_ibex_top.u_ibex_core.perf_jump ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.branch_i  = \u_ibex_top.u_ibex_core.perf_branch ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.branch_taken_i  = \u_ibex_top.u_ibex_core.perf_tbranch ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i  = \u_ibex_top.u_ibex_core.perf_load ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i  = \u_ibex_top.u_ibex_core.perf_store ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.dside_wait_i  = \u_ibex_top.u_ibex_core.perf_dside_wait ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i  = \u_ibex_top.u_ibex_core.perf_mul_wait ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.div_wait_i  = \u_ibex_top.u_ibex_core.perf_div_wait ;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_priv_lvl_ls  = \u_ibex_top.u_ibex_core.priv_mode_lsu ;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_addr  = \u_ibex_top.u_ibex_core.csr_pmp_addr ;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_cfg  = \u_ibex_top.u_ibex_core.csr_pmp_cfg ;
  assign \u_ibex_top.u_ibex_core.g_no_pmp.unused_csr_pmp_mseccfg  = \u_ibex_top.u_ibex_core.csr_pmp_mseccfg ;
  assign \u_ibex_top.u_ibex_core.pmp_req_err [2] = 1'h0;
  assign \u_ibex_top.u_ibex_core.pmp_req_err [1] = 1'h0;
  assign \u_ibex_top.u_ibex_core.pmp_req_err [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_instr_id_done  = \u_ibex_top.u_ibex_core.instr_id_done ;
  assign \u_ibex_top.u_ibex_core.unused_instr_new_id  = \u_ibex_top.u_ibex_core.instr_new_id ;
  assign \u_ibex_top.u_ibex_core.unused_instr_done_wb  = \u_ibex_top.u_ibex_core.instr_done_wb ;
  assign \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_a_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_a_id  = \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_a_id ;
  assign \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_b_id  = 1'h0;
  assign \u_ibex_top.u_ibex_core.unused_fcov_rf_ecc_err_b_id  = \u_ibex_top.u_ibex_core.fcov_rf_ecc_err_b_id ;
  assign \u_ibex_top.u_ibex_core.fcov_csr_read_only  = \$1694y ;
  assign \u_ibex_top.u_ibex_core.unused_fcov_csr_read_only  = \u_ibex_top.u_ibex_core.fcov_csr_read_only ;
  assign \u_ibex_top.u_ibex_core.fcov_csr_write  = \$1697y ;
  assign \u_ibex_top.u_ibex_core.unused_fcov_csr_write  = \u_ibex_top.u_ibex_core.fcov_csr_write ;
  assign \u_ibex_top.u_ibex_core.clk_i  = \u_ibex_top.clk ;
  assign \u_ibex_top.u_ibex_core.rst_ni  = \u_ibex_top.rst_ni ;
  assign \u_ibex_top.u_ibex_core.hart_id_i  = \u_ibex_top.hart_id_i ;
  assign \u_ibex_top.u_ibex_core.boot_addr_i  = \u_ibex_top.boot_addr_i ;
  assign \u_ibex_top.instr_req_o  = \u_ibex_top.u_ibex_core.instr_req_o ;
  assign \u_ibex_top.u_ibex_core.instr_gnt_i  = \u_ibex_top.instr_gnt_i ;
  assign \u_ibex_top.u_ibex_core.instr_rvalid_i  = \u_ibex_top.instr_rvalid_i ;
  assign \u_ibex_top.instr_addr_o  = \u_ibex_top.u_ibex_core.instr_addr_o ;
  assign \u_ibex_top.u_ibex_core.instr_rdata_i  = \u_ibex_top.instr_rdata_core ;
  assign \u_ibex_top.u_ibex_core.instr_err_i  = \u_ibex_top.instr_err_i ;
  assign \u_ibex_top.data_req_o  = \u_ibex_top.u_ibex_core.data_req_o ;
  assign \u_ibex_top.u_ibex_core.data_gnt_i  = \u_ibex_top.data_gnt_i ;
  assign \u_ibex_top.u_ibex_core.data_rvalid_i  = \u_ibex_top.data_rvalid_i ;
  assign \u_ibex_top.data_we_o  = \u_ibex_top.u_ibex_core.data_we_o ;
  assign \u_ibex_top.data_be_o  = \u_ibex_top.u_ibex_core.data_be_o ;
  assign \u_ibex_top.data_addr_o  = \u_ibex_top.u_ibex_core.data_addr_o ;
  assign \u_ibex_top.data_wdata_core  = \u_ibex_top.u_ibex_core.data_wdata_o ;
  assign \u_ibex_top.u_ibex_core.data_rdata_i  = \u_ibex_top.data_rdata_core ;
  assign \u_ibex_top.u_ibex_core.data_err_i  = \u_ibex_top.data_err_i ;
  assign \u_ibex_top.dummy_instr_id  = \u_ibex_top.u_ibex_core.dummy_instr_id_o ;
  assign \u_ibex_top.dummy_instr_wb  = \u_ibex_top.u_ibex_core.dummy_instr_wb_o ;
  assign \u_ibex_top.rf_raddr_a  = \u_ibex_top.u_ibex_core.rf_raddr_a_o ;
  assign \u_ibex_top.rf_raddr_b  = \u_ibex_top.u_ibex_core.rf_raddr_b_o ;
  assign \u_ibex_top.rf_waddr_wb  = \u_ibex_top.u_ibex_core.rf_waddr_wb_o ;
  assign \u_ibex_top.rf_we_wb  = \u_ibex_top.u_ibex_core.rf_we_wb_o ;
  assign \u_ibex_top.rf_wdata_wb_ecc  = \u_ibex_top.u_ibex_core.rf_wdata_wb_ecc_o ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_a_ecc_i  = \u_ibex_top.rf_rdata_a_ecc_buf ;
  assign \u_ibex_top.u_ibex_core.rf_rdata_b_ecc_i  = \u_ibex_top.rf_rdata_b_ecc_buf ;
  assign \u_ibex_top.ic_tag_req  = \u_ibex_top.u_ibex_core.ic_tag_req_o ;
  assign \u_ibex_top.ic_tag_write  = \u_ibex_top.u_ibex_core.ic_tag_write_o ;
  assign \u_ibex_top.ic_tag_addr  = \u_ibex_top.u_ibex_core.ic_tag_addr_o ;
  assign \u_ibex_top.ic_tag_wdata  = \u_ibex_top.u_ibex_core.ic_tag_wdata_o ;
  assign \u_ibex_top.u_ibex_core.ic_tag_rdata_i  = \u_ibex_top.ic_tag_rdata ;
  assign \u_ibex_top.ic_data_req  = \u_ibex_top.u_ibex_core.ic_data_req_o ;
  assign \u_ibex_top.ic_data_write  = \u_ibex_top.u_ibex_core.ic_data_write_o ;
  assign \u_ibex_top.ic_data_addr  = \u_ibex_top.u_ibex_core.ic_data_addr_o ;
  assign \u_ibex_top.ic_data_wdata  = \u_ibex_top.u_ibex_core.ic_data_wdata_o ;
  assign \u_ibex_top.u_ibex_core.ic_data_rdata_i  = \u_ibex_top.ic_data_rdata ;
  assign \u_ibex_top.u_ibex_core.ic_scr_key_valid_i  = \u_ibex_top.scramble_key_valid_q ;
  assign \u_ibex_top.ic_scr_key_req  = \u_ibex_top.u_ibex_core.ic_scr_key_req_o ;
  assign \u_ibex_top.u_ibex_core.irq_software_i  = \u_ibex_top.irq_software_i ;
  assign \u_ibex_top.u_ibex_core.irq_timer_i  = \u_ibex_top.irq_timer_i ;
  assign \u_ibex_top.u_ibex_core.irq_external_i  = \u_ibex_top.irq_external_i ;
  assign \u_ibex_top.u_ibex_core.irq_fast_i  = \u_ibex_top.irq_fast_i ;
  assign \u_ibex_top.u_ibex_core.irq_nm_i  = \u_ibex_top.irq_nm_i ;
  assign \u_ibex_top.irq_pending  = \u_ibex_top.u_ibex_core.irq_pending_o ;
  assign \u_ibex_top.u_ibex_core.debug_req_i  = \u_ibex_top.debug_req_i ;
  assign \u_ibex_top.crash_dump_o  = \u_ibex_top.u_ibex_core.crash_dump_o ;
  assign \u_ibex_top.double_fault_seen_o  = \u_ibex_top.u_ibex_core.double_fault_seen_o ;
  assign \u_ibex_top.u_ibex_core.fetch_enable_i  = \u_ibex_top.fetch_enable_buf ;
  assign \u_ibex_top.core_alert_minor  = \u_ibex_top.u_ibex_core.alert_minor_o ;
  assign \u_ibex_top.core_alert_major_internal  = \u_ibex_top.u_ibex_core.alert_major_internal_o ;
  assign \u_ibex_top.core_alert_major_bus  = \u_ibex_top.u_ibex_core.alert_major_bus_o ;
  assign \u_ibex_top.core_busy_d  = \u_ibex_top.u_ibex_core.core_busy_o ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec  = { \$1762y , \$1760y , \$1758y , \$1756y , \$1754y , \$1752y , \$1750y , \$1748y , \$1746y , \$1744y , \$1742y , \$1740y , \$1738y , \$1736y , \$1734y , \$1732y , \$1730y , \$1728y , \$1726y , \$1724y , \$1722y , \$1720y , \$1718y , \$1716y , \$1714y , \$1712y , \$1710y , \$1708y , \$1706y , \$1704y , \$1702y , \$1700y  };
  assign \u_ibex_top.gen_regfile_ff.register_file_i.gen_no_wren_check.unused_strobe  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [0];
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_we_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [991:960] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [959:928] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [927:896] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [895:864] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [863:832] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [831:800] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [799:768] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [767:736] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [735:704] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [703:672] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [671:640] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [639:608] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [607:576] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [575:544] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [543:512] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [511:480] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [479:448] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [447:416] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [415:384] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [383:352] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [351:320] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [319:288] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [287:256] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [255:224] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [223:192] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [191:160] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [159:128] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [127:96] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [95:64] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [63:32] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [31:0] = \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.g_normal_r0.unused_dummy_instr  = \$1887y ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rf_reg [1023:992] = 32'd0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o  = \$1892y ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o  = \$1897y ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_a_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.oh_raddr_b_err  = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.err_o  = \$1899y ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.unused_test_en  = \u_ibex_top.gen_regfile_ff.register_file_i.test_en_i ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.clk_i  = \u_ibex_top.clk ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rst_ni  = \u_ibex_top.rst_ni ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.test_en_i  = \u_ibex_top.test_en_i ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_id_i  = \u_ibex_top.dummy_instr_id ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i  = \u_ibex_top.dummy_instr_wb ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i  = \u_ibex_top.rf_raddr_a ;
  assign \u_ibex_top.rf_rdata_a_ecc  = \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i  = \u_ibex_top.rf_raddr_b ;
  assign \u_ibex_top.rf_rdata_b_ecc  = \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i  = \u_ibex_top.rf_waddr_wb ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i  = \u_ibex_top.rf_wdata_wb_ecc ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i  = \u_ibex_top.rf_we_wb ;
  assign \u_ibex_top.rf_alert_major_internal  = \u_ibex_top.gen_regfile_ff.register_file_i.err_o ;
  assign \u_ibex_top.scramble_req_d  = 1'h0;
  assign \u_ibex_top.scramble_req_q  = 1'h0;
  assign \u_ibex_top.scramble_req_o  = 1'h0;
  assign \u_ibex_top.scramble_key_q  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.scramble_nonce_q  = 64'h0000000000000000;
  assign \u_ibex_top.scramble_key_valid_q  = 1'h1;
  assign \u_ibex_top.scramble_key_valid_d  = 1'h1;
  assign \u_ibex_top.gen_norams.unused_ram_cfg  = \u_ibex_top.ram_cfg_i ;
  assign \u_ibex_top.gen_norams.unused_ram_inputs  = \$1921y ;
  assign \u_ibex_top.ic_tag_rdata  = 44'h00000000000;
  assign \u_ibex_top.ic_data_rdata  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.icache_tag_alert  = 2'h0;
  assign \u_ibex_top.icache_data_alert  = 2'h0;
  assign \u_ibex_top.data_wdata_o  = \u_ibex_top.data_wdata_core ;
  assign \u_ibex_top.data_wdata_intg_o  = 7'h00;
  assign \u_ibex_top.lockstep_alert_major_internal  = 1'h0;
  assign \u_ibex_top.lockstep_alert_major_bus  = 1'h0;
  assign \u_ibex_top.lockstep_alert_minor  = 1'h0;
  assign \u_ibex_top.gen_no_lockstep.unused_scan  = \u_ibex_top.scan_rst_ni ;
  assign \u_ibex_top.icache_alert_major_internal  = \$1924y ;
  assign \u_ibex_top.alert_major_internal_o  = \$1927y ;
  assign \u_ibex_top.alert_major_bus_o  = \$1928y ;
  assign \u_ibex_top.alert_minor_o  = \$1929y ;
  assign \u_ibex_top.pending_dside_accesses_shifted [3:2] = \$u_ibex_top.pending_dside_accesses_shifted[3:2]$1957 ;
  assign \u_ibex_top.pending_dside_accesses_d [3:2] = \$u_ibex_top.pending_dside_accesses_d[3:2]$1963 ;
  assign \u_ibex_top.pending_dside_accesses_shifted [1:0] = \$u_ibex_top.pending_dside_accesses_shifted[1:0]$1969 ;
  assign \u_ibex_top.pending_dside_accesses_d [1:0] = \$u_ibex_top.pending_dside_accesses_d[1:0]$1976 ;
  assign \u_ibex_top.clk_i  = clk_i;
  assign \u_ibex_top.rst_ni  = rst_ni;
  assign \u_ibex_top.test_en_i  = test_en_i;
  assign \u_ibex_top.ram_cfg_i  = 10'h000;
  assign \u_ibex_top.hart_id_i  = hart_id_tied;
  assign \u_ibex_top.boot_addr_i  = boot_addr_tied;
  assign instr_req_o = \u_ibex_top.instr_req_o ;
  assign \u_ibex_top.instr_gnt_i  = instr_gnt_i;
  assign \u_ibex_top.instr_rvalid_i  = instr_rvalid_i;
  assign instr_addr_full = \u_ibex_top.instr_addr_o ;
  assign \u_ibex_top.instr_rdata_i  = instr_rdata_full;
  assign \u_ibex_top.instr_rdata_intg_i  = 7'h00;
  assign \u_ibex_top.instr_err_i  = instr_err_i;
  assign data_req_o = \u_ibex_top.data_req_o ;
  assign \u_ibex_top.data_gnt_i  = data_gnt_i;
  assign \u_ibex_top.data_rvalid_i  = data_rvalid_i;
  assign data_we_o = \u_ibex_top.data_we_o ;
  assign data_addr_full = \u_ibex_top.data_addr_o ;
  assign data_wdata_full = \u_ibex_top.data_wdata_o ;
  assign \u_ibex_top.data_rdata_i  = data_rdata_full;
  assign \u_ibex_top.data_rdata_intg_i  = 7'h00;
  assign \u_ibex_top.data_err_i  = data_err_i;
  assign \u_ibex_top.irq_software_i  = irq_software_i;
  assign \u_ibex_top.irq_timer_i  = irq_timer_i;
  assign \u_ibex_top.irq_external_i  = irq_external_i;
  assign \u_ibex_top.irq_fast_i  = 15'h0000;
  assign \u_ibex_top.irq_nm_i  = irq_nm_i;
  assign \u_ibex_top.scramble_key_valid_i  = 1'h0;
  assign \u_ibex_top.scramble_key_i  = 128'h00000000000000000000000000000000;
  assign \u_ibex_top.scramble_nonce_i  = 64'h0000000000000000;
  assign \u_ibex_top.debug_req_i  = debug_req_i;
  assign \u_ibex_top.fetch_enable_i  = { 3'h0, fetch_enable_i_0 };
  assign alert_minor_o = \u_ibex_top.alert_minor_o ;
  assign core_sleep_o = \u_ibex_top.core_sleep_o ;
  assign \u_ibex_top.scan_rst_ni  = scan_rst_ni;
  assign boot_addr_tied[0] = 1'h0;
  assign boot_addr_tied[1] = 1'h0;
  assign boot_addr_tied[2] = 1'h0;
  assign boot_addr_tied[3] = 1'h0;
  assign boot_addr_tied[4] = 1'h0;
  assign boot_addr_tied[5] = 1'h0;
  assign boot_addr_tied[6] = 1'h0;
  assign boot_addr_tied[7] = 1'h0;
  assign boot_addr_tied[8] = 1'h0;
  assign boot_addr_tied[9] = 1'h0;
  assign boot_addr_tied[10] = 1'h0;
  assign boot_addr_tied[11] = 1'h0;
  assign boot_addr_tied[12] = 1'h0;
  assign boot_addr_tied[13] = 1'h0;
  assign boot_addr_tied[14] = 1'h0;
  assign boot_addr_tied[15] = 1'h0;
  assign boot_addr_tied[16] = 1'h0;
  assign boot_addr_tied[17] = 1'h0;
  assign boot_addr_tied[18] = 1'h0;
  assign boot_addr_tied[19] = 1'h0;
  assign boot_addr_tied[20] = 1'h0;
  assign boot_addr_tied[21] = 1'h0;
  assign boot_addr_tied[22] = 1'h0;
  assign boot_addr_tied[23] = 1'h0;
  assign boot_addr_tied[24] = 1'h0;
  assign boot_addr_tied[25] = 1'h0;
  assign boot_addr_tied[26] = 1'h0;
  assign boot_addr_tied[27] = 1'h0;
  assign boot_addr_tied[28] = 1'h0;
  assign boot_addr_tied[29] = 1'h0;
  assign boot_addr_tied[30] = 1'h0;
  assign boot_addr_tied[31] = 1'h0;
  assign hart_id_tied[0] = 1'h0;
  assign hart_id_tied[1] = 1'h0;
  assign hart_id_tied[2] = 1'h0;
  assign hart_id_tied[3] = 1'h0;
  assign hart_id_tied[4] = 1'h0;
  assign hart_id_tied[5] = 1'h0;
  assign hart_id_tied[6] = 1'h0;
  assign hart_id_tied[7] = 1'h0;
  assign hart_id_tied[8] = 1'h0;
  assign hart_id_tied[9] = 1'h0;
  assign hart_id_tied[10] = 1'h0;
  assign hart_id_tied[11] = 1'h0;
  assign hart_id_tied[12] = 1'h0;
  assign hart_id_tied[13] = 1'h0;
  assign hart_id_tied[14] = 1'h0;
  assign hart_id_tied[15] = 1'h0;
  assign hart_id_tied[16] = 1'h0;
  assign hart_id_tied[17] = 1'h0;
  assign hart_id_tied[18] = 1'h0;
  assign hart_id_tied[19] = 1'h0;
  assign hart_id_tied[20] = 1'h0;
  assign hart_id_tied[21] = 1'h0;
  assign hart_id_tied[22] = 1'h0;
  assign hart_id_tied[23] = 1'h0;
  assign hart_id_tied[24] = 1'h0;
  assign hart_id_tied[25] = 1'h0;
  assign hart_id_tied[26] = 1'h0;
  assign hart_id_tied[27] = 1'h0;
  assign hart_id_tied[28] = 1'h0;
  assign hart_id_tied[29] = 1'h0;
  assign hart_id_tied[30] = 1'h0;
  assign hart_id_tied[31] = 1'h0;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand$980  = \$977y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[28]$1645  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[59]$1644  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[90]$1643  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[121]$1642  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[152]$1641  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[183]$1640  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[214]$1639  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[245]$1638  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[276]$1637  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[307]$1636  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[338]$1635  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[369]$1634  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[400]$1633  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[431]$1632  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[462]$1631  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[493]$1630  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[524]$1629  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[555]$1628  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[586]$1627  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[617]$1626  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[648]$1625  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[679]$1624  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[710]$1623  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[741]$1622  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[772]$1621  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[803]$1620  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[834]$1619  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[865]$1618  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent[896]$1617  = 1'h1;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1159  = \$procmux$7_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1157  = \$procmux$12_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1155  = \$procmux$18_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1160  = \$procmux$21_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext$1153  = \$procmux$34_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext$1150  = \$procmux$36_Y ;
  assign \$procmux$42_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_q$1148  = \$procmux$41_Y ;
  assign \$procmux$44_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q$1143  = \$procmux$43_Y ;
  assign \$procmux$46_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_sign_ext_q$1142  = \$procmux$45_Y ;
  assign \$procmux$48_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q$1141  = \$procmux$47_Y ;
  assign \$procmux$50_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q$1140  = \$procmux$49_Y ;
  assign \$procmux$52_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_q$1136  = \$procmux$51_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata$1132  = \$procmux$53_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1129  = \$procmux$63_Y ;
  assign \$procmux$69_CMP  = \$1126y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1128  = \$procmux$70_Y ;
  assign \$procmux$80_CMP  = \$1126y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1127  = \$procmux$81_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1130  = \$procmux$84_Y ;
  assign \$procmux$99_CMP  = \$1122y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1124  = \$procmux$100_Y ;
  assign \$procmux$108_CMP  = \$1122y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1125  = \$procmux$109_Y ;
  assign \$procmux$120_CMP  = \$1122y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_be$1123  = \$procmux$121_Y ;
  assign \$procmux$124_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [31];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q$1886  = \$procmux$123_Y ;
  assign \$procmux$129_CMP  = \$1094y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1097  = \$procmux$130_Y ;
  assign \$procmux$137_CMP  = \$1091y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1092  = \$procmux$138_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1108  = \$procmux$143_Y ;
  assign \$procmux$161_CMP  = \$1070y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_d$1079  = \$procmux$162_Y ;
  assign \$procmux$173_CMP  = \$1070y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1077  = \$procmux$174_Y ;
  assign \$procmux$185_CMP  = \$1070y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1078  = \$procmux$186_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_b_o$1110  = \$procmux$191_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.alu_operand_a_o$1109  = \$procmux$205_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_d$1107  = \$procmux$217_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_hold$1106  = \$procmux$220_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_d$1105  = \$procmux$227_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_valid$1104  = \$procmux$233_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_d$1103  = \$procmux$239_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_d$1102  = \$procmux$248_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_denominator_d$1101  = \$procmux$255_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_remainder_d$1100  = \$procmux$260_Y ;
  assign \$procmux$270_CMP  = \$1059y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal$1061  = \$procmux$269_Y ;
  assign \$procmux$272_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [30];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q$1882  = \$procmux$271_Y ;
  assign \$procmux$274_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q$1050  = \$procmux$273_Y ;
  assign \$procmux$276_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1046  = \$procmux$275_Y ;
  assign \$procmux$280_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1038  = \$procmux$279_Y ;
  assign \$procmux$284_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1037  = \$procmux$283_Y ;
  assign \$procmux$288_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1036  = \$procmux$287_Y ;
  assign \$procmux$294_CMP  = \$1029y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_d$1034  = \$procmux$295_Y ;
  assign \$procmux$300_CMP  = \$1029y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_hold$1033  = \$procmux$301_Y ;
  assign \$procmux$306_CMP  = \$1029y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mac_res_d$1032  = \$procmux$307_Y ;
  assign \$procmux$312_CMP  = \$1029y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_valid$1031  = \$procmux$313_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand3$1045  = \$1022y ;
  assign \$procmux$318_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand2$1044  = \$procmux$317_Y ;
  assign \$procmux$320_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.summand1$1043  = \$procmux$319_Y ;
  assign \$procmux$322_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_b$1042  = \$procmux$321_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_sign_a$1041  = \$1025y ;
  assign \$procmux$326_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult_state_q ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_b$1040  = \$procmux$325_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_single_cycle.mult3_op_a$1039  = \$19y [31:16];
  assign \$procmux$330_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [29];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q$1878  = \$procmux$329_Y ;
  assign \$procmux$332_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q$1680  = \$procmux$331_Y ;
  assign \$procmux$334_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [28];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q$1874  = \$procmux$333_Y ;
  assign \$procmux$336_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$1012  = \$procmux$335_Y ;
  assign \$procmux$338_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q$1011  = \$procmux$337_Y ;
  assign \$procmux$340_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q$1010  = \$procmux$339_Y ;
  assign \$procmux$342_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q$1009  = \$procmux$341_Y ;
  assign \$procmux$344_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q$1008  = \$procmux$343_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o$1000  = \$procmux$355_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result$998  = \$procmux$361_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_op_b_negate$986  = 1'h0;
  assign \$procmux$369_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_sbmode ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$974  = \$procmux$368_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$973  = \$procmux$377_Y ;
  assign \$procmux$381_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_op ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt[4:0]$971  = \$procmux$380_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_result$960  = \$procmux$383_Y ;
  assign \$procmux$389_CMP  = \$953y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal$956  = \$procmux$388_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.cmp_signed$949  = \$procmux$391_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b$946  = \$procmux$394_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a$943  = \$procmux$398_Y ;
  assign \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate$941  = \$procmux$407_Y ;
  assign \$procmux$410_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [27];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q$1870  = \$procmux$409_Y ;
  assign \$procmux$413_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_inc_i ;
  assign \$procmux$416_CMP  = \$1659y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1661  = \$procmux$415_Y ;
  assign \$procmux$420_CMP  = \$1659y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_d$1662  = \$procmux$419_Y ;
  assign \$procmux$422_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counterh_we_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.minstret_counter_i.counter_load$1660  = \$procmux$421_Y ;
  assign \$procmux$424_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [26];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q$1866  = \$procmux$423_Y ;
  assign \$procmux$427_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_inc_i ;
  assign \$procmux$430_CMP  = \$1648y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1650  = \$procmux$429_Y ;
  assign \$procmux$434_CMP  = \$1648y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d$1651  = \$procmux$433_Y ;
  assign \$procmux$436_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counterh_we_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcycle_counter_i.counter_load$1649  = \$procmux$435_Y ;
  assign \$procmux$438_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [25];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q$1862  = \$procmux$437_Y ;
  assign \$procmux$441_CMP  = \$1613y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d$1614  = \$procmux$440_Y ;
  assign \$procmux$443_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [24];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q$1858  = \$procmux$442_Y ;
  assign \$procmux$445_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q$1610  = \$procmux$444_Y ;
  assign \$procmux$447_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [23];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q$1854  = \$procmux$446_Y ;
  assign \$procmux$449_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q$1605  = \$procmux$448_Y ;
  assign \$procmux$451_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [22];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q$1850  = \$procmux$450_Y ;
  assign \$procmux$453_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q$1600  = \$procmux$452_Y ;
  assign \$procmux$455_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [21];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q$1846  = \$procmux$454_Y ;
  assign \$procmux$457_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q$1595  = \$procmux$456_Y ;
  assign \$procmux$459_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [20];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q$1842  = \$procmux$458_Y ;
  assign \$procmux$461_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q$1590  = \$procmux$460_Y ;
  assign \$procmux$463_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [19];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q$1838  = \$procmux$462_Y ;
  assign \$procmux$465_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_depc_csr.rdata_q$1585  = \$procmux$464_Y ;
  assign \$procmux$467_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [18];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q$1834  = \$procmux$466_Y ;
  assign \$procmux$469_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q$1580  = \$procmux$468_Y ;
  assign \$procmux$471_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [17];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q$1830  = \$procmux$470_Y ;
  assign \$procmux$473_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q$1575  = \$procmux$472_Y ;
  assign \$procmux$477_CMP  = \$840y ;
  assign \$procmux$479_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$481_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$844  = \$procmux$480_Y ;
  assign \$procmux$485_CMP  = \$840y ;
  assign \$procmux$487_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$489_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$843  = \$procmux$488_Y ;
  assign \$procmux$493_CMP  = \$840y ;
  assign \$procmux$495_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$497_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$842  = \$procmux$496_Y ;
  assign \$procmux$501_CMP  = \$840y ;
  assign \$procmux$503_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$505_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$841  = \$procmux$504_Y ;
  assign \$procmux$507_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.multdiv_en_dec ;
  assign \$procmux$509_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$511_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$839  = \$procmux$510_Y ;
  assign \$procmux$514_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$518_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$852  = \$procmux$517_Y ;
  assign \$procmux$521_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$525_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$850  = \$procmux$524_Y ;
  assign \$procmux$528_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$532_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$849  = \$procmux$531_Y ;
  assign \$procmux$535_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$539_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$848  = \$procmux$538_Y ;
  assign \$procmux$542_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \$procmux$546_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$847  = \$procmux$545_Y ;
  assign \$procmux$553_CMP  = \$819y ;
  assign \$procmux$559_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$822  = \$procmux$558_Y ;
  assign \$procmux$566_CMP  = \$819y ;
  assign \$procmux$572_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$821  = \$procmux$571_Y ;
  assign \$procmux$579_CMP  = \$819y ;
  assign \$procmux$585_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$820  = \$procmux$584_Y ;
  assign \$procmux$598_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$836  = \$procmux$597_Y ;
  assign \$procmux$610_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$818  = \$procmux$609_Y ;
  assign \$procmux$620_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$837  = \$procmux$619_Y ;
  assign \$procmux$628_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$835  = \$procmux$627_Y ;
  assign \$procmux$638_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$834  = \$procmux$637_Y ;
  assign \$procmux$647_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$833  = \$procmux$646_Y ;
  assign \$procmux$657_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$832  = \$procmux$656_Y ;
  assign \$procmux$669_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$831  = \$procmux$668_Y ;
  assign \$procmux$678_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$830  = \$procmux$677_Y ;
  assign \$procmux$688_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$829  = \$procmux$687_Y ;
  assign \$procmux$694_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$853  = \$procmux$693_Y ;
  assign \$procmux$700_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$851  = \$procmux$699_Y ;
  assign \$procmux$706_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$846  = \$procmux$705_Y ;
  assign \$procmux$712_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$845  = \$procmux$711_Y ;
  assign \$procmux$715_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.perf_branch_o$862  = \$procmux$714_Y ;
  assign \$procmux$718_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d$861  = \$procmux$717_Y ;
  assign \$procmux$721_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_alu$860  = \$procmux$720_Y ;
  assign \$procmux$724_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_we_raw$859  = \$procmux$723_Y ;
  assign \$procmux$727_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_jump$858  = \$procmux$726_Y ;
  assign \$procmux$730_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_branch$857  = \$procmux$729_Y ;
  assign \$procmux$733_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.stall_multdiv$856  = \$procmux$732_Y ;
  assign \$procmux$736_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw$855  = \$procmux$735_Y ;
  assign \$procmux$739_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing_spec ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.branch_set_raw_d$854  = \$procmux$738_Y ;
  assign \$procmux$741_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q$814  = \$procmux$740_Y ;
  assign \$procmux$743_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [16];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q$1826  = \$procmux$742_Y ;
  assign \$procmux$745_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q$1570  = \$procmux$744_Y ;
  assign \$procmux$747_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [15];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q$1822  = \$procmux$746_Y ;
  assign \$procmux$749_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q$1565  = \$procmux$748_Y ;
  assign \$procmux$751_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [14];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q$1818  = \$procmux$750_Y ;
  assign \$procmux$753_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q$1560  = \$procmux$752_Y ;
  assign \$procmux$755_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [13];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q$1814  = \$procmux$754_Y ;
  assign \$procmux$757_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mie_csr.rdata_q$1555  = \$procmux$756_Y ;
  assign \$procmux$759_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [12];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q$1810  = \$procmux$758_Y ;
  assign \$procmux$762_CMP  = \$746y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$747  = \$procmux$761_Y ;
  assign \$procmux$766_CMP  = \$721y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$722  = \$procmux$767_Y ;
  assign \$procmux$771_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.wfi_insn ;
  assign \$procmux$774_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$777_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$780_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$693  = \$procmux$781_Y ;
  assign \$procmux$786_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$789_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$792_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$698  = \$procmux$793_Y ;
  assign \$procmux$798_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$801_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$804_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$697  = \$procmux$805_Y ;
  assign \$procmux$810_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$813_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$816_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$696  = \$procmux$817_Y ;
  assign \$procmux$823_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$826_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$829_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$695  = \$procmux$830_Y ;
  assign \$procmux$835_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.dret_insn ;
  assign \$procmux$838_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$841_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$694  = \$procmux$842_Y ;
  assign \$procmux$849_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$852_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$703  = \$procmux$853_Y ;
  assign \$procmux$860_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$863_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$702  = \$procmux$864_Y ;
  assign \$procmux$869_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_q ;
  assign \$procmux$871_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$874_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$692  = \$procmux$875_Y ;
  assign \$procmux$881_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$884_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$705  = \$procmux$885_Y ;
  assign \$procmux$891_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$894_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$704  = \$procmux$895_Y ;
  assign \$procmux$901_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$904_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$701  = \$procmux$905_Y ;
  assign \$procmux$911_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$914_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$700  = \$procmux$915_Y ;
  assign \$procmux$921_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.mret_insn ;
  assign \$procmux$924_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$699  = \$procmux$925_Y ;
  assign \$procmux$932_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$711  = \$procmux$933_Y ;
  assign \$procmux$940_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$710  = \$procmux$941_Y ;
  assign \$procmux$948_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$709  = \$procmux$949_Y ;
  assign \$procmux$958_CMP  = \$678y ;
  assign \$procmux$962_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$684  = \$procmux$963_Y ;
  assign \$procmux$972_CMP  = \$678y ;
  assign \$procmux$976_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$683  = \$procmux$977_Y ;
  assign \$procmux$986_CMP  = \$678y ;
  assign \$procmux$990_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$682  = \$procmux$991_Y ;
  assign \$procmux$1000_CMP  = \$678y ;
  assign \$procmux$1004_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$681  = \$procmux$1005_Y ;
  assign \$procmux$1014_CMP  = \$678y ;
  assign \$procmux$1018_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$680  = \$procmux$1019_Y ;
  assign \$procmux$1028_CMP  = \$678y ;
  assign \$procmux$1032_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$679  = \$procmux$1033_Y ;
  assign \$procmux$1044_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$691  = \$procmux$1045_Y ;
  assign \$procmux$1056_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$690  = \$procmux$1057_Y ;
  assign \$procmux$1068_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$689  = \$procmux$1069_Y ;
  assign \$procmux$1083_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$688  = \$procmux$1084_Y ;
  assign \$procmux$1095_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$687  = \$procmux$1096_Y ;
  assign \$procmux$1107_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$686  = \$procmux$1108_Y ;
  assign \$procmux$1119_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$685  = \$procmux$1120_Y ;
  assign \$procmux$1125_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$672  = \$procmux$1126_Y ;
  assign \$procmux$1132_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$718  = \$procmux$1133_Y ;
  assign \$procmux$1139_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$717  = \$procmux$1140_Y ;
  assign \$procmux$1146_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$716  = \$procmux$1147_Y ;
  assign \$procmux$1153_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$715  = \$procmux$1154_Y ;
  assign \$procmux$1160_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$714  = \$procmux$1161_Y ;
  assign \$procmux$1167_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$713  = \$procmux$1168_Y ;
  assign \$procmux$1174_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$712  = \$procmux$1175_Y ;
  assign \$procmux$1181_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$708  = \$procmux$1182_Y ;
  assign \$procmux$1188_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$707  = \$procmux$1189_Y ;
  assign \$procmux$1195_CMP  = \$670y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$706  = \$procmux$1196_Y ;
  assign \$procmux$1201_CMP  = \$665y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$668  = \$procmux$1202_Y ;
  assign \$procmux$1207_CMP  = \$665y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$667  = \$procmux$1208_Y ;
  assign \$procmux$1213_CMP  = \$665y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$666  = \$procmux$1214_Y ;
  assign \$procmux$1222_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [17];
  assign \$procmux$1225_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [15];
  assign \$procmux$1228_CMP  = \$651y ;
  assign \$procmux$1231_CMP  = \$646y ;
  assign \$procmux$1233_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$652  = \$procmux$1234_Y ;
  assign \$procmux$1243_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [15];
  assign \$procmux$1246_CMP  = \$651y ;
  assign \$procmux$1249_CMP  = \$646y ;
  assign \$procmux$1251_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$653  = \$procmux$1252_Y ;
  assign \$procmux$1261_CMP  = \$651y ;
  assign \$procmux$1264_CMP  = \$646y ;
  assign \$procmux$1266_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$654  = \$procmux$1267_Y ;
  assign \$procmux$1277_CMP  = \$646y ;
  assign \$procmux$1279_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$656  = \$procmux$1280_Y ;
  assign \$procmux$1289_CMP  = \$646y ;
  assign \$procmux$1291_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$650  = \$procmux$1292_Y ;
  assign \$procmux$1301_CMP  = \$646y ;
  assign \$procmux$1303_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$657  = \$procmux$1304_Y ;
  assign \$procmux$1313_CMP  = \$646y ;
  assign \$procmux$1315_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$655  = \$procmux$1316_Y ;
  assign \$procmux$1324_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$663  = \$procmux$1325_Y ;
  assign \$procmux$1333_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$662  = \$procmux$1334_Y ;
  assign \$procmux$1342_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$661  = \$procmux$1343_Y ;
  assign \$procmux$1351_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$660  = \$procmux$1352_Y ;
  assign \$procmux$1360_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$659  = \$procmux$1361_Y ;
  assign \$procmux$1369_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$658  = \$procmux$1370_Y ;
  assign \$procmux$1378_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$procmux$1381_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$procmux$1383_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$640  = \$procmux$1384_Y ;
  assign \$procmux$1392_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$procmux$1395_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$procmux$1397_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$639  = \$procmux$1398_Y ;
  assign \$procmux$1408_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$procmux$1410_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$642  = \$procmux$1411_Y ;
  assign \$procmux$1421_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$procmux$1423_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$641  = \$procmux$1424_Y ;
  assign \$procmux$1434_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$644  = \$procmux$1435_Y ;
  assign \$procmux$1445_CMP  = \$638y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$643  = \$procmux$1446_Y ;
  assign \$procmux$1455_CMP  = \$632y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$633  = \$procmux$1456_Y ;
  assign \$procmux$1465_CMP  = \$626y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$629  = \$procmux$1466_Y ;
  assign \$procmux$1475_CMP  = \$626y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$628  = \$procmux$1476_Y ;
  assign \$procmux$1485_CMP  = \$626y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$627  = \$procmux$1486_Y ;
  assign \$procmux$1494_CMP  = \$622y ;
  assign \$procmux$1496_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$623  = \$procmux$1497_Y ;
  assign \$procmux$1506_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$625  = \$procmux$1507_Y ;
  assign \$procmux$1516_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$624  = \$procmux$1517_Y ;
  assign \$procmux$1527_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$621  = \$procmux$1528_Y ;
  assign \$procmux$1538_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$620  = \$procmux$1539_Y ;
  assign \$procmux$1549_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$619  = \$procmux$1550_Y ;
  assign \$procmux$1560_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$618  = \$procmux$1561_Y ;
  assign \$procmux$1570_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_in_ready_o ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$617  = \$procmux$1571_Y ;
  assign \$procmux$1582_CMP  = \$614y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$616  = \$procmux$1583_Y ;
  assign \$procmux$1594_CMP  = \$614y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$615  = \$procmux$1595_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns$728  = \$procmux$1599_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_tbranch_o$745  = \$procmux$1621_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.perf_jump_o$744  = \$procmux$1629_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_mtval_o$743  = \$procmux$1633_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_cause_o$742  = \$procmux$1639_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_dret_id_o$741  = \$procmux$1648_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_restore_mret_id_o$740  = \$procmux$1652_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_id_o$739  = \$procmux$1656_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.csr_save_if_o$738  = \$procmux$1663_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_entering_o$737  = \$procmux$1670_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_csr_save_o$736  = \$procmux$1676_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_cause_o$735  = \$procmux$1681_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_pc_mux_o$734  = \$procmux$1687_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o$733  = \$procmux$1695_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o$732  = \$procmux$1706_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o$731  = \$procmux$1718_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o$730  = \$procmux$1733_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_busy_o$729  = \$procmux$1743_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id$727  = \$procmux$1748_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id$726  = \$procmux$1762_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if$725  = \$procmux$1766_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d$724  = \$procmux$1777_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d$723  = \$procmux$1784_Y ;
  assign \$procmux$1789_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q$1550  = \$procmux$1788_Y ;
  assign \$procmux$1792_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [0];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$601  = \$procmux$1791_Y ;
  assign \$procmux$1795_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [1];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$600  = \$procmux$1794_Y ;
  assign \$procmux$1798_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [2];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$599  = \$procmux$1797_Y ;
  assign \$procmux$1801_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [3];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$598  = \$procmux$1800_Y ;
  assign \$procmux$1804_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [4];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$597  = \$procmux$1803_Y ;
  assign \$procmux$1807_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [5];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$596  = \$procmux$1806_Y ;
  assign \$procmux$1810_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [6];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$595  = \$procmux$1809_Y ;
  assign \$procmux$1813_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [7];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$594  = \$procmux$1812_Y ;
  assign \$procmux$1816_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [8];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$593  = \$procmux$1815_Y ;
  assign \$procmux$1819_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [9];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$592  = \$procmux$1818_Y ;
  assign \$procmux$1822_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [10];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$591  = \$procmux$1821_Y ;
  assign \$procmux$1825_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [11];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$590  = \$procmux$1824_Y ;
  assign \$procmux$1828_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [12];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$589  = \$procmux$1827_Y ;
  assign \$procmux$1831_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [13];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$588  = \$procmux$1830_Y ;
  assign \$procmux$1833_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.irqs_i [14];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.mfip_id$587  = \$procmux$1832_Y ;
  assign \$procmux$1835_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [11];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q$1806  = \$procmux$1834_Y ;
  assign \$procmux$1837_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  assign \$procmux$1840_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  assign \$procmux$1843_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1846_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1849_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1852_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$540  = \$procmux$1851_Y ;
  assign \$procmux$1856_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  assign \$procmux$1859_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1862_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1865_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1868_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$542  = \$procmux$1867_Y ;
  assign \$procmux$1871_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  assign \$procmux$1874_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1877_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1880_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1883_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$541  = \$procmux$1882_Y ;
  assign \$procmux$1887_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1890_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1893_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1896_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$545  = \$procmux$1895_Y ;
  assign \$procmux$1900_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1903_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1906_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1909_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$544  = \$procmux$1908_Y ;
  assign \$procmux$1912_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn ;
  assign \$procmux$1915_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1918_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1921_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$543  = \$procmux$1920_Y ;
  assign \$procmux$1925_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1928_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1931_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$549  = \$procmux$1930_Y ;
  assign \$procmux$1935_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1938_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1941_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$548  = \$procmux$1940_Y ;
  assign \$procmux$1945_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1948_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1951_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$547  = \$procmux$1950_Y ;
  assign \$procmux$1954_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn ;
  assign \$procmux$1957_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1960_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$546  = \$procmux$1959_Y ;
  assign \$procmux$1964_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1967_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$554  = \$procmux$1966_Y ;
  assign \$procmux$1971_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1974_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$553  = \$procmux$1973_Y ;
  assign \$procmux$1978_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1981_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$552  = \$procmux$1980_Y ;
  assign \$procmux$1985_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1988_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$551  = \$procmux$1987_Y ;
  assign \$procmux$1991_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$1994_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$550  = \$procmux$1993_Y ;
  assign \$procmux$1998_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio$560  = \$procmux$1997_Y ;
  assign \$procmux$2002_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio$559  = \$procmux$2001_Y ;
  assign \$procmux$2006_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio$558  = \$procmux$2005_Y ;
  assign \$procmux$2010_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.ecall_insn_prio$557  = \$procmux$2009_Y ;
  assign \$procmux$2014_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio$556  = \$procmux$2013_Y ;
  assign \$procmux$2017_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio$555  = \$procmux$2016_Y ;
  assign \$procmux$2019_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.wr_en_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q$1545  = \$procmux$2018_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int$1532  = \$procmux$2020_Y ;
  assign \$procmux$2028_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [14];
  assign \$procmux$2031_CMP  = \$474y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$475  = \$procmux$2032_Y ;
  assign \$procmux$2038_CMP  = \$474y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$477  = \$procmux$2039_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$478  = \$procmux$2044_Y ;
  assign \$procmux$2050_CMP  = \$474y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$476  = \$procmux$2051_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$469  = \$procmux$2058_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$468  = \$procmux$2065_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$467  = \$procmux$2072_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$466  = \$procmux$2079_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$473  = \$procmux$2086_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$472  = \$procmux$2094_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$471  = \$procmux$2102_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$470  = \$procmux$2109_Y ;
  assign \$procmux$2122_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$462  = \$procmux$2123_Y ;
  assign \$procmux$2140_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$461  = \$procmux$2141_Y ;
  assign \$procmux$2167_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$460  = \$procmux$2168_Y ;
  assign \$procmux$2176_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$465  = \$procmux$2177_Y ;
  assign \$procmux$2185_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$464  = \$procmux$2186_Y ;
  assign \$procmux$2194_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_alu [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$463  = \$procmux$2195_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$458  = \$procmux$2204_Y ;
  assign \$procmux$2211_CMP  = \$455y ;
  assign \$procmux$2214_CMP  = \$454y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$456  = \$procmux$2217_Y ;
  assign \$procmux$2226_CMP  = \$454y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$457  = \$procmux$2229_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$453  = \$procmux$2238_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$459  = \$procmux$2254_Y ;
  assign \$procmux$2265_CMP  = \$450y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$452  = \$procmux$2266_Y ;
  assign \$procmux$2277_CMP  = \$450y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$451  = \$procmux$2278_Y ;
  assign \$procmux$2291_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$445  = \$procmux$2292_Y ;
  assign \$procmux$2305_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$444  = \$procmux$2306_Y ;
  assign \$procmux$2319_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$443  = \$procmux$2320_Y ;
  assign \$procmux$2333_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$442  = \$procmux$2334_Y ;
  assign \$procmux$2347_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$449  = \$procmux$2348_Y ;
  assign \$procmux$2361_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$448  = \$procmux$2362_Y ;
  assign \$procmux$2376_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$447  = \$procmux$2377_Y ;
  assign \$procmux$2391_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$446  = \$procmux$2392_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$440  = \$procmux$2411_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$439  = \$procmux$2425_Y ;
  assign \$procmux$2439_CMP  = \$435y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$438  = \$procmux$2440_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$437  = \$procmux$2454_Y ;
  assign \$procmux$2468_CMP  = \$435y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$436  = \$procmux$2469_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$434  = \$procmux$2484_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$433  = \$procmux$2499_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$432  = \$procmux$2514_Y ;
  assign \$procmux$2529_CMP  = \$430y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$431  = \$procmux$2530_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.div_sel_o$485  = \$procmux$2536_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mult_sel_o$484  = \$procmux$2542_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_b_mux_sel_o$483  = \$procmux$2546_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_op_a_mux_sel_o$482  = \$procmux$2563_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.alu_operator_o$481  = \$procmux$2584_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o$480  = \$procmux$2604_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_a_mux_sel_o$479  = \$procmux$2619_Y ;
  assign \$procmux$2623_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$428  = \$procmux$2622_Y ;
  assign \$procmux$2626_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$427  = \$procmux$2625_Y ;
  assign \$procmux$2629_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$426  = \$procmux$2628_Y ;
  assign \$procmux$2632_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$425  = \$procmux$2631_Y ;
  assign \$procmux$2635_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$424  = \$procmux$2634_Y ;
  assign \$procmux$2638_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$423  = \$procmux$2637_Y ;
  assign \$procmux$2641_CMP  = \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421 ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$422  = \$procmux$2640_Y ;
  assign \$procmux$2644_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$421  = \$procmux$2643_Y ;
  assign \$procmux$2654_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$385  = \$procmux$2655_Y ;
  assign \$procmux$2666_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$384  = \$procmux$2667_Y ;
  assign \$procmux$2671_CMP  = \$382y ;
  assign \$procmux$2674_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$383  = \$procmux$2675_Y ;
  assign \$procmux$2682_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$386  = \$procmux$2683_Y ;
  assign \$procmux$2689_CMP  = \$380y ;
  assign \$procmux$2691_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$381  = \$procmux$2692_Y ;
  assign \$procmux$2700_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$377  = \$procmux$2701_Y ;
  assign \$procmux$2713_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$376  = \$procmux$2714_Y ;
  assign \$procmux$2723_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$375  = \$procmux$2724_Y ;
  assign \$procmux$2734_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$374  = \$procmux$2735_Y ;
  assign \$procmux$2746_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$373  = \$procmux$2747_Y ;
  assign \$procmux$2759_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$372  = \$procmux$2760_Y ;
  assign \$procmux$2766_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$397  = \$procmux$2767_Y ;
  assign \$procmux$2773_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$396  = \$procmux$2774_Y ;
  assign \$procmux$2780_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$395  = \$procmux$2781_Y ;
  assign \$procmux$2787_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$394  = \$procmux$2788_Y ;
  assign \$procmux$2794_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$393  = \$procmux$2795_Y ;
  assign \$procmux$2801_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$392  = \$procmux$2802_Y ;
  assign \$procmux$2808_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$391  = \$procmux$2809_Y ;
  assign \$procmux$2815_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$390  = \$procmux$2816_Y ;
  assign \$procmux$2822_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$389  = \$procmux$2823_Y ;
  assign \$procmux$2829_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$388  = \$procmux$2830_Y ;
  assign \$procmux$2836_CMP  = \$371y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$387  = \$procmux$2837_Y ;
  assign \$procmux$2843_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$365  = \$procmux$2846_Y ;
  assign \$procmux$2852_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$364  = \$procmux$2855_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$370  = \$procmux$2863_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$369  = \$procmux$2871_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$368  = \$procmux$2879_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$367  = \$procmux$2887_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$366  = \$procmux$2895_Y ;
  assign \$procmux$2913_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$358  = \$procmux$2914_Y ;
  assign \$procmux$2928_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$360  = \$procmux$2929_Y ;
  assign \$procmux$2945_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$359  = \$procmux$2946_Y ;
  assign \$procmux$2954_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$361  = \$procmux$2955_Y ;
  assign \$procmux$2963_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$363  = \$procmux$2964_Y ;
  assign \$procmux$2972_CMP  = \$357y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$362  = \$procmux$2973_Y ;
  assign \$procmux$2986_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$353  = \$procmux$2989_Y ;
  assign \$procmux$3003_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$352  = \$procmux$3006_Y ;
  assign \$procmux$3019_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$350  = \$procmux$3022_Y ;
  assign \$procmux$3035_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$349  = \$procmux$3038_Y ;
  assign \$procmux$3053_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$354  = \$procmux$3056_Y ;
  assign \$procmux$3065_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [26];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$355  = \$procmux$3068_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$345  = \$procmux$3083_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$344  = \$procmux$3098_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$346  = \$procmux$3114_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$356  = \$procmux$3126_Y ;
  assign \$procmux$3137_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$338  = \$procmux$3140_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$340  = \$procmux$3155_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$339  = \$procmux$3170_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$336  = \$procmux$3186_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$335  = \$procmux$3202_Y ;
  assign \$procmux$3213_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr [14];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$334  = \$procmux$3214_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$333  = \$procmux$3228_Y ;
  assign \$procmux$3242_CMP  = \$331y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$332  = \$procmux$3243_Y ;
  assign \$procmux$3257_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$329  = \$procmux$3258_Y ;
  assign \$procmux$3272_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$330  = \$procmux$3273_Y ;
  assign \$procmux$3288_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$327  = \$procmux$3289_Y ;
  assign \$procmux$3304_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_first_cycle_i ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$328  = \$procmux$3305_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.branch_in_dec_o$420  = \$procmux$3317_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o$419  = \$procmux$3322_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_sign_extension_o$418  = \$procmux$3336_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o$417  = \$procmux$3346_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_we_o$416  = \$procmux$3359_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o$415  = \$procmux$3369_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_access_o$414  = \$procmux$3375_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_signed_mode_o$413  = \$procmux$3381_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.multdiv_operator_o$412  = \$procmux$3387_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_b_o$411  = \$procmux$3393_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_ren_a_o$410  = \$procmux$3401_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_wdata_sel_o$409  = \$procmux$3417_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.icache_inval_o$408  = \$procmux$3422_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o$407  = \$procmux$3427_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.wfi_insn_o$406  = \$procmux$3435_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ecall_insn_o$405  = \$procmux$3439_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.dret_insn_o$404  = \$procmux$3443_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.mret_insn_o$403  = \$procmux$3447_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.ebrk_insn_o$402  = \$procmux$3451_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op$401  = \$procmux$3455_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we$400  = \$procmux$3459_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_illegal$399  = \$procmux$3475_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn$398  = \$procmux$3479_Y ;
  assign \$procmux$3499_CMP  = \$324y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.decoder_i.csr_op_o$325  = \$procmux$3498_Y ;
  assign \$procmux$3501_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_sel ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.rf_wdata_id_o$315  = \$procmux$3500_Y ;
  assign \$procmux$3504_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i [1];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[33:0]$310  = \$procmux$3503_Y ;
  assign \$procmux$3506_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imd_val_we_ex_i [0];
  assign \$u_ibex_top.u_ibex_core.id_stage_i.imd_val_q[67:34]$306  = \$procmux$3505_Y ;
  assign \$procmux$3508_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [10];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q$1802  = \$procmux$3507_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.imm_b$299  = \$procmux$3511_Y ;
  assign \$u_ibex_top.u_ibex_core.id_stage_i.alu_operand_a$296  = \$procmux$3518_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1522 [1] = \$procmux$3528_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1522 [0] = \$procmux$3533_Y ;
  assign \$procmux$3541_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1504  = \$procmux$3542_Y ;
  assign \$procmux$3548_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1502  = \$procmux$3549_Y ;
  assign \$procmux$3555_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1501  = \$procmux$3556_Y ;
  assign \$procmux$3562_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1500  = \$procmux$3563_Y ;
  assign \$procmux$3567_CMP  = \$1498y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[1]$1499  = \$procmux$3568_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:1]$1518 [0] = \$procmux$3573_Y ;
  assign \$procmux$3578_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[4:2]$1503  = \$procmux$3579_Y ;
  assign \$procmux$3585_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [6];
  assign \$procmux$3587_CMP  = \$1463y ;
  assign \$procmux$3589_CMP  = \$1461y ;
  assign \$procmux$3592_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7]$1464  = \$procmux$3593_Y ;
  assign \$procmux$3600_CMP  = \$1463y ;
  assign \$procmux$3602_CMP  = \$1461y ;
  assign \$procmux$3605_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1468  = \$procmux$3606_Y ;
  assign \$procmux$3613_CMP  = \$1463y ;
  assign \$procmux$3615_CMP  = \$1461y ;
  assign \$procmux$3618_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1467  = \$procmux$3619_Y ;
  assign \$procmux$3626_CMP  = \$1463y ;
  assign \$procmux$3628_CMP  = \$1461y ;
  assign \$procmux$3631_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1466  = \$procmux$3632_Y ;
  assign \$procmux$3639_CMP  = \$1461y ;
  assign \$procmux$3642_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1480  = \$procmux$3643_Y ;
  assign \$procmux$3650_CMP  = \$1461y ;
  assign \$procmux$3653_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1479  = \$procmux$3654_Y ;
  assign \$procmux$3661_CMP  = \$1461y ;
  assign \$procmux$3664_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1478  = \$procmux$3665_Y ;
  assign \$procmux$3672_CMP  = \$1461y ;
  assign \$procmux$3675_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1477  = \$procmux$3676_Y ;
  assign \$procmux$3683_CMP  = \$1461y ;
  assign \$procmux$3686_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1476  = \$procmux$3687_Y ;
  assign \$procmux$3694_CMP  = \$1461y ;
  assign \$procmux$3697_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1475  = \$procmux$3698_Y ;
  assign \$procmux$3705_CMP  = \$1461y ;
  assign \$procmux$3708_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1474  = \$procmux$3709_Y ;
  assign \$procmux$3716_CMP  = \$1461y ;
  assign \$procmux$3719_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1473  = \$procmux$3720_Y ;
  assign \$procmux$3727_CMP  = \$1461y ;
  assign \$procmux$3730_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1472  = \$procmux$3731_Y ;
  assign \$procmux$3738_CMP  = \$1461y ;
  assign \$procmux$3741_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1471  = \$procmux$3742_Y ;
  assign \$procmux$3749_CMP  = \$1461y ;
  assign \$procmux$3752_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1470  = \$procmux$3753_Y ;
  assign \$procmux$3760_CMP  = \$1461y ;
  assign \$procmux$3763_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1469  = \$procmux$3764_Y ;
  assign \$procmux$3773_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1497  = \$procmux$3774_Y ;
  assign \$procmux$3783_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d[7:6]$1496  = \$procmux$3784_Y ;
  assign \$procmux$3792_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1495  = \$procmux$3793_Y ;
  assign \$procmux$3801_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1494  = \$procmux$3802_Y ;
  assign \$procmux$3811_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1493  = \$procmux$3812_Y ;
  assign \$procmux$3821_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:2]$1492  = \$procmux$3822_Y ;
  assign \$procmux$3831_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1491  = \$procmux$3832_Y ;
  assign \$procmux$3841_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1490  = \$procmux$3842_Y ;
  assign \$procmux$3850_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1489  = \$procmux$3851_Y ;
  assign \$procmux$3859_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1488  = \$procmux$3860_Y ;
  assign \$procmux$3868_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1487  = \$procmux$3869_Y ;
  assign \$procmux$3878_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1486  = \$procmux$3879_Y ;
  assign \$procmux$3888_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1485  = \$procmux$3889_Y ;
  assign \$procmux$3898_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1484  = \$procmux$3899_Y ;
  assign \$procmux$3908_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1483  = \$procmux$3909_Y ;
  assign \$procmux$3918_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1482  = \$procmux$3919_Y ;
  assign \$procmux$3928_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1481  = \$procmux$3929_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1460  = \$procmux$3938_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1523  = \$procmux$3945_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[5:1]$1518 [4:1] = \$procmux$3950_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[8:6]$1521  = \$procmux$3959_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1520  = \$procmux$3966_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_d$1519  = \$procmux$3971_Y ;
  assign \$procmux$3979_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_q [6];
  assign \$procmux$3981_CMP  = \$1463y ;
  assign \$procmux$3983_CMP  = \$1461y ;
  assign \$procmux$3986_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o$1465  = \$procmux$3987_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d$1517  = \$procmux$3992_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1516  = \$procmux$4000_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstack_en$1515  = \$procmux$4009_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1514  = \$procmux$4016_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_d$1513  = \$procmux$4023_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1512  = \$procmux$4030_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1511  = \$procmux$4037_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_d$1510  = \$procmux$4044_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1509  = \$procmux$4049_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1508  = \$procmux$4056_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_d$1507  = \$procmux$4063_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1506  = \$procmux$4070_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.exception_pc$1505  = \$procmux$4079_Y ;
  assign \$procmux$4090_CMP  = \$1408y ;
  assign \$procmux$4094_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d[1:0]$1409  = \$procmux$4093_Y ;
  assign \$procmux$4111_CMP  = \$1404y ;
  assign \$procmux$4115_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d[3:2]$1405  = \$procmux$4114_Y ;
  assign \$procmux$4120_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1441  = \$procmux$4119_Y ;
  assign \$procmux$4133_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1440  = \$procmux$4132_Y ;
  assign \$procmux$4153_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1439  = \$procmux$4152_Y ;
  assign \$procmux$4158_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1438  = \$procmux$4157_Y ;
  assign \$procmux$4164_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1437  = \$procmux$4163_Y ;
  assign \$procmux$4171_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1436  = \$procmux$4170_Y ;
  assign \$procmux$4179_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1435  = \$procmux$4178_Y ;
  assign \$procmux$4188_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1434  = \$procmux$4187_Y ;
  assign \$procmux$4198_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1433  = \$procmux$4197_Y ;
  assign \$procmux$4209_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1432  = \$procmux$4208_Y ;
  assign \$procmux$4222_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1431  = \$procmux$4221_Y ;
  assign \$procmux$4235_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1430  = \$procmux$4234_Y ;
  assign \$procmux$4249_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1429  = \$procmux$4248_Y ;
  assign \$procmux$4264_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1428  = \$procmux$4263_Y ;
  assign \$procmux$4280_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1427  = \$procmux$4279_Y ;
  assign \$procmux$4297_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1426  = \$procmux$4296_Y ;
  assign \$procmux$4315_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1425  = \$procmux$4314_Y ;
  assign \$procmux$4335_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1424  = \$procmux$4334_Y ;
  assign \$procmux$4338_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_d$1459  = \$procmux$4337_Y ;
  assign \$procmux$4341_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d$1458  = \$procmux$4340_Y ;
  assign \$procmux$4344_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d$1457  = \$procmux$4343_Y ;
  assign \$procmux$4347_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.cpuctrlsts_part_we$1456  = \$procmux$4346_Y ;
  assign \$procmux$4350_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we$1455  = \$procmux$4349_Y ;
  assign \$procmux$4353_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we$1454  = \$procmux$4352_Y ;
  assign \$procmux$4356_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we$1453  = \$procmux$4355_Y ;
  assign \$procmux$4359_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en$1452  = \$procmux$4358_Y ;
  assign \$procmux$4362_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en$1451  = \$procmux$4361_Y ;
  assign \$procmux$4365_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.depc_en$1450  = \$procmux$4364_Y ;
  assign \$procmux$4368_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en$1449  = \$procmux$4367_Y ;
  assign \$procmux$4371_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en$1448  = \$procmux$4370_Y ;
  assign \$procmux$4374_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mtval_en$1447  = \$procmux$4373_Y ;
  assign \$procmux$4377_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mcause_en$1446  = \$procmux$4376_Y ;
  assign \$procmux$4380_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mepc_en$1445  = \$procmux$4379_Y ;
  assign \$procmux$4383_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en$1444  = \$procmux$4382_Y ;
  assign \$procmux$4386_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mie_en$1443  = \$procmux$4385_Y ;
  assign \$procmux$4389_CMP  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en$1442  = \$procmux$4388_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1397  = \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1396 ;
  assign \$procmux$4393_CMP  = \$1395y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1396  = \$procmux$4392_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1356  = \$procmux$4433_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1355  = \$procmux$4474_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr$1374  = \$procmux$4477_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr$1373  = \$procmux$4541_Y ;
  assign \$u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int$1372  = \$procmux$4548_Y ;
  assign \$procmux$4569_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [9];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q$1798  = \$procmux$4568_Y ;
  assign \$procmux$4571_CMP  = \$1339y ;
  assign \$u_ibex_top.u_ibex_core.pc_at_fetch_disable$1340  = \$procmux$4570_Y ;
  assign \$procmux$4573_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [8];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q$1794  = \$procmux$4572_Y ;
  assign \$procmux$4575_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.pc_id_o$268  = \$procmux$4574_Y ;
  assign \$procmux$4577_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.illegal_c_insn_id_o$267  = \$procmux$4576_Y ;
  assign \$procmux$4579_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_plus2_o$266  = \$procmux$4578_Y ;
  assign \$procmux$4581_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_fetch_err_o$265  = \$procmux$4580_Y ;
  assign \$procmux$4583_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_is_compressed_id_o$264  = \$procmux$4582_Y ;
  assign \$procmux$4585_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_c_id_o$263  = \$procmux$4584_Y ;
  assign \$procmux$4587_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_alu_id_o$262  = \$procmux$4586_Y ;
  assign \$procmux$4589_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.instr_rdata_id_o$261  = \$procmux$4588_Y ;
  assign \$procmux$4591_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [7];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q$1790  = \$procmux$4590_Y ;
  assign \$procmux$4593_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [6];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q$1786  = \$procmux$4592_Y ;
  assign \$procmux$4595_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [5];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q$1782  = \$procmux$4594_Y ;
  assign \$procmux$4597_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [4];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q$1778  = \$procmux$4596_Y ;
  assign \$procmux$4599_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [3];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q$1774  = \$procmux$4598_Y ;
  assign \$procmux$4601_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [2];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q$1770  = \$procmux$4600_Y ;
  assign \$procmux$4603_CMP  = \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [1];
  assign \$u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q$1766  = \$procmux$4602_Y ;
  assign \$procmux$4605_CMP  = \u_ibex_top.data_rvalid_i ;
  assign \$u_ibex_top.pending_dside_accesses_shifted[3:2]$1956  = \$procmux$4604_Y ;
  assign \$procmux$4607_CMP  = \u_ibex_top.data_rvalid_i ;
  assign \$u_ibex_top.pending_dside_accesses_shifted[3:2]$1957  = \$procmux$4606_Y ;
  assign \$procmux$4613_CMP  = \$231y ;
  assign \$procmux$4616_CMP  = \$230y ;
  assign \$procmux$4619_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$232  = \$procmux$4622_Y ;
  assign \$procmux$4630_CMP  = \$230y ;
  assign \$procmux$4633_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$233  = \$procmux$4636_Y ;
  assign \$procmux$4645_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$234  = \$procmux$4648_Y ;
  assign \$procmux$4655_CMP  = \$226y ;
  assign \$procmux$4658_CMP  = \$225y ;
  assign \$procmux$4660_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$227  = \$procmux$4663_Y ;
  assign \$procmux$4672_CMP  = \$225y ;
  assign \$procmux$4674_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$228  = \$procmux$4677_Y ;
  assign \$procmux$4686_CMP  = \$225y ;
  assign \$procmux$4688_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$229  = \$procmux$4691_Y ;
  assign \$procmux$4699_CMP  = \$224y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$235  = \$procmux$4702_Y ;
  assign \$procmux$4709_CMP  = \$222y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$223  = \$procmux$4712_Y ;
  assign \$procmux$4720_CMP  = \$220y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$221  = \$procmux$4723_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$237  = \$procmux$4734_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$236  = \$procmux$4746_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$215  = \$procmux$4757_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$214  = \$procmux$4772_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$216  = \$procmux$4785_Y ;
  assign \$procmux$4793_CMP  = \$212y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$213  = \$procmux$4798_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$217  = \$procmux$4810_Y ;
  assign \$procmux$4818_CMP  = \$210y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$211  = \$procmux$4821_Y ;
  assign \$procmux$4828_CMP  = \$208y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$209  = \$procmux$4831_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$218  = \$procmux$4844_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$219  = \$procmux$4854_Y ;
  assign \$procmux$4863_CMP  = \$203y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$204  = \$procmux$4866_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$206  = \$procmux$4875_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$205  = \$procmux$4886_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.illegal_instr_o$239  = \$procmux$4890_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o$238  = \$procmux$4898_Y ;
  assign \$procmux$4905_CMP  = \u_ibex_top.data_rvalid_i ;
  assign \$u_ibex_top.pending_dside_accesses_shifted[1:0]$1968  = \$procmux$4904_Y ;
  assign \$procmux$4907_CMP  = \u_ibex_top.data_rvalid_i ;
  assign \$u_ibex_top.pending_dside_accesses_shifted[1:0]$1969  = \$procmux$4906_Y ;
  assign \$procmux$4909_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q$164  = \$procmux$4908_Y ;
  assign \$procmux$4911_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q$155  = \$procmux$4910_Y ;
  assign \$procmux$4913_CMP  = \$1974y ;
  assign \$u_ibex_top.pending_dside_accesses_d[1:0]$1976  = \$procmux$4912_Y ;
  assign \$procmux$4915_CMP  = \$1961y ;
  assign \$u_ibex_top.pending_dside_accesses_d[3:2]$1963  = \$procmux$4914_Y ;
  assign \$procmux$4917_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[2]$138  = \$procmux$4916_Y ;
  assign \$procmux$4919_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[95:64]$137  = \$procmux$4918_Y ;
  assign \$procmux$4921_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[1]$135  = \$procmux$4920_Y ;
  assign \$procmux$4923_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[63:32]$134  = \$procmux$4922_Y ;
  assign \$procmux$4925_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q[0]$132  = \$procmux$4924_Y ;
  assign \$procmux$4927_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[31:0]$131  = \$procmux$4926_Y ;
  assign \$procmux$4930_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1230  = \$procmux$4931_Y ;
  assign \$procmux$4935_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1229  = \$procmux$4936_Y ;
  assign \$procmux$4940_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1228  = \$procmux$4941_Y ;
  assign \$procmux$4945_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1227  = \$procmux$4946_Y ;
  assign \$procmux$4950_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1226  = \$procmux$4951_Y ;
  assign \$procmux$4956_CMP  = \$1218y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1223  = \$procmux$4957_Y ;
  assign \$procmux$4962_CMP  = \$1218y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1222  = \$procmux$4963_Y ;
  assign \$procmux$4968_CMP  = \$1218y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1221  = \$procmux$4969_Y ;
  assign \$procmux$4974_CMP  = \$1218y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1220  = \$procmux$4975_Y ;
  assign \$procmux$4981_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$4984_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1211  = \$procmux$4985_Y ;
  assign \$procmux$4991_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$4994_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1210  = \$procmux$4995_Y ;
  assign \$procmux$5003_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1217  = \$procmux$5004_Y ;
  assign \$procmux$5012_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1214  = \$procmux$5013_Y ;
  assign \$procmux$5020_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1216  = \$procmux$5021_Y ;
  assign \$procmux$5028_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1215  = \$procmux$5029_Y ;
  assign \$procmux$5036_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1213  = \$procmux$5037_Y ;
  assign \$procmux$5044_CMP  = \$1202y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1212  = \$procmux$5045_Y ;
  assign \$procmux$5052_CMP  = \$1197y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1201  = \$procmux$5053_Y ;
  assign \$procmux$5060_CMP  = \$1197y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1200  = \$procmux$5061_Y ;
  assign \$procmux$5068_CMP  = \$1197y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1199  = \$procmux$5069_Y ;
  assign \$procmux$5076_CMP  = \$1197y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1198  = \$procmux$5077_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1237  = \$procmux$5081_Y ;
  assign \$procmux$5098_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$5100_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1187  = \$procmux$5101_Y ;
  assign \$procmux$5110_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$5112_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1186  = \$procmux$5113_Y ;
  assign \$procmux$5122_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$5124_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1185  = \$procmux$5125_Y ;
  assign \$procmux$5134_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_gnt_i ;
  assign \$procmux$5136_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1184  = \$procmux$5137_Y ;
  assign \$procmux$5146_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1196  = \$procmux$5147_Y ;
  assign \$procmux$5156_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1195  = \$procmux$5157_Y ;
  assign \$procmux$5166_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1194  = \$procmux$5167_Y ;
  assign \$procmux$5176_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns$1193  = \$procmux$5177_Y ;
  assign \$procmux$5186_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1192  = \$procmux$5187_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1191  = \$procmux$5196_Y ;
  assign \$procmux$5205_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1190  = \$procmux$5206_Y ;
  assign \$procmux$5215_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1189  = \$procmux$5216_Y ;
  assign \$procmux$5225_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_req_i ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1188  = \$procmux$5226_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_store_o$1241  = \$procmux$5234_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.perf_load_o$1240  = \$procmux$5242_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_incr_req_o$1239  = \$procmux$5246_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o$1238  = \$procmux$5255_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d$1236  = \$procmux$5265_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.pmp_err_d$1235  = \$procmux$5273_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d$1234  = \$procmux$5282_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_update$1233  = \$procmux$5292_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update$1232  = \$procmux$5299_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.addr_update$1231  = \$procmux$5307_Y ;
  assign \$procmux$5318_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q$87  = \$procmux$5317_Y ;
  assign \$procmux$5322_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_plus2_o$79  = \$procmux$5321_Y ;
  assign \$procmux$5326_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_err_o$78  = \$procmux$5325_Y ;
  assign \$procmux$5330_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_rdata_o$77  = \$procmux$5329_Y ;
  assign \$procmux$5334_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$76  = \$procmux$5333_Y ;
  assign \$procmux$5338_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ;
  assign \$procmux$5340_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_addr_o [1];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_valid_o$75  = \$procmux$5339_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext$1172  = \$procmux$5341_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n$31  = \$procmux$5347_Y ;
  assign \$u_ibex_top.u_ibex_core.if_stage_i.exc_pc$29  = \$procmux$5352_Y ;
  assign \$procmux$5358_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.exc_cause [6];
  assign \$u_ibex_top.u_ibex_core.if_stage_i.irq_vec$28  = \$procmux$5357_Y ;
  assign \$procmux$5360_CMP  = \$9y ;
  assign \$u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch$11  = \$procmux$5359_Y ;
  assign \$procmux$5362_CMP  = \$9y ;
  assign \$13  = \$procmux$5361_Y ;
  assign \$procmux$5364_CMP  = \$9y ;
  assign \$12  = \$procmux$5363_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1169  = \$procmux$5367_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1167  = \$procmux$5372_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1165  = \$procmux$5378_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1170  = \$procmux$5381_Y ;
  assign \$u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext$1163  = \$procmux$5394_Y ;
  assign \$2y  = rst_ni;
  assign \$procmux$1002_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1093_CMP  = \$procmux$2005_Y ;
  assign \$575y  = irq_nm_i;
  assign \$procmux$674_CMP  = \$procmux$2625_Y ;
  assign \$190y  = \$procmux$1706_Y ;
  assign \$36y  = \$procmux$1706_Y ;
  assign \$301y  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel ;
  assign \$441y  = 3'h2;
  assign \$435y  = \$875y ;
  assign \$430y  = \$875y ;
  assign \$944y  = \$auto$rtlil.cc:2957:Not$5397 ;
  assign \$317y  = 1'h0;
  assign \$318y  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.instr_rs1 ;
  assign \$procmux$395_CMP  = \$procmux$407_Y ;
  assign \$procmux$396_CMP  = \$935y ;
  assign \$procmux$402_CMP  = \$935y ;
  assign \$procmux$988_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1075_CMP  = \$procmux$1997_Y ;
  assign \$procmux$1076_CMP  = \$procmux$2001_Y ;
  assign \$procmux$1078_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1079_CMP  = \$procmux$2009_Y ;
  assign \$procmux$1080_CMP  = \$procmux$2013_Y ;
  assign \$procmux$1081_CMP  = \$procmux$2016_Y ;
  assign \$22y  = 1'h0;
  assign \$34y  = instr_err_i;
  assign \$35y  = 1'h0;
  assign \$38y  = 1'h1;
  assign \$39y  = \$procmux$5333_Y ;
  assign \$269y  = 1'h1;
  assign \$864y  = \$880y ;
  assign \$1115y  = 1'h0;
  assign \$1116y  = 1'h1;
  assign \$840y  = \$876y ;
  assign \$procmux$581_CMP  = \$788y ;
  assign \$procmux$665_CMP  = \$788y ;
  assign \$procmux$643_CMP  = \$procmux$2625_Y ;
  assign \$826y  = \$procmux$383_Y ;
  assign \$procmux$653_CMP  = \$procmux$2622_Y ;
  assign \$748y  = \$868y ;
  assign \$procmux$1030_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1117_CMP  = \$procmux$2005_Y ;
  assign \$495y  = \u_ibex_top.u_ibex_core.id_stage_i.csr_op_en_o ;
  assign \$488y  = \$procmux$2643_Y ;
  assign \$537y  = 1'h0;
  assign \$538y  = \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_q ;
  assign \$569y  = 1'h0;
  assign \$570y  = \$567y ;
  assign \$270y  = \$753y ;
  assign \$129y  = rst_ni;
  assign \$189y  = rst_ni;
  assign \$193y  = 1'h0;
  assign \$194y  = 1'h0;
  assign \$195y  = \$procmux$5325_Y ;
  assign \$198y  = 1'h0;
  assign \$199y  = \$procmux$5321_Y ;
  assign \$200y  = 1'h1;
  assign \$201y  = \$procmux$5321_Y ;
  assign \$212y  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12];
  assign \$220y  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12];
  assign \$259y  = rst_ni;
  assign \$305y  = rst_ni;
  assign \$309y  = rst_ni;
  assign \$489y  = 1'h1;
  assign \$490y  = \$procmux$2640_Y ;
  assign \$procmux$568_CMP  = \$788y ;
  assign \$procmux$634_CMP  = \$788y ;
  assign \$1267y  = 1'h0;
  assign \$1269y  = 1'h0;
  assign \$1270y  = 1'h0;
  assign \$1271y  = 1'h0;
  assign \$513y  = 1'h0;
  assign \$530y  = 1'h1;
  assign \$531y  = \$528y ;
  assign \$606y  = \$605y ;
  assign \$609y  = rst_ni;
  assign \$622y  = 1'h1;
  assign \$649y  = 1'h0;
  assign \$759y  = rst_ni;
  assign \$procmux$1016_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1105_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1493_Y  = 4'h6;
  assign \$797y  = rst_ni;
  assign \$804y  = rst_ni;
  assign \$813y  = rst_ni;
  assign \$823y  = \$procmux$383_Y ;
  assign \$1099y  = 1'h0;
  assign \$procmux$220_Y  = 1'h0;
  assign \$1003y  = 1'h1;
  assign \$1004y  = \$792y ;
  assign \$1035y  = 1'h0;
  assign \$1030y  = 1'h0;
  assign \$procmux$299_Y  = \$1030y ;
  assign \$procmux$368_Y  = \$u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left$973 ;
  assign \$982y  = \$981y ;
  assign \$966y  = 1'h0;
  assign \$967y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i [4:0];
  assign \$968y  = 1'h0;
  assign \$969y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl [4:0];
  assign \$procmux$380_Y  = \$970y ;
  assign \$987y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i ;
  assign \$procmux$362_CMP  = \$996y ;
  assign \$procmux$363_CMP  = \$993y ;
  assign \$963y  = 1'h0;
  assign \$1007y  = rst_ni;
  assign \$1049y  = rst_ni;
  assign \$1118y  = 1'h1;
  assign \$1119y  = \$procmux$5255_Y ;
  assign \$1135y  = rst_ni;
  assign \$1139y  = rst_ni;
  assign \$1147y  = rst_ni;
  assign \$1248y  = rst_ni;
  assign \$1260y  = 1'h1;
  assign \$1261y  = \$1259y ;
  assign \$1287y  = rst_ni;
  assign \$1305y  = 1'h0;
  assign \$1669y  = 1'h0;
  assign \$1670y  = \u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw ;
  assign \$1323y  = 1'h0;
  assign \$1682y  = 1'h0;
  assign \$1683y  = 1'h0;
  assign \$1684y  = 1'h0;
  assign \$1685y  = 1'h0;
  assign \$1324y  = 1'h0;
  assign \$1325y  = 1'h0;
  assign \$1326y  = 1'h0;
  assign \$1336y  = rst_ni;
  assign \$1416y  = \$auto$rtlil.cc:3004:And$5399 ;
  assign \$1423y  = \$auto$rtlil.cc:3004:And$5401 ;
  assign \$1526y  = rst_ni;
  assign \$1544y  = rst_ni;
  assign \$1549y  = rst_ni;
  assign \$1554y  = rst_ni;
  assign \$1559y  = rst_ni;
  assign \$1564y  = rst_ni;
  assign \$1569y  = rst_ni;
  assign \$1574y  = rst_ni;
  assign \$1579y  = rst_ni;
  assign \$1584y  = rst_ni;
  assign \$1589y  = rst_ni;
  assign \$1594y  = rst_ni;
  assign \$1599y  = rst_ni;
  assign \$1604y  = rst_ni;
  assign \$1609y  = rst_ni;
  assign \$1613y  = \u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we ;
  assign \$1654y  = rst_ni;
  assign \$1656y  = \$1655y ;
  assign \$1665y  = rst_ni;
  assign \$1673y  = rst_ni;
  assign \$1679y  = rst_ni;
  assign \$1765y  = rst_ni;
  assign \$1769y  = rst_ni;
  assign \$1773y  = rst_ni;
  assign \$1777y  = rst_ni;
  assign \$1781y  = rst_ni;
  assign \$1785y  = rst_ni;
  assign \$1789y  = rst_ni;
  assign \$1793y  = rst_ni;
  assign \$1797y  = rst_ni;
  assign \$1801y  = rst_ni;
  assign \$1805y  = rst_ni;
  assign \$1809y  = rst_ni;
  assign \$1813y  = rst_ni;
  assign \$1817y  = rst_ni;
  assign \$1821y  = rst_ni;
  assign \$1825y  = rst_ni;
  assign \$1829y  = rst_ni;
  assign \$1833y  = rst_ni;
  assign \$1837y  = rst_ni;
  assign \$1841y  = rst_ni;
  assign \$1845y  = rst_ni;
  assign \$1849y  = rst_ni;
  assign \$1853y  = rst_ni;
  assign \$1857y  = rst_ni;
  assign \$1861y  = rst_ni;
  assign \$1865y  = rst_ni;
  assign \$1869y  = rst_ni;
  assign \$1873y  = rst_ni;
  assign \$1877y  = rst_ni;
  assign \$1881y  = rst_ni;
  assign \$1885y  = rst_ni;
  assign \$1887y  = 1'h0;
  assign \$1898y  = 1'h0;
  assign \$1899y  = 1'h0;
  assign \$1900y  = 1'h0;
  assign \$1901y  = 1'h0;
  assign \$1902y  = 1'h0;
  assign \$1903y  = 1'h0;
  assign \$1904y  = 1'h0;
  assign \$1905y  = 1'h0;
  assign \$1906y  = 1'h0;
  assign \$1907y  = 1'h0;
  assign \$1908y  = 1'h0;
  assign \$1909y  = 1'h0;
  assign \$1910y  = 1'h0;
  assign \$1911y  = 1'h0;
  assign \$1912y  = 1'h0;
  assign \$1913y  = 1'h0;
  assign \$1914y  = 1'h0;
  assign \$1915y  = 1'h0;
  assign \$1916y  = 1'h0;
  assign \$1917y  = 1'h0;
  assign \$1918y  = 1'h0;
  assign \$1919y  = 1'h0;
  assign \$1920y  = 1'h0;
  assign \$1921y  = 1'h0;
  assign \$1922y  = 1'h0;
  assign \$1923y  = 1'h0;
  assign \$1924y  = 1'h0;
  assign \$1925y  = 1'h0;
  assign \$1926y  = 1'h0;
  assign \$1927y  = 1'h0;
  assign \$1928y  = 1'h0;
  assign \$1929y  = 1'h0;
  assign \$1954y  = rst_ni;
  assign \$1966y  = rst_ni;
  assign \$procmux$960_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1054_CMP  = \$procmux$2005_Y ;
  assign \$procmux$3529_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3594_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3620_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3655_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3785_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3534_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3536_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3633_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3688_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3833_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4001_CMP  = \$procmux$1652_Y ;
  assign \$procmux$4003_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3699_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3843_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4010_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3852_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4017_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3937_CMP  = \$procmux$1663_Y ;
  assign \$procmux$3939_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3861_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4024_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3794_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3960_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3803_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3967_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3870_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4031_CMP  = \$procmux$1639_Y ;
  assign \$procmux$555_CMP  = \$788y ;
  assign \$procmux$590_CMP  = \$procmux$2625_Y ;
  assign \$procmux$591_CMP  = \$procmux$2622_Y ;
  assign \$procmux$593_CMP  = \$788y ;
  assign \$procmux$594_CMP  = \$procmux$2631_Y ;
  assign \$procmux$606_CMP  = \$procmux$2631_Y ;
  assign \$procmux$616_CMP  = \$procmux$2622_Y ;
  assign \$procmux$684_CMP  = \$procmux$2622_Y ;
  assign \$procmux$3710_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3880_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4038_CMP  = \$procmux$1639_Y ;
  assign \$procmux$1039_CMP  = \$procmux$1997_Y ;
  assign \$procmux$1040_CMP  = \$procmux$2001_Y ;
  assign \$procmux$1041_CMP  = \$procmux$2013_Y ;
  assign \$procmux$1042_CMP  = \$procmux$2016_Y ;
  assign \$procmux$3721_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3890_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4045_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3543_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3666_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3813_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3972_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3974_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3550_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3732_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3900_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4050_CMP  = \$procmux$1652_Y ;
  assign \$procmux$4052_CMP  = \$procmux$1639_Y ;
  assign \$procmux$974_CMP  = \$procmux$2005_Y ;
  assign \$procmux$1066_CMP  = \$procmux$2005_Y ;
  assign \$procmux$3557_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3743_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3910_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4057_CMP  = \$procmux$1652_Y ;
  assign \$procmux$4059_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3564_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3754_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3920_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4064_CMP  = \$procmux$1652_Y ;
  assign \$procmux$4066_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3569_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3574_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3580_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3677_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3823_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3951_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3953_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3765_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3930_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4071_CMP  = \$procmux$1652_Y ;
  assign \$procmux$4073_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3988_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3607_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3644_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3775_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3946_CMP  = \$procmux$1639_Y ;
  assign \$procmux$3993_CMP  = \$procmux$1652_Y ;
  assign \$procmux$3994_CMP  = \$procmux$1648_Y ;
  assign \$procmux$3996_CMP  = \$procmux$1639_Y ;
  assign \$procmux$4080_CMP  = \$procmux$1639_Y ;
  assign \$procmux$399_CMP  = 1'h0;
  assign \$procmux$400_CMP  = 1'h0;
  assign \$procmux$401_CMP  = 1'h0;
  assign \$954y  = 1'h1;
  assign \$procmux$624_CMP  = 1'h0;
  assign \$procmux$623_Y  = 1'h0;
  assign \$procmux$632_CMP  = 1'h0;
  assign \$1060y  = 1'h1;
  assign \$auto$rtlil.cc:3004:And$5399  = \$1415y ;
  assign \$auto$rtlil.cc:3004:And$5401  = \$1422y ;
  assign \$procmux$3936_CMP  = 1'h0;
  assign \$procmux$589_CMP  = 1'h0;
endmodule
