-- VHDL for IBM SMS ALD group AssmChan1248AB
-- Title: AssmChan1248AB
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/14/2020 8:05:31 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AssmChan1248AB is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_USE_A_CH_NU: in STD_LOGIC;
		MS_SET_ASTERISK: in STD_LOGIC;
		MS_SET_GROUP_MARK: in STD_LOGIC;
		PB_USE_ADDER_NU_1: in STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ZERO_INSERT: in STD_LOGIC;
		MS_SET_DOLLAR_SIGN: in STD_LOGIC;
		MB_USE_NO_NUMERICS: in STD_LOGIC;
		PB_USE_B_CH_NU: in STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ONE_INSERT: in STD_LOGIC;
		MB_USE_NO_ZONES: in STD_LOGIC;
		PS_USE_A_CH_ZONES: in STD_LOGIC;
		PB_USE_B_CH_ZONES: in STD_LOGIC;
		MB_ASSEMBLY_CH_A_BIT_INSERT: in STD_LOGIC;
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES: in STD_LOGIC;
		MS_PLUS_SIGN_LATCH_GATED: in STD_LOGIC;
		PS_ASM_CH_A_BIT_STAR_STERLING: in STD_LOGIC;
		MS_A_CH_INV_MINUS_SIGN_GTD: in STD_LOGIC;
		MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED: in STD_LOGIC;
		MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED: in STD_LOGIC;
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2: in STD_LOGIC;
		PS_ADDER_ZONES_NOT_B_BIT: in STD_LOGIC;
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES: in STD_LOGIC;
		MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED: in STD_LOGIC;
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PB_ADDER_OUT_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PB_ADDER_OUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_ASSEMBLY_CH_1_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_1_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_1_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_1_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_2_BIT: out STD_LOGIC;
		PS_ASSEMBLY_CH_2_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_2_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_2_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_4_BIT: out STD_LOGIC;
		PS_ASSEMBLY_CH_4_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_4_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_4_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_8_BIT: out STD_LOGIC;
		PS_ASSEMBLY_CH_8_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_8_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_8_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_A_BIT: out STD_LOGIC;
		PS_ASSEMBLY_CH_A_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_A_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_A_BIT: out STD_LOGIC;
		PS_ASSEMBLY_CH_A_OR_B_BITS: out STD_LOGIC;
		PB_B_CH_PL_OR_INV_MIN_SIGN_GATED: out STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_B_BIT: out STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_B_BIT: out STD_LOGIC;
		MY_ASSEMBLY_CH_B_BIT: out STD_LOGIC;
		LAMP_11C8K10: out STD_LOGIC;
		LAMP_11C8K11: out STD_LOGIC;
		LAMP_11C8J10: out STD_LOGIC;
		LAMP_11C8J11: out STD_LOGIC;
		LAMP_11C8H10: out STD_LOGIC;
		LAMP_11C8H11: out STD_LOGIC;
		LAMP_11C8G10: out STD_LOGIC;
		LAMP_11C8G11: out STD_LOGIC;
		LAMP_11C8F10: out STD_LOGIC;
		LAMP_11C8F11: out STD_LOGIC;
		LAMP_11C8E10: out STD_LOGIC;
		LAMP_11C8E11: out STD_LOGIC);
end AssmChan1248AB;


ARCHITECTURE structural of AssmChan1248AB is

	 signal XX_MS_ASSEMBLY_CH_B_BIT: STD_LOGIC;

BEGIN

	MS_ASSEMBLY_CH_B_BIT <= 
		XX_MS_ASSEMBLY_CH_B_BIT;

Page_15_50_01_1: ENTITY ALD_15_50_01_1_NUM_ASSEM_1_NOT_1_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_1_BIT =>
		PB_ADDER_OUT_NOT_BUS(0),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_A_CH_NOT_1_BIT =>
		PS_A_CH_NOT_BUS(0),
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	PB_ADDER_OUT_1_BIT =>
		PB_ADDER_OUT_BUS(0),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_A_CH_1_BIT =>
		PS_A_CH_BUS(0),
	MS_ASSEMBLY_CH_NOT_1_BIT =>
		MS_ASSEMBLY_CH_NOT_1_BIT,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	MY_ASSEMBLY_CH_1_BIT =>
		MY_ASSEMBLY_CH_1_BIT,
	LAMP_11C8K10 =>
		LAMP_11C8K10,
	LAMP_11C8K11 =>
		LAMP_11C8K11
	);

Page_15_50_02_1: ENTITY ALD_15_50_02_1_NUM_ASSEM_2_NOT_2_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_2_BIT =>
		PB_ADDER_OUT_NOT_BUS(1),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_A_CH_NOT_2_BIT =>
		PS_A_CH_NOT_BUS(1),
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_A_CH_2_BIT =>
		PS_A_CH_BUS(1),
	PB_ADDER_OUT_2_BIT =>
		PB_ADDER_OUT_BUS(1),
	MS_ASSEMBLY_CH_NOT_2_BIT =>
		MS_ASSEMBLY_CH_NOT_2_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		MY_ASSEMBLY_CH_2_BIT,
	LAMP_11C8J10 =>
		LAMP_11C8J10,
	LAMP_11C8J11 =>
		LAMP_11C8J11
	);

Page_15_50_03_1: ENTITY ALD_15_50_03_1_NUM_ASSEM_4_NOT_4_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_4_BIT =>
		PB_ADDER_OUT_NOT_BUS(2),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_A_CH_NOT_4_BIT =>
		PS_A_CH_NOT_BUS(2),
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_ADDER_OUT_4_BIT =>
		PB_ADDER_OUT_BUS(2),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_A_CH_4_BIT =>
		PS_A_CH_BUS(2),
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MS_ASSEMBLY_CH_NOT_4_BIT =>
		MS_ASSEMBLY_CH_NOT_4_BIT,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		MY_ASSEMBLY_CH_4_BIT,
	LAMP_11C8H10 =>
		LAMP_11C8H10,
	LAMP_11C8H11 =>
		LAMP_11C8H11
	);

Page_15_50_04_1: ENTITY ALD_15_50_04_1_NUM_ASSEM_8_NOT_8_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_8_BIT =>
		PB_ADDER_OUT_NOT_BUS(3),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_A_CH_NOT_8_BIT =>
		PS_A_CH_NOT_BUS(3),
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_ADDER_OUT_8_BIT =>
		PB_ADDER_OUT_BUS(3),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_A_CH_8_BIT =>
		PS_A_CH_BUS(3),
	MS_ASSEMBLY_CH_NOT_8_BIT =>
		MS_ASSEMBLY_CH_NOT_8_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_ASSEMBLY_CH_8_BIT =>
		MS_ASSEMBLY_CH_8_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		MY_ASSEMBLY_CH_8_BIT,
	LAMP_11C8G10 =>
		LAMP_11C8G10,
	LAMP_11C8G11 =>
		LAMP_11C8G11
	);

Page_15_50_05_1: ENTITY ALD_15_50_05_1_ZONE_ASSEM_A_NOT_A_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED =>
		MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED,
	MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED =>
		MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED,
	PS_A_CH_NOT_A_BIT =>
		PS_A_CH_NOT_BUS(4),
	PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	PS_ASM_CH_A_BIT_STAR_STERLING =>
		PS_ASM_CH_A_BIT_STAR_STERLING,
	PS_ASM_CH_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	MS_ASSEMBLY_CH_B_BIT =>
		XX_MS_ASSEMBLY_CH_B_BIT,
	PB_B_CH_PL_OR_INV_MIN_SIGN_GATED =>
		PB_B_CH_PL_OR_INV_MIN_SIGN_GATED,
	MS_ASSEMBLY_CH_NOT_A_BIT =>
		MS_ASSEMBLY_CH_NOT_A_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		MY_ASSEMBLY_CH_A_BIT,
	PS_ASSEMBLY_CH_A_OR_B_BITS =>
		PS_ASSEMBLY_CH_A_OR_B_BITS,
	LAMP_11C8F10 =>
		LAMP_11C8F10,
	LAMP_11C8F11 =>
		LAMP_11C8F11
	);

Page_15_50_06_1: ENTITY ALD_15_50_06_1_ZONE_ASSEM_B_NOT_B_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED =>
		MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	PS_A_CH_NOT_B_BIT =>
		PS_A_CH_NOT_BUS(5),
	PS_ADDER_ZONES_NOT_B_BIT =>
		PS_ADDER_ZONES_NOT_B_BIT,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PS_ASM_CH_B_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_A_CH_B_BIT =>
		PS_A_CH_BUS(5),
	MS_ASSEMBLY_CH_NOT_B_BIT =>
		MS_ASSEMBLY_CH_NOT_B_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		XX_MS_ASSEMBLY_CH_B_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		MY_ASSEMBLY_CH_B_BIT,
	LAMP_11C8E10 =>
		LAMP_11C8E10,
	LAMP_11C8E11 =>
		LAMP_11C8E11
	);


END;
