#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct 14 14:51:16 2021
# Process ID: 21280
# Current directory: /home/cameron/PhaseArraySpeaker/Firmware
# Command line: vivado
# Log file: /home/cameron/PhaseArraySpeaker/Firmware/vivado.log
# Journal file: /home/cameron/PhaseArraySpeaker/Firmware/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cameron/PhaseArraySpeaker/Firmware/DAC_Array_ROM_Tester/DAC_Array_ROM_Tester.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/DAC_Array_ROM_Tester/DAC_Array_ROM_Tester.runs/impl_1/DAC_Array_Tester.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/DAC_Array_ROM_Tester/DAC_Array_ROM_Tester.runs/impl_1/DAC_Array_Tester.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/DAC_Array_ROM_Tester/DAC_Array_ROM_Tester.runs/impl_1/DAC_Array_Tester.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_project
create_project Serial_Clocking /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property  ip_repo_paths  /home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
file mkdir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_256.v w ]
add_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_256.v
update_compile_order -fileset sources_1
set_property target_language Verilog [current_project]
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_2.v w ]
add_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_2.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/PCM_Serial_Clock_Div.v w ]
add_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/PCM_Serial_Clock_Div.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PCM_Serial_Clock_Div [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
file mkdir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sim_1/new/Clock_Div_TB.v w ]
add_files -fileset sim_1 /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sim_1/new/Clock_Div_TB.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source Clock_Div_TB.tcl
close_sim
launch_simulation
source Clock_Div_TB.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/PCM_Clock_Top.v w ]
add_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/PCM_Clock_Top.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {62.125} CONFIG.CLKOUT1_JITTER {473.813} CONFIG.CLKOUT1_PHASE_ERROR {351.816}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 12
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.ip_user_files/sim_scripts -ip_user_files_dir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.ip_user_files -ipstatic_source_dir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/modelsim} {questa=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/questa} {ies=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/ies} {xcelium=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/xcelium} {vcs=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/vcs} {riviera=/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/constrs_1
file mkdir /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/constrs_1/new
close [ open /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/constrs_1/new/CLOCK_TESTER.xdc w ]
add_files -fileset constrs_1 /home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/constrs_1/new/CLOCK_TESTER.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PCM_Clock_Top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.runs/impl_1/PCM_Clock_Top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.runs/impl_1/PCM_Clock_Top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.runs/impl_1/PCM_Clock_Top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
