// Seed: 1241388645
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  always #1 begin
    case (1)
      default: id_4 = id_0[1];
    endcase
  end
endmodule
