{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572401068513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572401068520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 11:04:28 2019 " "Processing started: Wed Oct 30 11:04:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572401068520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401068520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401068520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572401069344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572401069344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080202 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080202 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572401080202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(17) " "Verilog HDL warning at rx_cp.v(17): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(19) " "Verilog HDL warning at rx_cp.v(19): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(21) " "Verilog HDL warning at rx_cp.v(21): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572401080204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_tb " "Found entity 1: rx_tb" {  } { { "rx_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572401080205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx " "Elaborating entity \"uart_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572401080232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"rx_cp:rx_cp\"" {  } { { "uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401080241 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(15) " "Verilog HDL Case Statement warning at rx_cp.v(15): incomplete case statement has no default case item" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(15) " "Verilog HDL Always Construct warning at rx_cp.v(15): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080246 "|uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"rx_dp:rx_dp\"" {  } { { "uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401080247 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_dp.v(25) " "Verilog HDL Case Statement warning at rx_dp.v(25): case item expression never matches the case expression" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572401080247 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080248 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] rx_dp.v(23) " "Inferred latch for \"rx_data\[0\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] rx_dp.v(23) " "Inferred latch for \"rx_data\[1\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] rx_dp.v(23) " "Inferred latch for \"rx_data\[2\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] rx_dp.v(23) " "Inferred latch for \"rx_data\[3\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] rx_dp.v(23) " "Inferred latch for \"rx_data\[4\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] rx_dp.v(23) " "Inferred latch for \"rx_data\[5\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] rx_dp.v(23) " "Inferred latch for \"rx_data\[6\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] rx_dp.v(23) " "Inferred latch for \"rx_data\[7\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_dp.v(23) " "Inferred latch for \"d7\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080249 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_dp.v(23) " "Inferred latch for \"d6\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080250 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_dp.v(23) " "Inferred latch for \"d5\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_dp.v(23) " "Inferred latch for \"d4\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_dp.v(23) " "Inferred latch for \"d3\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_dp.v(23) " "Inferred latch for \"d2\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_dp.v(23) " "Inferred latch for \"d1\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_dp.v(23) " "Inferred latch for \"d0\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401080251 "|uart_rx|rx_dp:rx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "uart_rx.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401080259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572401080265 "|uart_rx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "uart_rx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401080265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "uart_rx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401080271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cp:rx_cp\|bit_cntn\[0\] " "Latch rx_cp:rx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572401080885 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572401080885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cp:rx_cp\|bit_cntn\[1\] " "Latch rx_cp:rx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cp:rx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal rx_cp:rx_cp\|WideNor2" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572401080885 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572401080885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cp:rx_cp\|bit_cntn\[2\] " "Latch rx_cp:rx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/uart_rx.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572401080885 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572401080885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cp:rx_cp\|bit_cntn\[3\] " "Latch rx_cp:rx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cp:rx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal rx_cp:rx_cp\|WideNor2" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572401080885 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_rx/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572401080885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572401081002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_rx/output_files/uart_rx.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_rx/output_files/uart_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401081236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572401081313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572401081313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572401081349 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572401081349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572401081349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572401081349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572401081362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 11:04:41 2019 " "Processing ended: Wed Oct 30 11:04:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572401081362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572401081362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572401081362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572401081362 ""}
